Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  5 16:37:24 2020
| Host         : DESKTOP-7QAIPHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.331     -114.567                     45                 2435        0.053        0.000                      0                 2435        4.020        0.000                       0                  1188  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 16.500}     33.000          30.303          
clk_fpga_2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.537        0.000                      0                 2391        0.053        0.000                      0                 2391        4.020        0.000                       0                  1143  
clk_fpga_1         28.572        0.000                      0                   33        0.218        0.000                      0                   33       16.000        0.000                       0                    34  
clk_fpga_2         15.400        0.000                      0                   11        0.184        0.000                      0                   11        9.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -2.358      -26.411                     12                   12        0.068        0.000                      0                   12  
clk_fpga_2    clk_fpga_0          7.512        0.000                      0                    1        0.497        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -3.331      -88.157                     33                   33        0.119        0.000                      0                   33  
clk_fpga_0    clk_fpga_2          3.323        0.000                      0                   11        0.056        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.637ns (41.147%)  route 3.772ns (58.853%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.957     9.073    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.325     9.398 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.398    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.118    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 2.756ns (44.167%)  route 3.484ns (55.833%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.228 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.669     8.897    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.332     9.229 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.549    12.741    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.118    12.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 2.655ns (43.222%)  route 3.488ns (56.778%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.673     8.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.326     9.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.549    12.741    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.118    12.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 2.709ns (44.495%)  route 3.379ns (55.505%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.207 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.564     8.771    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.306     9.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.077    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.549    12.741    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.081    12.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 2.606ns (43.514%)  route 3.383ns (56.486%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.114 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.568     8.682    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.296     8.978 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.978    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.548    12.740    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.118    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.086ns (21.571%)  route 3.948ns (78.429%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.727     3.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.369     4.860    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     5.012 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.002     6.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.326     6.340 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.867     7.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.152     7.359 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.711     8.069    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499    12.691    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.732    12.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.086ns (21.571%)  route 3.948ns (78.429%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.727     3.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.369     4.860    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     5.012 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.002     6.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.326     6.340 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.867     7.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.152     7.359 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.711     8.069    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499    12.691    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.732    12.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.086ns (21.571%)  route 3.948ns (78.429%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.727     3.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.369     4.860    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     5.012 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.002     6.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.326     6.340 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.867     7.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X9Y33          LUT5 (Prop_lut5_I4_O)        0.152     7.359 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.711     8.069    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499    12.691    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y32         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.732    12.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.543ns (42.780%)  route 3.401ns (57.220%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y44          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.251     4.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y39          LUT2 (Prop_lut2_I0_O)        0.325     4.984 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.611     5.595    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.354     5.949 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.953     6.902    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.328     7.230 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.780 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.019 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.328     8.933 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.549    12.741    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.118    12.936    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.580ns (11.331%)  route 4.539ns (88.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.669     2.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y35         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.910     4.343    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         3.629     8.096    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.497    12.689    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.112     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.979%)  route 0.251ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.251     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.251     1.317    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.585     0.926    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.225     1.278    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.962%)  route 0.279ns (60.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.279     1.343    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.790%)  route 0.230ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.230     1.282    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.113     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.059    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y42   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y49    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       28.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.572ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.934ns (23.414%)  route 3.055ns (76.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          2.134     5.571    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.150     5.721 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2/O
                         net (fo=4, routed)           0.922     6.642    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.328     6.970 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.970    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.081    35.542    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                 28.572    

Slack (MET) :             28.679ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.934ns (24.375%)  route 2.898ns (75.625%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          2.134     5.571    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.150     5.721 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2/O
                         net (fo=4, routed)           0.764     6.485    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.328     6.813 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.813    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.031    35.492    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.492    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 28.679    

Slack (MET) :             28.728ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.934ns (24.379%)  route 2.897ns (75.621%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          2.134     5.571    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.150     5.721 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2/O
                         net (fo=4, routed)           0.764     6.484    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.328     6.812 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.812    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.079    35.540    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]
  -------------------------------------------------------------------
                         required time                         35.540    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 28.728    

Slack (MET) :             28.753ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.947%)  route 2.945ns (78.053%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 35.692 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          1.171     4.608    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.732 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_2/O
                         net (fo=6, routed)           0.955     5.687    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]
    SLICE_X20Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.811 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.819     6.630    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.754 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1/O
                         net (fo=1, routed)           0.000     6.754    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499    35.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
                         clock pessimism              0.230    35.922    
                         clock uncertainty           -0.496    35.426    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.081    35.507    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]
  -------------------------------------------------------------------
                         required time                         35.507    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                 28.753    

Slack (MET) :             28.808ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.575%)  route 2.840ns (77.425%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 35.690 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          1.171     4.608    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.732 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_2/O
                         net (fo=6, routed)           0.955     5.687    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]
    SLICE_X20Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.811 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.714     6.525    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.649 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000     6.649    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.498    35.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism              0.230    35.921    
                         clock uncertainty           -0.496    35.425    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.032    35.457    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                         35.457    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 28.808    

Slack (MET) :             28.867ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.704ns (19.821%)  route 2.848ns (80.179%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          1.493     4.930    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X19Y42         LUT4 (Prop_lut4_I1_O)        0.124     5.054 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_2/O
                         net (fo=3, routed)           0.441     5.496    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_2_n_0
    SLICE_X18Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.620 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_i_1/O
                         net (fo=1, routed)           0.913     6.533    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav0
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X19Y43         FDRE (Setup_fdre_C_D)       -0.061    35.400    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg
  -------------------------------------------------------------------
                         required time                         35.400    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 28.867    

Slack (MET) :             28.875ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.704ns (19.357%)  route 2.933ns (80.643%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          2.134     5.571    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.695 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_2/O
                         net (fo=2, routed)           0.799     6.494    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_2_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.618 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.618    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.032    35.493    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                         35.493    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                 28.875    

Slack (MET) :             28.925ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.828ns (23.318%)  route 2.723ns (76.682%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 35.692 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          1.171     4.608    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.732 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_2/O
                         net (fo=6, routed)           0.764     5.496    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]
    SLICE_X18Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.620 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.788     6.408    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1/O
                         net (fo=1, routed)           0.000     6.532    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499    35.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                         clock pessimism              0.230    35.922    
                         clock uncertainty           -0.496    35.426    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.031    35.457    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]
  -------------------------------------------------------------------
                         required time                         35.457    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 28.925    

Slack (MET) :             28.950ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.828ns (23.500%)  route 2.695ns (76.500%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 35.692 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          1.171     4.608    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.732 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_2/O
                         net (fo=6, routed)           0.775     5.507    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I1_O)        0.124     5.631 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.749     6.380    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.504 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000     6.504    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499    35.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism              0.230    35.922    
                         clock uncertainty           -0.496    35.426    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.029    35.455    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                         35.455    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                 28.950    

Slack (MET) :             28.957ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.934ns (26.281%)  route 2.620ns (73.719%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          2.134     5.571    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X20Y46         LUT2 (Prop_lut2_I0_O)        0.150     5.721 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2/O
                         net (fo=4, routed)           0.486     6.207    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_2_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I1_O)        0.328     6.535 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.535    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.031    35.492    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.492    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                 28.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/Q
                         net (fo=2, routed)           0.124     1.167    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.212 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.212    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.874%)  route 0.203ns (52.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/Q
                         net (fo=23, routed)          0.203     1.244    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[4]
    SLICE_X19Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[0]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.092     1.031    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.900    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/Q
                         net (fo=2, routed)           0.172     1.212    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.257 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]_i_1_n_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.199    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                         clock pessimism             -0.299     0.900    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.092     0.992    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/Q
                         net (fo=2, routed)           0.172     1.216    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[3]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[3]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.092     0.996    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/Q
                         net (fo=2, routed)           0.172     1.216    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]
    SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.092     0.996    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.900    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/Q
                         net (fo=2, routed)           0.172     1.212    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sclk
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.257 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.199    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism             -0.299     0.900    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     0.992    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          0.181     1.225    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.270 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/Q
                         net (fo=11, routed)          0.180     1.222    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[3]
    SLICE_X21Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism             -0.299     0.901    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091     0.992    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/Q
                         net (fo=22, routed)          0.182     1.226    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[1]
    SLICE_X19Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.271 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[1]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/Q
                         net (fo=2, routed)           0.186     1.230    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.275 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.091     0.994    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X21Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y41   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X17Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X17Y42   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X16Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X21Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X17Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X21Y41   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X21Y41   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X21Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X21Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y41   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y41   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X17Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X17Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       15.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.400ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.058ns (26.291%)  route 2.966ns (73.709%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.212     2.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     2.668 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           1.115     3.783    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X18Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.935 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.610     4.545    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.326     4.871 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.484     5.355    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X18Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.479 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.757     6.236    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.234    22.000    
                         clock uncertainty           -0.302    21.698    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)       -0.062    21.636    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         21.636    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 15.400    

Slack (MET) :             15.526ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.287ns (30.590%)  route 2.920ns (69.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     2.499 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.968     3.467    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.146     3.613 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.306     4.918    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.358     5.276 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.268     5.545    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X19Y39         LUT4 (Prop_lut4_I2_O)        0.327     5.872 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.379     6.251    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.234    22.146    
                         clock uncertainty           -0.302    21.844    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)       -0.067    21.777    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 15.526    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.054ns (27.255%)  route 2.813ns (72.745%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     2.499 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.968     3.467    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.146     3.613 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.179     4.791    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.328     5.119 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.667     5.786    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.910 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     5.910    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.277    22.043    
                         clock uncertainty           -0.302    21.741    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.031    21.772    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         21.772    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.869ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.054ns (26.611%)  route 2.907ns (73.389%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     2.499 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.968     3.467    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.146     3.613 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.306     4.918    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y39         LUT4 (Prop_lut4_I0_O)        0.328     5.246 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.634     5.880    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.004 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     6.004    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.234    22.146    
                         clock uncertainty           -0.302    21.844    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.029    21.873    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         21.873    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 15.869    

Slack (MET) :             16.063ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.054ns (28.763%)  route 2.610ns (71.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     2.499 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.968     3.467    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.146     3.613 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.174     4.786    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.328     5.114 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.469     5.584    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.124     5.708 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.000     5.708    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.277    22.043    
                         clock uncertainty           -0.302    21.741    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.029    21.770    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         21.770    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 16.063    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.054ns (33.276%)  route 2.113ns (66.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     2.499 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.968     3.467    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.146     3.613 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           0.987     4.600    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I0_O)        0.328     4.928 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.159     5.087    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.124     5.211 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     5.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.234    22.146    
                         clock uncertainty           -0.302    21.844    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.031    21.875    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.828ns (24.543%)  route 2.546ns (75.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.212     2.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     2.668 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.400     4.067    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X18Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.191 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.526     4.717    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.841 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.620     5.461    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     5.585    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.278    22.597    
                         clock uncertainty           -0.302    22.295    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.079    22.374    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.374    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             16.811ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.828ns (24.720%)  route 2.522ns (75.280%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.212     2.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     2.668 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.397     4.065    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X18Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.189 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0/O
                         net (fo=1, routed)           0.520     4.708    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.832 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.605     5.437    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.561 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.278    22.597    
                         clock uncertainty           -0.302    22.295    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.077    22.372    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 16.811    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.058ns (33.337%)  route 2.116ns (66.663%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.212     2.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     2.668 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           1.115     3.783    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X18Y39         LUT2 (Prop_lut2_I1_O)        0.152     3.935 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.692     4.626    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.326     4.952 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.309     5.261    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     5.385    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.278    22.597    
                         clock uncertainty           -0.302    22.295    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.081    22.376    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.376    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.839ns (34.353%)  route 1.603ns (65.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 21.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.043     2.043    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.419     2.462 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.875     3.337    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X19Y39         LUT5 (Prop_lut5_I2_O)        0.296     3.633 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           0.728     4.361    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.485 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     4.485    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.780    21.780    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.211    21.991    
                         clock uncertainty           -0.302    21.689    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.081    21.770    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         21.770    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 17.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.861%)  route 0.427ns (67.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.960     0.960    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.427     1.551    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.596 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism             -0.094     1.292    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.120     1.412    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.252%)  route 0.389ns (62.748%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.045     1.045    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          0.165     1.351    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.396 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_2/O
                         net (fo=1, routed)           0.224     1.620    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_2_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.665 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     1.665    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism             -0.122     1.264    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.385    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.331%)  route 0.253ns (57.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.963     0.963    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.253     1.358    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X20Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.403 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.083     1.083    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism             -0.094     0.989    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.121     1.110    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.331%)  route 0.253ns (57.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.963     0.963    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.253     1.358    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X20Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.403 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.083     1.083    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism             -0.094     0.989    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.120     1.109    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.045     1.045    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          0.220     1.406    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X18Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.451 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism             -0.135     1.045    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.091     1.136    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.226%)  route 0.298ns (58.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.222     1.222    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.386 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/Q
                         net (fo=2, routed)           0.298     1.684    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dat2
    SLICE_X20Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.729    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism             -0.164     1.222    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.343    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.531%)  route 0.310ns (62.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.045     1.045    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.194     1.379    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.424 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.116     1.540    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism             -0.135     1.045    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.070     1.115    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.815%)  route 0.438ns (70.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.963     0.963    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.438     1.542    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X19Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.587 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.587    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.088     1.088    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism             -0.125     0.963    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.092     1.055    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.761%)  route 0.536ns (74.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.963     0.963    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.536     1.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X19Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.685 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.685    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.088     1.088    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism             -0.125     0.963    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.091     1.054    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.341ns (42.458%)  route 0.462ns (57.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.045     1.045    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.186 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.194     1.379    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X19Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.422 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.211     1.633    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]
    SLICE_X18Y39         LUT6 (Prop_lut6_I3_O)        0.112     1.745 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.058     1.803    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.848 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism             -0.122     1.058    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.150    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.698    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X19Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X18Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X18Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y39  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X19Y40  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.358ns,  Total Violation      -26.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.358ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.582ns  (logic 0.580ns (22.465%)  route 2.002ns (77.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/Q
                         net (fo=2, routed)           2.002   104.440    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]
    SLICE_X18Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.564 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   104.564    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.032   102.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        102.206    
                         arrival time                        -104.564    
  -------------------------------------------------------------------
                         slack                                 -2.358    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.607ns  (logic 0.609ns (23.364%)  route 1.998ns (76.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 102.691 - 100.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 101.980 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.672   101.980    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456   102.436 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/Q
                         net (fo=2, routed)           1.998   104.434    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]
    SLICE_X20Y45         LUT5 (Prop_lut5_I2_O)        0.153   104.587 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000   104.587    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499   102.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000   102.691    
                         clock uncertainty           -0.518   102.173    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)        0.118   102.291    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                        102.291    
                         arrival time                        -104.587    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.732%)  route 1.971ns (77.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 101.980 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.672   101.980    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.456   102.436 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/Q
                         net (fo=2, routed)           1.971   104.407    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I3_O)        0.124   104.531 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   104.531    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.079   102.253    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        102.253    
                         arrival time                        -104.531    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.498ns  (logic 0.580ns (23.223%)  route 1.918ns (76.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 102.691 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456   102.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/Q
                         net (fo=2, routed)           1.918   104.355    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[11]
    SLICE_X21Y44         LUT5 (Prop_lut5_I1_O)        0.124   104.479 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000   104.479    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X21Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499   102.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000   102.691    
                         clock uncertainty           -0.518   102.173    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031   102.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                        102.204    
                         arrival time                        -104.479    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.472%)  route 1.891ns (76.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/Q
                         net (fo=2, routed)           1.891   104.329    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]
    SLICE_X19Y45         LUT5 (Prop_lut5_I2_O)        0.124   104.453 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   104.453    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.029   102.203    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        102.203    
                         arrival time                        -104.453    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.424ns  (logic 0.580ns (23.929%)  route 1.844ns (76.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/Q
                         net (fo=2, routed)           1.844   104.282    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]
    SLICE_X19Y45         LUT5 (Prop_lut5_I2_O)        0.124   104.406 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   104.406    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032   102.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        102.206    
                         arrival time                        -104.406    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.078%)  route 1.829ns (75.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456   102.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/Q
                         net (fo=2, routed)           1.829   104.266    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[3]
    SLICE_X17Y45         LUT5 (Prop_lut5_I1_O)        0.124   104.390 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   104.390    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.029   102.203    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        102.203    
                         arrival time                        -104.390    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.436ns  (logic 0.580ns (23.805%)  route 1.856ns (76.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456   102.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/Q
                         net (fo=2, routed)           1.856   104.293    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[2]
    SLICE_X16Y43         LUT5 (Prop_lut5_I2_O)        0.124   104.417 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   104.417    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.081   102.255    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        102.255    
                         arrival time                        -104.417    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.386ns  (logic 0.580ns (24.307%)  route 1.806ns (75.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456   102.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/Q
                         net (fo=2, routed)           1.806   104.243    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[1]
    SLICE_X18Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.367 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   104.367    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031   102.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        102.205    
                         arrival time                        -104.367    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.336ns  (logic 0.580ns (24.826%)  route 1.756ns (75.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.456   102.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/Q
                         net (fo=2, routed)           1.756   104.193    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]
    SLICE_X18Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.317 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000   104.317    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.029   102.203    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                        102.203    
                         arrival time                        -104.317    
  -------------------------------------------------------------------
                         slack                                 -2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.083%)  route 0.789ns (80.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/Q
                         net (fo=2, routed)           0.789     1.833    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[8]
    SLICE_X18Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.878 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.502%)  route 0.819ns (81.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/Q
                         net (fo=2, routed)           0.819     1.864    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[0]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.909 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/Q
                         net (fo=2, routed)           0.792     1.835    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]
    SLICE_X17Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.880 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.880    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.967%)  route 0.795ns (81.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.900    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/Q
                         net (fo=2, routed)           0.795     1.835    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]
    SLICE_X21Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.880 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.880    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X21Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.463%)  route 0.821ns (81.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/Q
                         net (fo=2, routed)           0.821     1.866    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[2]
    SLICE_X16Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.911 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.015%)  route 0.792ns (80.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/Q
                         net (fo=2, routed)           0.792     1.837    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[3]
    SLICE_X17Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.186ns (18.928%)  route 0.797ns (81.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/Q
                         net (fo=2, routed)           0.797     1.838    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]
    SLICE_X18Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.883 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.185ns (18.174%)  route 0.833ns (81.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/Q
                         net (fo=2, routed)           0.833     1.877    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[10]
    SLICE_X20Y45         LUT5 (Prop_lut5_I1_O)        0.044     1.921 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.131     1.849    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.244%)  route 0.775ns (78.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/Q
                         net (fo=2, routed)           0.775     1.842    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]
    SLICE_X17Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.887    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.817%)  route 0.802ns (81.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/Q
                         net (fo=2, routed)           0.802     1.847    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]
    SLICE_X19Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.892    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.642ns (22.439%)  route 2.219ns (77.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.058     2.058    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     2.576 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          2.219     4.795    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I3_O)        0.124     4.919 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.919    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.077    12.431    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  7.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.209ns (17.503%)  route 0.985ns (82.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          0.960     0.960    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.985     2.109    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.154 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.154    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.120     1.657    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           33  Failing Endpoints,  Worst Slack       -3.331ns,  Total Violation      -88.157ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.604ns  (logic 0.828ns (22.973%)  route 2.776ns (77.027%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           1.143   235.519    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.124   235.643 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.819   236.461    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I1_O)        0.124   236.585 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1/O
                         net (fo=1, routed)           0.000   236.585    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.081   233.254    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]
  -------------------------------------------------------------------
                         required time                        233.254    
                         arrival time                        -236.585    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.499ns  (logic 0.828ns (23.662%)  route 2.671ns (76.338%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           1.143   235.519    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X20Y42         LUT6 (Prop_lut6_I5_O)        0.124   235.643 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.714   236.356    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.124   236.480 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000   236.480    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.498   233.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism              0.000   233.691    
                         clock uncertainty           -0.518   233.172    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.032   233.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                        233.204    
                         arrival time                        -236.480    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.244ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.466ns  (logic 0.828ns (23.889%)  route 2.638ns (76.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           1.134   235.510    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124   235.634 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.689   236.323    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.124   236.447 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1/O
                         net (fo=1, routed)           0.000   236.447    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.498   233.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/C
                         clock pessimism              0.000   233.691    
                         clock uncertainty           -0.518   233.172    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.031   233.203    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]
  -------------------------------------------------------------------
                         required time                        233.203    
                         arrival time                        -236.447    
  -------------------------------------------------------------------
                         slack                                 -3.244    

Slack (VIOLATED) :        -3.207ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.428ns  (logic 0.828ns (24.152%)  route 2.600ns (75.848%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           1.036   235.412    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X20Y42         LUT5 (Prop_lut5_I4_O)        0.124   235.536 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.749   236.285    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.124   236.409 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000   236.409    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.029   233.202    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                        233.202    
                         arrival time                        -236.409    
  -------------------------------------------------------------------
                         slack                                 -3.207    

Slack (VIOLATED) :        -3.207ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.141%)  route 2.602ns (75.859%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.999   235.375    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.124   235.499 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.788   236.287    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.124   236.411 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1/O
                         net (fo=1, routed)           0.000   236.411    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.031   233.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]
  -------------------------------------------------------------------
                         required time                        233.204    
                         arrival time                        -236.411    
  -------------------------------------------------------------------
                         slack                                 -3.207    

Slack (VIOLATED) :        -3.142ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.366ns  (logic 0.828ns (24.599%)  route 2.538ns (75.401%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.815   234.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.376 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.924   235.300    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]
    SLICE_X18Y41         LUT4 (Prop_lut4_I3_O)        0.124   235.424 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.799   236.223    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X18Y42         LUT4 (Prop_lut4_I1_O)        0.124   236.347 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1/O
                         net (fo=1, routed)           0.000   236.347    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.032   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -236.347    
  -------------------------------------------------------------------
                         slack                                 -3.142    

Slack (VIOLATED) :        -3.098ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.322ns  (logic 0.828ns (24.926%)  route 2.494ns (75.074%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.735   234.172    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X17Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.296 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_5/O
                         net (fo=4, routed)           1.030   235.326    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I4_O)        0.124   235.450 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.729   236.179    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X19Y41         LUT4 (Prop_lut4_I1_O)        0.124   236.303 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1/O
                         net (fo=1, routed)           0.000   236.303    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y41         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.032   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -236.303    
  -------------------------------------------------------------------
                         slack                                 -3.098    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.733%)  route 2.262ns (76.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.190   234.627    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124   234.751 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.072   235.823    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I4_O)        0.124   235.947 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1/O
                         net (fo=1, routed)           0.000   235.947    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -235.947    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        2.955ns  (logic 0.704ns (23.827%)  route 2.251ns (76.173%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.190   234.627    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124   234.751 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.061   235.812    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I4_O)        0.124   235.936 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000   235.936    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.032   233.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                        233.206    
                         arrival time                        -235.936    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        2.945ns  (logic 0.704ns (23.906%)  route 2.241ns (76.094%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 232.981 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673   232.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.456   233.437 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.190   234.627    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y43         LUT4 (Prop_lut4_I1_O)        0.124   234.751 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.051   235.802    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I4_O)        0.124   235.926 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1/O
                         net (fo=1, routed)           0.000   235.926    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1_n_0
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -235.926    
  -------------------------------------------------------------------
                         slack                                 -2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.840     1.883    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X21Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.928 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.928    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.199    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.518     1.717    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.809    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.091%)  route 0.842ns (81.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.842     1.886    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.931 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.467%)  route 0.821ns (81.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.478     1.522    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.567 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_i_1/O
                         net (fo=1, routed)           0.343     1.910    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav0
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.070     1.789    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.231ns (22.177%)  route 0.811ns (77.823%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.432     1.476    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.521 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.378     1.899    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.231ns (22.088%)  route 0.815ns (77.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.418     1.461    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.506 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2/O
                         net (fo=16, routed)          0.397     1.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[3]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.091     1.809    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.757%)  route 0.861ns (82.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.861     1.905    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.050%)  route 0.817ns (77.950%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.432     1.476    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.521 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.384     1.905    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[5]_i_1_n_0
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.186ns (17.741%)  route 0.862ns (82.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.862     1.906    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.951 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.951    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.724%)  route 0.863ns (82.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.863     1.907    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.952 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.952    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091     1.809    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (21.992%)  route 0.819ns (78.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.432     1.476    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.521 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.387     1.908    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.953 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000     1.953    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.199    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X21Y42         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.518     1.717    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.809    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.063ns  (logic 1.193ns (23.565%)  route 3.870ns (76.435%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.018    15.418    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X18Y39         LUT2 (Prop_lut2_I0_O)        0.324    15.742 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.610    16.353    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X18Y40         LUT6 (Prop_lut6_I4_O)        0.326    16.679 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.484    17.163    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X18Y40         LUT4 (Prop_lut4_I2_O)        0.124    17.287 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.757    18.044    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000    21.766    
                         clock uncertainty           -0.337    21.429    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)       -0.062    21.367    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         21.367    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.855ns  (logic 1.426ns (29.369%)  route 3.429ns (70.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.477    14.877    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT2 (Prop_lut2_I1_O)        0.322    15.199 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.306    16.504    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.358    16.862 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.268    17.130    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X19Y39         LUT4 (Prop_lut4_I2_O)        0.327    17.457 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.379    17.836    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000    21.912    
                         clock uncertainty           -0.337    21.574    
    SLICE_X19Y39         FDRE (Setup_fdre_C_D)       -0.067    21.507    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                         -17.836    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.515ns  (logic 1.193ns (26.421%)  route 3.322ns (73.579%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.477    14.877    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT2 (Prop_lut2_I1_O)        0.322    15.199 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.179    16.377    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.328    16.705 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.667    17.372    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.124    17.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000    17.496    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000    21.766    
                         clock uncertainty           -0.337    21.429    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.031    21.460    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         21.460    
                         arrival time                         -17.496    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.609ns  (logic 1.193ns (25.885%)  route 3.416ns (74.115%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.477    14.877    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT2 (Prop_lut2_I1_O)        0.322    15.199 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.306    16.504    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y39         LUT4 (Prop_lut4_I0_O)        0.328    16.832 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.634    17.466    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.124    17.590 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000    17.590    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000    21.912    
                         clock uncertainty           -0.337    21.574    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.029    21.603    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         21.603    
                         arrival time                         -17.590    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.313ns  (logic 1.193ns (27.663%)  route 3.120ns (72.337%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 21.766 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.477    14.877    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT2 (Prop_lut2_I1_O)        0.322    15.199 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.174    16.372    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.328    16.700 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.469    17.170    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.124    17.294 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.000    17.294    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.766    21.766    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000    21.766    
                         clock uncertainty           -0.337    21.429    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.029    21.458    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         21.458    
                         arrival time                         -17.294    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.924ns  (logic 1.191ns (30.349%)  route 2.733ns (69.651%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.491    14.891    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.322    15.213 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_6/O
                         net (fo=9, routed)           1.083    16.297    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]
    SLICE_X18Y39         LUT6 (Prop_lut6_I5_O)        0.326    16.623 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.159    16.781    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X18Y39         LUT4 (Prop_lut4_I2_O)        0.124    16.905 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000    16.905    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.912    21.912    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000    21.912    
                         clock uncertainty           -0.337    21.574    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.031    21.605    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         21.605    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.212ns  (logic 1.193ns (28.324%)  route 3.019ns (71.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.018    15.418    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X18Y39         LUT2 (Prop_lut2_I0_O)        0.324    15.742 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.692    16.434    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.326    16.760 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.309    17.069    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.193 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000    17.193    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000    22.319    
                         clock uncertainty           -0.337    21.982    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.081    22.063    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.635ns  (logic 0.890ns (24.484%)  route 2.745ns (75.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y38         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[2]/Q
                         net (fo=1, routed)           1.431    14.927    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/data9
    SLICE_X20Y38         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0/O
                         net (fo=1, routed)           0.709    15.760    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I1_O)        0.124    15.884 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.605    16.489    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.124    16.613 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000    16.613    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000    22.319    
                         clock uncertainty           -0.337    21.982    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.077    22.059    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.463ns  (logic 0.966ns (27.891%)  route 2.497ns (72.109%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[7]/Q
                         net (fo=1, routed)           1.228    14.628    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[7]
    SLICE_X17Y43         LUT6 (Prop_lut6_I5_O)        0.299    14.927 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1/O
                         net (fo=1, routed)           0.649    15.576    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124    15.700 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.620    16.320    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.124    16.444 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000    16.444    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          2.319    22.319    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000    22.319    
                         clock uncertainty           -0.337    21.982    
    SLICE_X20Y39         FDRE (Setup_fdre_C_D)        0.079    22.061    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.061    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.899ns  (logic 0.839ns (28.937%)  route 2.060ns (71.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 21.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.332    14.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.296    15.028 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           0.728    15.756    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I1_O)        0.124    15.880 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000    15.880    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.780    21.780    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.000    21.780    
                         clock uncertainty           -0.337    21.443    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.081    21.524    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                         -15.880    
  -------------------------------------------------------------------
                         slack                                  5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.875%)  route 0.702ns (70.125%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.558     0.899    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y38         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[3]/Q
                         net (fo=1, routed)           0.264     1.327    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/data8
    SLICE_X20Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.372 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0/O
                         net (fo=1, routed)           0.230     1.601    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3__0_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.646 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.208     1.854    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.899 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.899    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000     1.386    
                         clock uncertainty            0.337     1.723    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.120     1.843    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.276ns (27.543%)  route 0.726ns (72.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.564     0.905    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[9]/Q
                         net (fo=1, routed)           0.310     1.356    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[9]
    SLICE_X18Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.401 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.189     1.589    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X16Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.634 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.227     1.862    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.907    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000     1.386    
                         clock uncertainty            0.337     1.723    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.844    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.271ns (24.081%)  route 0.854ns (75.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.517     1.548    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.098     1.646 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           0.337     1.983    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.028 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     2.028    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.386     1.386    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000     1.386    
                         clock uncertainty            0.337     1.723    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.121     1.844    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.226ns (25.765%)  route 0.651ns (74.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.535     1.566    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y39         LUT4 (Prop_lut4_I3_O)        0.098     1.664 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.116     1.780    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.070     1.587    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.226ns (27.043%)  route 0.610ns (72.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.610     1.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.098     1.738 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.738    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.083     1.083    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.000     1.083    
                         clock uncertainty            0.337     1.421    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.121     1.542    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.226ns (27.011%)  route 0.611ns (72.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.611     1.641    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.098     1.739 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000     1.739    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.083     1.083    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000     1.083    
                         clock uncertainty            0.337     1.421    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.120     1.541    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.226ns (24.721%)  route 0.688ns (75.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.688     1.719    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.098     1.817 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.092     1.609    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.226ns (27.353%)  route 0.600ns (72.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.600     1.631    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.098     1.729 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.088     1.088    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000     1.088    
                         clock uncertainty            0.337     1.425    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.091     1.516    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.226ns (26.259%)  route 0.635ns (73.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.635     1.665    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.098     1.763 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.088     1.088    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000     1.088    
                         clock uncertainty            0.337     1.425    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.092     1.517    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.226ns (22.213%)  route 0.791ns (77.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1143, routed)        0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.791     1.822    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.098     1.920 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=11, routed)          1.180     1.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.091     1.608    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.312    





