
### Hello, I'm Saksham Rawat :)
I'm an Electrical Engineering undergrad who's way too into digital design, control systems, and hardware-level-development. Most of my free time is spent pretending I know what I'm doing with anything.

Right now, I'm trying to build a RISC-V processor from scratch.

When I'm not buried in working/studying (or procrastinating), you'll probably catch me scrolling Reddit, watching WWE or any sports for that matter, or vibing to random music like it's a full-time job.

I believe in learning by doing â€” and this profile is where I share that journey.

ğŸ“ 3rd-year Electrical Engineering student  
ğŸ’» Learning Verilog 
---
ğŸ› ï¸ **Tech Stack**  
- Languages: `C` `Python` `Verilog`

- Tools: `Vivado` `Xilinx ISE` `LTspice` `Ngspice` `Xschem`
  
- Platforms: `GitHub`, `HDL Bits`, `Linux`

---

### ğŸŒ Connect with me


[![Email](https://cdn.prod.website-files.com/5f15081919fdf673994ab5fd/63ed1f028c1c9e76de764490_Gmail%20Logo.svg)](sakshamrawatb26@gmail.com)

[![HDLBits Profile](https://img.shields.io/badge/HDLBits-View%20My%20Work-blue?style=for-the-badge)](https://hdlbits.01xz.net/wiki/Special:VlgStats/Me)



