{
  "paper_id": "2403.04714v2",
  "title": "Parendi: Thousand-Way Parallel RTL Simulation",
  "abstract": "Abstract.\nHardware development relies on simulations, particularly cycle-accurate RTL (Register Transfer Level) simulations, which consume significant time.\nAs single-processor performance grows only slowly, conventional, single-threaded RTL simulation is becoming less practical for increasingly complex chips and systems.\nA solution is parallel RTL simulation, where ideally, simulators could run on thousands of parallel cores.\nHowever, existing simulators can only exploit tens of cores.\nThis paper studies the challenges inherent in running parallel RTL simulation on a multi-thousand-core machine (the Graphcore IPU, a 1472-core machine).\nSimulation performance requires balancing three factors: synchronization, communication, and computation.\nWe experimentally evaluate each metric and analyze how it affects parallel simulation speed, drawing on contrasts between the large-scale IPU and smaller but faster x86 systems.\nUsing this analysis, we build Parendi, an RTL simulator for the IPU.\nIt distributes RTL simulation across 5888 cores on 4 IPU sockets.\nParendi runs large RTL designs up to 4×\\times faster than a powerful, state-of-the-art x86 multicore system.",
  "reference_labels": [
    {
      "index": 0,
      "title": "4th gen AMD EPYC Processor Archiecture",
      "abstract": "",
      "year": "",
      "venue": "AMD",
      "authors": ""
    },
    {
      "index": 1,
      "title": "AI IPU Cloud Infrastructure",
      "abstract": "",
      "year": "",
      "venue": "gcore.com",
      "authors": ""
    },
    {
      "index": 2,
      "title": "Azure pricing calculator",
      "abstract": "",
      "year": "",
      "venue": "azure.microsoft.com",
      "authors": ""
    },
    {
      "index": 3,
      "title": "Introducing the Colussus MK2 GC200 IPU",
      "abstract": "",
      "year": "",
      "venue": "graphcore.ai",
      "authors": ""
    },
    {
      "index": 4,
      "title": "Long time to compile complicated processor",
      "abstract": "",
      "year": "2022",
      "venue": "github.com/ucsc-vama/essent",
      "authors": ""
    },
    {
      "index": 5,
      "title": "Simulation performance differs with different Verilog styles",
      "abstract": "",
      "year": "2023",
      "venue": "github.com/verilator/verilator",
      "authors": ""
    },
    {
      "index": 6,
      "title": "Using essent with chipyard",
      "abstract": "",
      "year": "2023",
      "venue": "github.com/ucsc-vama/essent",
      "authors": ""
    },
    {
      "index": 7,
      "title": "Scalable parallel event-driven HDL simulation for multi-cores",
      "abstract": "",
      "year": "2012",
      "venue": "International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)",
      "authors": "Tariq Bashir Ahmad, Namdo Kim, Byeong Min, Apurva Kalia, Maciej Ciesielski, and Seiyang Yang"
    },
    {
      "index": 8,
      "title": "Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE Micro",
      "authors": "Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert J. Ou, Nathan Pemberton, Paul Rigge, Colin Schmidt, John Charles Wright, Jerry Zhao, Yakun Sophia Shao, Krste Asanovic, and Borivoje Nikolic"
    },
    {
      "index": 9,
      "title": "The Rocket Chip Generator",
      "abstract": "",
      "year": "2016",
      "venue": "University of California, Berkeley",
      "authors": "Krste Asanović, Rimas Avižienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Palmer Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Benjamin Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman"
    },
    {
      "index": 10,
      "title": "Logic emulation with virtual wires",
      "abstract": "",
      "year": "1997",
      "venue": "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.",
      "authors": "Jonathan Babb, Russell Tessier, Matthew Dahl, Silvina Hanono, David M. Hoki, and Anant Agarwal"
    },
    {
      "index": 11,
      "title": "Chisel: constructing hardware in a Scala embedded language",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": "Jonathan Bachrach, Huy Vo, Brian C. Richards, Yunsup Lee, Andrew Waterman, Rimas Avizienis, John Wawrzynek, and Krste Asanovic"
    },
    {
      "index": 12,
      "title": "A Case for Accelerating Software RTL Simulation",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE Micro",
      "authors": "Scott Beamer"
    },
    {
      "index": 13,
      "title": "Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "Scott Beamer and David Donofrio"
    },
    {
      "index": 14,
      "title": "Open source FPGA-based emulation with nexus",
      "abstract": "",
      "year": "2022",
      "venue": "Workshop on Open-Source EDA Technology (WOSET)",
      "authors": "Peter Birch"
    },
    {
      "index": 15,
      "title": "Event-driven gate-level simulation with GP-GPUs",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": "Debapriya Chatterjee, Andrew DeOrio, and Valeria Bertacco"
    },
    {
      "index": 16,
      "title": "GCS: High-performance gate-level simulation with GPGPUs",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": "Debapriya Chatterjee, Andrew DeOrio, and Valeria Bertacco"
    },
    {
      "index": 17,
      "title": "Gate-Level Simulation with GPU Computing",
      "abstract": "",
      "year": "2011",
      "venue": "ACM Trans. Design Autom. Electr. Syst.",
      "authors": "Debapriya Chatterjee, Andrew DeOrio, and Valeria Bertacco"
    },
    {
      "index": 18,
      "title": "SlackSim: a platform for parallel simulations of CMPs on CMPs",
      "abstract": "",
      "year": "2009",
      "venue": "SIGARCH Comput. Archit. News",
      "authors": "Jianwei Chen, Murali Annavaram, and Michel Dubois"
    },
    {
      "index": 19,
      "title": "Accelerating RTL Simulation with Hardware Software Co-Design",
      "abstract": "",
      "year": "2023",
      "venue": "MICRO-56: 56th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO ’23",
      "authors": "Fares Elsabbagh, Shabnam Sheikhha, Victor A. Ying, Quan M. Nguyen, Joel S. Emer, and Daniel Sanchez"
    },
    {
      "index": 20,
      "title": "Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism",
      "abstract": "",
      "year": "2023",
      "venue": "ASPLOS (4)",
      "authors": "Mahyar Emami, Sahand Kashani, Keisuke Kamahori, Mohammad Sepehr Pourghannad, Ritik Raj, and James R. Larus",
      "orig_title": "Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism",
      "paper_id": "2301.09413v4"
    },
    {
      "index": 21,
      "title": "Part 4: The 2020 Wilson Research Group Functional Verification Study, FPGA Verification Effort Trends",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "Harry Foster"
    },
    {
      "index": 22,
      "title": "Part 8: The 2020 Wilson Research Group Functional Verification Study, IC/ASIC Resource Trends",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "Harry Foster"
    },
    {
      "index": 23,
      "title": "PriME: A parallel and distributed simulator for thousand-core chips",
      "abstract": "",
      "year": "2014",
      "venue": "IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)",
      "authors": "Yaosheng Fu and David Wentzlaff"
    },
    {
      "index": 24,
      "title": "Performance Guarantees for Scheduling Algorithms",
      "abstract": "",
      "year": "1978",
      "venue": "Oper. Res.",
      "authors": "M. R. Garey, Ronald L. Graham, and David S. Johnson"
    },
    {
      "index": 25,
      "title": "Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": "Adam M. Izraelevitz, Jack Koenig, Patrick Li, Richard Lin, Angie Wang, Albert Magyar, Donggyu Kim, Colin Schmidt, Chick Markley, Jim Lawson, and Jonathan Bachrach"
    },
    {
      "index": 26,
      "title": "A scalable architecture for ordered parallelism",
      "abstract": "",
      "year": "2015",
      "venue": "IEEE/ACM International Symposium on Microarchitecture (MICRO)",
      "authors": "Mark C. Jeffrey, Suvinay Subramanian, Cong Yan, Joel S. Emer, and Daniel Sánchez"
    },
    {
      "index": 27,
      "title": "Dissecting the Graphcore IPU Architecture via Microbenchmarking",
      "abstract": "",
      "year": "2019",
      "venue": "CoRR",
      "authors": "Zhe Jia, Blake Tillman, Marco Maggioni, and Daniele Paolo Scarpazza"
    },
    {
      "index": 28,
      "title": "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE Micro",
      "authors": "Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Howard Katz, Jonathan Bachrach, and Krste Asanovic"
    },
    {
      "index": 29,
      "title": "A new distributed event-driven gate-level HDL simulation by accurate prediction",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": "Dusung Kim, Maciej J. Ciesielski, and Seiyang Yang"
    },
    {
      "index": 30,
      "title": "FPGA-based emulation: Industrial and custom prototyping solutions",
      "abstract": "",
      "year": "2000",
      "venue": "The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, FPL ’00",
      "authors": "Helena Krupnova and Gabriele Saucier"
    },
    {
      "index": 31,
      "title": "Design and Implementation of a Parallel Verilog Simulator: PVSim",
      "abstract": "",
      "year": "2004",
      "venue": "VLSI Design",
      "authors": "Tun Li, Yang Guo, and Sikun Li"
    },
    {
      "index": 32,
      "title": "From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "Dian-Lun Lin, Haoxing Ren, Yanqing Zhang, Brucek Khailany, and Tsung-Wei Huang"
    },
    {
      "index": 33,
      "title": "Fast Behavioural RTL Simulation of 10B Transistor SoC Designs with Metro-Mpi",
      "abstract": "",
      "year": "2023",
      "venue": "",
      "authors": "Guillem López-Paradís, Brian Li, Adrià Armejach, Stefan Wallentowitz, Miquel Moretó, and Jonathan Balkind"
    },
    {
      "index": 34,
      "title": "Xorshift RNGs",
      "abstract": "",
      "year": "2003",
      "venue": "Journal of Statistical Software",
      "authors": "George Marsaglia"
    },
    {
      "index": 35,
      "title": "Graphite: A distributed parallel simulator for multicores",
      "abstract": "",
      "year": "2010",
      "venue": "IEEE Symposium on High-Performance Computer Architecture (HPCA)",
      "authors": "Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald III, Nathan Beckmann, Christopher Celio, Jonathan Eastep, and Anant Agarwal"
    },
    {
      "index": 36,
      "title": "A Hardware-Software Blueprint for Flexible Deep Learning Specialization",
      "abstract": "",
      "year": "2019",
      "venue": "IEEE Micro",
      "authors": "Thierry Moreau, Tianqi Chen, Luis Vega, Jared Roesch, Eddie Q. Yan, Lianmin Zheng, Josh Fromm, Ziheng Jiang, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy",
      "orig_title": "A Hardware-Software Blueprint for Flexible Deep Learning Specialization",
      "paper_id": "1807.04188v3"
    },
    {
      "index": 37,
      "title": "Open-Source FPGA Bitcoin Miner",
      "abstract": "",
      "year": "",
      "venue": "github.com/progranism/Open-Source-FPGA-Bitcoin-Miner",
      "authors": ""
    },
    {
      "index": 38,
      "title": "SystemC",
      "abstract": "",
      "year": "",
      "venue": "systemc.org",
      "authors": "OSCI"
    },
    {
      "index": 39,
      "title": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "abstract": "",
      "year": "",
      "venue": "github.com/YosysHQ/picorv32",
      "authors": ""
    },
    {
      "index": 40,
      "title": "Accelerating RTL simulation with GPUs",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": "Hao Qian and Yangdong Deng"
    },
    {
      "index": 41,
      "title": "Microprocessor trend data",
      "abstract": "",
      "year": "2022",
      "venue": "github.com/karlrupp/microprocessor-trend-data",
      "authors": "Karl Rupp"
    },
    {
      "index": 42,
      "title": "Algorithms for Scheduling Independent Tasks",
      "abstract": "",
      "year": "1976",
      "venue": "J. ACM",
      "authors": "Sartaj Sahni"
    },
    {
      "index": 43,
      "title": "Compile-time partitioning and scheduling of parallel programs",
      "abstract": "",
      "year": "1986",
      "venue": "SIGPLAN Symposium on Compiler Construction",
      "authors": "Vivek Sarkar and John L. Hennessy"
    },
    {
      "index": 44,
      "title": "High-Quality Hypergraph Partitioning",
      "abstract": "",
      "year": "2022",
      "venue": "ACM J. Exp. Algorithmics",
      "authors": "Sebastian Schlag, Tobias Heuer, Lars Gottesbüren, Yaroslav Akhremtsev, Christian Schulz, and Peter Sanders",
      "orig_title": "High-Quality Hypergraph Partitioning",
      "paper_id": "2106.08696v1"
    },
    {
      "index": 45,
      "title": "Verilator, accelerated: Accelerating development, and case study of accelerating performance",
      "abstract": "",
      "year": "",
      "venue": "Workshop on Open-Source Design Automation (OSDA)",
      "authors": "Wilson Snyder"
    },
    {
      "index": 46,
      "title": "Verilator 4.0: Open simulation goes multithreaded",
      "abstract": "",
      "year": "2018",
      "venue": "OPen Source Digital Design Conference (ORConf)",
      "authors": "Wilson Snyder"
    },
    {
      "index": 47,
      "title": "Your Big 4th Simulator: 2019 intro and roadmap",
      "abstract": "",
      "year": "2019",
      "venue": "CHIPS Alliance",
      "authors": "Wilson Snyder"
    },
    {
      "index": 48,
      "title": "Submodular Approximation: Sampling-based Algorithms and Lower Bounds",
      "abstract": "",
      "year": "2011",
      "venue": "SIAM J. Comput.",
      "authors": "Zoya Svitkina and Lisa Fleischer"
    },
    {
      "index": 49,
      "title": "ZSim: fast and accurate microarchitectural simulation of thousand-core systems",
      "abstract": "",
      "year": "2013",
      "venue": "International Symposium on Computer Architecture (ISCA)",
      "authors": "Daniel Sánchez and Christos Kozyrakis"
    },
    {
      "index": 50,
      "title": "DIABLO: A Warehouse-Scale Computer Network Simulator using FPGAs",
      "abstract": "",
      "year": "2015",
      "venue": "International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XX)",
      "authors": "Zhangxi Tan, Zhenghao Qian, Xi Chen, Krste Asanovic, and David A. Patterson"
    },
    {
      "index": 51,
      "title": "Design and implementation of a high performance financial Monte-Carlo simulation engine on an FPGA supercomputer",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": "Xiang Tian and Khaled Benkrid"
    },
    {
      "index": 52,
      "title": "NP-Complete Scheduling Problems",
      "abstract": "",
      "year": "1975",
      "venue": "J. Comput. Syst. Sci.",
      "authors": "Jeffrey D. Ullman"
    },
    {
      "index": 53,
      "title": "A Bridging Model for Parallel Computation",
      "abstract": "",
      "year": "1990",
      "venue": "Commun. ACM",
      "authors": "Leslie G. Valiant"
    },
    {
      "index": 54,
      "title": "SAGA: SystemC acceleration on GPU architectures",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": "Sara Vinco, Debapriya Chatterjee, Valeria Bertacco, and Franco Fummi"
    },
    {
      "index": 55,
      "title": "RepCut: Superlinear Parallel RTL Simulation with Replication-Aided Partitioning",
      "abstract": "",
      "year": "2023",
      "venue": "ASPLOS (3)",
      "authors": "Haoyuan Wang and Scott Beamer"
    },
    {
      "index": 56,
      "title": "SSIM: A Software Levelized Compiled-Code Simulator",
      "abstract": "",
      "year": "1987",
      "venue": "",
      "authors": "L.-T. Wang, Nathan E. Hoover, Edwin H. Porter, and John J. Zasio"
    },
    {
      "index": 57,
      "title": "LECSIM: A Levelized Event Driven Compiled Logic Simulation",
      "abstract": "",
      "year": "1990",
      "venue": "",
      "authors": "Zhicheng Wang and Peter M. Maurer"
    },
    {
      "index": 58,
      "title": "Predictive parallel event-driven HDL simulation with a new powerful prediction strategy",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": "Seiyang Yang, Jaehoon Han, Doowhan Kwak, Namdo Kim, Daeseo Cha, Junhyuck Park, and Jay Kim"
    },
    {
      "index": 59,
      "title": "Constellation: An open-source SoC-capable NoC generator",
      "abstract": "",
      "year": "2022",
      "venue": "IEEE/ACM International Workshop on Network on Chip Architectures (NoCArc)",
      "authors": "Jerry Zhao, Animesh Agrawal, Borivoje Nikolic, and Krste Asanović"
    },
    {
      "index": 60,
      "title": "par-gem5: Parallelizing gem5’s Atomic Mode",
      "abstract": "",
      "year": "2023",
      "venue": "",
      "authors": "Niko Zurstraßen, José Cubero-Cascante, Jan Moritz Joseph, Li Yichao, Xinghua Xie, and Rainer Leupers"
    }
  ]
}