// Seed: 733509325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_3 = 32'd60
) (
    output tri0  id_0,
    input  tri1  _id_1,
    output tri1  id_2,
    input  uwire _id_3,
    output wand  id_4
);
  assign id_4 = id_1 ? id_1 : id_3 ? -1 : id_1 ? id_3 : id_1 == 1'b0;
  always_latch @(negedge id_1) begin : LABEL_0
    #1;
  end
  supply1 [1 'b0 : id_1  <=  id_3] id_6;
  assign id_4 = 1 == id_1;
  assign id_6 = 1;
  assign id_6 = id_3;
  wire [1 : id_3  +  -1] \id_7 ;
  module_0 modCall_1 (
      \id_7 ,
      \id_7 ,
      id_6,
      id_6
  );
endmodule
