# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi4lite_part_b.gen/sources_1/bd/design_1/ipshared/c2c6" \
"../../../../bkadder.v" \
"../../../../dadda_mult.v" \
"../../../../axi4lite_part_b.srcs/sources_1/new/axi_lite_part_b.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_axi4lite_dadda_master_0_0/sim/design_1_axi4lite_dadda_master_0_0.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../axi4lite_part_b.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../axi4lite_part_b.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../axi4lite_part_b.srcs/sim_1/new/partb_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
