
---------- Begin Simulation Statistics ----------
final_tick                                38598650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842820                       # Number of bytes of host memory used
host_op_rate                                   273315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   356.49                       # Real time elapsed on the host
host_tick_rate                              108275105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58031203                       # Number of instructions simulated
sim_ops                                      97433054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038599                       # Number of seconds simulated
sim_ticks                                 38598650000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7219820                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            405770                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7415275                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4399659                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         7219820                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2820161                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8365876                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  470183                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       261339                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  36455231                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 27729342                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            405844                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6128620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7014332                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        12012504                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             58031203                       # Number of instructions committed
system.cpu.commit.committedOps               97433054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     36729293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.652734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.068613                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14350112     39.07%     39.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4432836     12.07%     51.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4417403     12.03%     63.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2824171      7.69%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1204008      3.28%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       570620      1.55%     75.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1501566      4.09%     79.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       414245      1.13%     80.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7014332     19.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     36729293                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                  88475678                       # Number of committed integer instructions.
system.cpu.commit.loads                      29041349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         49791704     51.10%     51.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.04%     51.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.57%     52.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      5.02%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.06%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.08%     57.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.22%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.69%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     59.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.69%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24082189     24.72%     85.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7400535      7.60%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      5.09%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97433054                       # Class of committed instruction
system.cpu.commit.refs                       38087230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    58031203                       # Number of Instructions Simulated
system.cpu.committedOps                      97433054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.665136                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.665136                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              12979599                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              114798526                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8911946                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12375231                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 410165                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3816763                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    29777489                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         15958                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9276807                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3246                       # TLB misses on write requests
system.cpu.fetch.Branches                     8365876                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   7608102                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      26872885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                139747                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       68049999                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          427                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           642                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  820330                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.216740                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11209477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4869842                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.763015                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           38493704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.053643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.572545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18996384     49.35%     49.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1921330      4.99%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2280873      5.93%     60.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   777602      2.02%     62.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   503678      1.31%     63.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1215953      3.16%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   443618      1.15%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   860154      2.23%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11494112     29.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             38493704                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12475963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13570071                       # number of floating regfile writes
system.cpu.idleCycles                          104947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               508320                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6669435                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.693145                       # Inst execution rate
system.cpu.iew.exec_refs                     39044516                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9276324                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1389640                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              30334922                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              22186                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20425                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9740559                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           109445290                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              29768192                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            918269                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             103951770                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1304                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26805                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 410165                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28533                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12485496                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        11222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5504                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          782                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1293573                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       694678                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5504                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       421666                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          86654                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 105605262                       # num instructions consuming a value
system.cpu.iew.wb_count                     103656353                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.726351                       # average fanout of values written-back
system.cpu.iew.wb_producers                  76706512                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.685492                       # insts written-back per cycle
system.cpu.iew.wb_sent                      103770255                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                157670491                       # number of integer regfile reads
system.cpu.int_regfile_writes                75104647                       # number of integer regfile writes
system.cpu.ipc                               1.503452                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.503452                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            573129      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55752889     53.16%     53.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41488      0.04%     53.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590019      0.56%     54.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4913600      4.69%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1299      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                58457      0.06%     59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79799      0.08%     59.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              217184      0.21%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642340      1.57%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23413      0.02%     60.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19222      0.02%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646202      1.57%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24961171     23.80%     86.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7715858      7.36%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4987155      4.76%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1646814      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              104870039                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15331513                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30661014                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15304456                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15534630                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1910881                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018221                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  856234     44.81%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    11      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     45      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1037763     54.31%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14471      0.76%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1432      0.07%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              862      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               90876278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219615978                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     88351897                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         105928137                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  109379668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 104870039                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               65622                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12012235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            132329                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          65280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19874897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      38493704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.724343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.279795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9432997     24.51%     24.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4782308     12.42%     36.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5278813     13.71%     50.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4563856     11.86%     62.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4806836     12.49%     74.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4362273     11.33%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2883252      7.49%     93.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1566636      4.07%     97.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              816733      2.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        38493704                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.716935                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7608215                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           271                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          11513582                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5390155                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             30334922                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9740559                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                52367257                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         38598651                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1470632                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             109139378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 330497                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10484452                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9336855                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5154                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             287335298                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              113006370                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           127778998                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  14551018                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1020473                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 410165                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              11566991                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18639620                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          12613392                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        174780551                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10446                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                769                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18282950                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            833                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    139160519                       # The number of ROB reads
system.cpu.rob.rob_writes                   220681276                       # The number of ROB writes
system.cpu.timesIdled                           34511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6081                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10891                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6081                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1086208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1086208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1086208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16972                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16972000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89481000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            383964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231282                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       159791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        160761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       223204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       481312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       733934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1215246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20515264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30481152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50996416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           405747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 405635     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    112      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1591646000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         734959998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         482285994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               159038                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               229735                       # number of demand (read+write) hits
system.l2.demand_hits::total                   388773                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              159038                       # number of overall hits
system.l2.overall_hits::.cpu.data              229735                       # number of overall hits
system.l2.overall_hits::total                  388773                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15251                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16974                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1723                       # number of overall misses
system.l2.overall_misses::.cpu.data             15251                       # number of overall misses
system.l2.overall_misses::total                 16974                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    170636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1467638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1638274000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170636000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1467638000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1638274000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           160761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           244986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          160761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          244986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.062253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.062253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99034.242600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96232.247066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96516.672558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99034.242600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96232.247066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96516.672558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16973                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    136196000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1162566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1298762000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    136196000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1162566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1298762000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041831                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79045.850261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76233.836066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76519.295351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79045.850261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76233.836066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76519.295351                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       231282                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           231282                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       231282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       231282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       159791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           159791                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       159791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       159791                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10891                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10891                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1033094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1033094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94857.588835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94857.588835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    815274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    815274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74857.588835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74857.588835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         159038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             159038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170636000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170636000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       160761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         160761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99034.242600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99034.242600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    136196000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    136196000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79045.850261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79045.850261                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    434544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    434544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       223204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        223204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99666.055046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99666.055046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    347292000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    347292000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79672.401927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79672.401927                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10421.279830                       # Cycle average of tags in use
system.l2.tags.total_refs                      809387                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.689547                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1441.396692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8979.883138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.043988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.274044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.318032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12464                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.517944                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6492084                       # Number of tag accesses
system.l2.tags.data_accesses                  6492084                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         976000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1086208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16972                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2855229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25285858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28141088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2855229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2855229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2855229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25285858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28141088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43818                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    110026500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               428251500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6482.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25232.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    503.743852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.205000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.962560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          623     28.91%     28.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          305     14.15%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          133      6.17%     49.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          113      5.24%     54.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          107      4.97%     59.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           55      2.55%     62.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           60      2.78%     64.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      2.32%     67.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          709     32.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2155                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1086208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1086208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38598529000                       # Total gap between requests
system.mem_ctrls.avgGap                    2274247.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       976000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2855229.392737829126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25285858.443235710263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47807250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    380444250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27762.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24947.16                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7297080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3874695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58962120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3046770480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1390377060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13651037760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18158319195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.439230                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35473703500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1288820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1836126500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8118180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4303530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62217960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3046770480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1473518400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13581024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18175952550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.896069                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35290715750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1288820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2019114250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7425045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7425045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7425045                       # number of overall hits
system.cpu.icache.overall_hits::total         7425045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       183057                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         183057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       183057                       # number of overall misses
system.cpu.icache.overall_misses::total        183057                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4666171000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4666171000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4666171000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4666171000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7608102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7608102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7608102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7608102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25490.262596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25490.262596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25490.262596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25490.262596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       159791                       # number of writebacks
system.cpu.icache.writebacks::total            159791                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        22296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        22296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22296                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       160761                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       160761                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       160761                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       160761                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4005218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4005218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4005218000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4005218000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021130                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24914.114742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24914.114742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24914.114742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24914.114742                       # average overall mshr miss latency
system.cpu.icache.replacements                 159791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7425045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7425045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       183057                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        183057                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4666171000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4666171000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7608102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7608102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25490.262596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25490.262596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        22296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       160761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       160761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4005218000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4005218000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24914.114742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24914.114742                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           915.353795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7585805                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            160760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.187142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   915.353795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.893900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15376964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15376964                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25651843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25651843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25651870                       # number of overall hits
system.cpu.dcache.overall_hits::total        25651870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       668820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         668820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       672293                       # number of overall misses
system.cpu.dcache.overall_misses::total        672293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14829840994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14829840994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14829840994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14829840994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26320663                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26320663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26324163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26324163                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025410                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025539                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22173.142242                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22173.142242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22058.597954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22058.597954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2674                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.666791                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       231282                       # number of writebacks
system.cpu.dcache.writebacks::total            231282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       427307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       427307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       427307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       427307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       241513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       241513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       244986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       244986                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6820420994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6820420994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7042580994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7042580994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28240.388691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28240.388691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28746.871225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28746.871225                       # average overall mshr miss latency
system.cpu.dcache.replacements                 243962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16627763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16627763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       646916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        646916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13455861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13455861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17274679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17274679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20800.012676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20800.012676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       427185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       427185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5491984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5491984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24994.124634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24994.124634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9024080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9024080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1373979994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1373979994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9045984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62727.355460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62727.355460                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1328436994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1328436994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60987.833716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60987.833716                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    222160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    222160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63967.751224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63967.751224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38598650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.132152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25896856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            244986                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.707493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.132152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         210838290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        210838290                       # Number of data accesses

---------- End Simulation Statistics   ----------
