<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2_alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SLL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SLL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SLL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SLL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SLL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SRL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SRL.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="param_4_to_1_mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="param_4_to_1_mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="param_4_to_1_mux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="realtest_SLL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SLL_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SLL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_SLL_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SLL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SRA_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SRA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_SRA_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SRA_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SRL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SRL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443749977" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1443749977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443750454" xil_pn:in_ck="6673738768521950765" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1443750454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SLL.v"/>
      <outfile xil_pn:name="SRA.v"/>
      <outfile xil_pn:name="SRL.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="bad_xor32.v"/>
      <outfile xil_pn:name="param_2_to_1_mux.v"/>
      <outfile xil_pn:name="param_4_to_1_mux.v"/>
      <outfile xil_pn:name="param_8_to_1_mux.v"/>
      <outfile xil_pn:name="pmux_16_to_1_mux.v"/>
      <outfile xil_pn:name="realtest_SLL.v"/>
      <outfile xil_pn:name="test_SRA.v"/>
      <outfile xil_pn:name="test_SRL.v"/>
      <outfile xil_pn:name="test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1443749977" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1769001541042485348" xil_pn:start_ts="1443749977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443749977" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1740497757736081242" xil_pn:start_ts="1443749977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443750136" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3625485210768249617" xil_pn:start_ts="1443750136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443750456" xil_pn:in_ck="6673738768521950765" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1443750456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SLL.v"/>
      <outfile xil_pn:name="SRA.v"/>
      <outfile xil_pn:name="SRL.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_defines.v"/>
      <outfile xil_pn:name="bad_xor32.v"/>
      <outfile xil_pn:name="param_2_to_1_mux.v"/>
      <outfile xil_pn:name="param_4_to_1_mux.v"/>
      <outfile xil_pn:name="param_8_to_1_mux.v"/>
      <outfile xil_pn:name="pmux_16_to_1_mux.v"/>
      <outfile xil_pn:name="realtest_SLL.v"/>
      <outfile xil_pn:name="test_SRA.v"/>
      <outfile xil_pn:name="test_SRL.v"/>
      <outfile xil_pn:name="test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1443750458" xil_pn:in_ck="6673738768521950765" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-382600661763520169" xil_pn:start_ts="1443750456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_SRA_beh.prj"/>
      <outfile xil_pn:name="test_SRA_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1443750458" xil_pn:in_ck="1723747999081240586" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="309492291362044538" xil_pn:start_ts="1443750458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_SRA_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
