mem_init(pri_mem, 0x80040700, 0xfc4520, ALL_ZERO);
mem_load(pri_mem, 0x80040700, "sdp_8192x1x1_pass_through_int8_0.dat");
mem_init(pri_mem, 0x90000140, 0x401e0, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x2f);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0xb00);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0xc886);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x4);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x363cae39);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x401e0);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x27);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x89e1);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x19);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x5bc6);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0xdfffaf97);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0xe757108e);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x1fff);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x6e4b);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x94dc);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x701);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x90000140);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x1f);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x23);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x7b);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x5b);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x1500);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x41ab);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x8f2e9820);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x2800);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x7afd);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x40100);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x24a0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x1dfc177);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x1fff);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x40180);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0x1b9144a0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x400e0);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0xfc4520);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x6f);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80040700);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0xa9d1ec60);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x33);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0xd94a64e0);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x1e4baa00);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x5);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x100120);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x81);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0xab00f3a0);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x40180);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x1d);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x5c);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x1001c0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x470ca160);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x90000140, 0x401e0, 0x447cc3c4);
