//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	_Z4gpu1PKhPKfPhiiiii
.const .align 4 .b8 imageKernel_c[36];

.visible .entry _Z4gpu1PKhPKfPhiiiii(
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_0,
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_1,
	.param .u64 _Z4gpu1PKhPKfPhiiiii_param_2,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_3,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_4,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_5,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_6,
	.param .u32 _Z4gpu1PKhPKfPhiiiii_param_7
)
{
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<51>;
	.reg .b32 	%r<111>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd7, [_Z4gpu1PKhPKfPhiiiii_param_0];
	ld.param.u64 	%rd8, [_Z4gpu1PKhPKfPhiiiii_param_1];
	ld.param.u64 	%rd9, [_Z4gpu1PKhPKfPhiiiii_param_2];
	ld.param.u32 	%r43, [_Z4gpu1PKhPKfPhiiiii_param_3];
	ld.param.u32 	%r44, [_Z4gpu1PKhPKfPhiiiii_param_4];
	ld.param.u32 	%r45, [_Z4gpu1PKhPKfPhiiiii_param_5];
	ld.param.u32 	%r46, [_Z4gpu1PKhPKfPhiiiii_param_6];
	ld.param.u32 	%r47, [_Z4gpu1PKhPKfPhiiiii_param_7];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd9;
	mov.u32 	%r48, %ntid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.u32 	%r50, %tid.x;
	mad.lo.s32 	%r1, %r49, %r48, %r50;
	mov.u32 	%r51, %ntid.y;
	mov.u32 	%r52, %ctaid.y;
	mov.u32 	%r53, %tid.y;
	mad.lo.s32 	%r2, %r52, %r51, %r53;
	setp.ge.s32 	%p1, %r2, %r46;
	setp.ge.s32 	%p2, %r1, %r45;
	or.pred  	%p3, %p2, %p1;
	setp.lt.s32 	%p4, %r47, 1;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_33;

	setp.gt.s32 	%p6, %r44, 0;
	mad.lo.s32 	%r54, %r2, %r45, %r1;
	mul.lo.s32 	%r3, %r54, %r47;
	shr.u32 	%r55, %r43, 31;
	add.s32 	%r56, %r43, %r55;
	shr.s32 	%r57, %r56, 1;
	sub.s32 	%r4, %r1, %r57;
	@%p6 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_2;

$L__BB0_8:
	add.s32 	%r16, %r43, -1;
	and.b32  	%r17, %r43, 3;
	sub.s32 	%r18, %r43, %r17;
	mul.lo.s32 	%r19, %r44, %r43;
	neg.s32 	%r20, %r43;
	mov.u32 	%r105, 0;
	add.s64 	%rd4, %rd1, -16;
	shr.u32 	%r66, %r44, 31;
	add.s32 	%r67, %r44, %r66;
	shr.s32 	%r68, %r67, 1;
	sub.s32 	%r21, %r2, %r68;

$L__BB0_9:
	setp.lt.s32 	%p11, %r43, 1;
	mov.f32 	%f41, 0f00000000;
	@%p11 bra 	$L__BB0_32;

	mov.u32 	%r69, 0;
	mov.u32 	%r106, %r69;

$L__BB0_11:
	mad.lo.s32 	%r24, %r20, %r106, %r19;
	add.s32 	%r25, %r21, %r106;
	mul.lo.s32 	%r26, %r25, %r45;
	setp.lt.u32 	%p12, %r16, 3;
	mov.u32 	%r110, %r69;
	@%p12 bra 	$L__BB0_22;

	mov.u32 	%r107, 0;
	mov.u32 	%r110, %r107;
	mov.u32 	%r109, %r18;

$L__BB0_13:
	mad.lo.s32 	%r73, %r107, -4, %r24;
	mul.wide.s32 	%rd14, %r73, 4;
	add.s64 	%rd5, %rd4, %rd14;
	add.s32 	%r30, %r4, %r110;
	or.b32  	%r74, %r30, %r25;
	setp.lt.s32 	%p13, %r74, 0;
	setp.ge.s32 	%p14, %r25, %r46;
	or.pred  	%p15, %p14, %p13;
	setp.ge.s32 	%p16, %r30, %r45;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB0_15;

	add.s32 	%r75, %r30, %r26;
	mad.lo.s32 	%r76, %r75, %r47, %r105;
	cvt.s64.s32 	%rd15, %r76;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.u8 	%rs3, [%rd16];
	cvt.rn.f32.u16 	%f25, %rs3;
	ld.global.f32 	%f26, [%rd5+12];
	fma.rn.f32 	%f41, %f26, %f25, %f41;

$L__BB0_15:
	add.s32 	%r31, %r30, 1;
	or.b32  	%r77, %r31, %r25;
	setp.lt.s32 	%p18, %r77, 0;
	or.pred  	%p20, %p14, %p18;
	setp.ge.s32 	%p21, %r31, %r45;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB0_17;

	add.s32 	%r78, %r31, %r26;
	mad.lo.s32 	%r79, %r78, %r47, %r105;
	cvt.s64.s32 	%rd17, %r79;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.u8 	%rs4, [%rd18];
	cvt.rn.f32.u16 	%f27, %rs4;
	ld.global.f32 	%f28, [%rd5+8];
	fma.rn.f32 	%f41, %f28, %f27, %f41;

$L__BB0_17:
	add.s32 	%r32, %r30, 2;
	or.b32  	%r80, %r32, %r25;
	setp.lt.s32 	%p23, %r80, 0;
	or.pred  	%p25, %p14, %p23;
	setp.ge.s32 	%p26, %r32, %r45;
	or.pred  	%p27, %p26, %p25;
	@%p27 bra 	$L__BB0_19;

	add.s32 	%r81, %r32, %r26;
	mad.lo.s32 	%r82, %r81, %r47, %r105;
	cvt.s64.s32 	%rd19, %r82;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.u8 	%rs5, [%rd20];
	cvt.rn.f32.u16 	%f29, %rs5;
	ld.global.f32 	%f30, [%rd5+4];
	fma.rn.f32 	%f41, %f30, %f29, %f41;

$L__BB0_19:
	add.s32 	%r33, %r30, 3;
	or.b32  	%r83, %r33, %r25;
	setp.lt.s32 	%p28, %r83, 0;
	or.pred  	%p30, %p14, %p28;
	setp.ge.s32 	%p31, %r33, %r45;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_21;

	add.s32 	%r84, %r33, %r26;
	mad.lo.s32 	%r85, %r84, %r47, %r105;
	cvt.s64.s32 	%rd21, %r85;
	add.s64 	%rd22, %rd2, %rd21;
	ld.global.u8 	%rs6, [%rd22];
	cvt.rn.f32.u16 	%f31, %rs6;
	ld.global.f32 	%f32, [%rd5];
	fma.rn.f32 	%f41, %f32, %f31, %f41;

$L__BB0_21:
	add.s32 	%r110, %r110, 4;
	add.s32 	%r109, %r109, -4;
	setp.ne.s32 	%p33, %r109, 0;
	add.s32 	%r107, %r107, 1;
	@%p33 bra 	$L__BB0_13;

$L__BB0_22:
	setp.eq.s32 	%p34, %r17, 0;
	@%p34 bra 	$L__BB0_31;

	setp.ge.s32 	%p35, %r25, %r46;
	add.s32 	%r38, %r4, %r110;
	or.b32  	%r86, %r38, %r25;
	setp.lt.s32 	%p36, %r86, 0;
	or.pred  	%p37, %p35, %p36;
	setp.ge.s32 	%p38, %r38, %r45;
	mov.u32 	%r87, -3;
	sub.s32 	%r88, %r87, %r110;
	add.s32 	%r89, %r24, %r88;
	mul.wide.s32 	%rd23, %r89, 4;
	add.s64 	%rd6, %rd1, %rd23;
	or.pred  	%p39, %p38, %p37;
	@%p39 bra 	$L__BB0_25;

	add.s32 	%r90, %r38, %r26;
	mad.lo.s32 	%r91, %r90, %r47, %r105;
	cvt.s64.s32 	%rd24, %r91;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.u8 	%rs7, [%rd25];
	cvt.rn.f32.u16 	%f33, %rs7;
	ld.global.f32 	%f34, [%rd6+8];
	fma.rn.f32 	%f41, %f34, %f33, %f41;

$L__BB0_25:
	setp.eq.s32 	%p40, %r17, 1;
	@%p40 bra 	$L__BB0_31;

	add.s32 	%r39, %r38, 1;
	or.b32  	%r92, %r39, %r25;
	setp.lt.s32 	%p42, %r92, 0;
	or.pred  	%p43, %p35, %p42;
	setp.ge.s32 	%p44, %r39, %r45;
	or.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB0_28;

	add.s32 	%r93, %r39, %r26;
	mad.lo.s32 	%r94, %r93, %r47, %r105;
	cvt.s64.s32 	%rd26, %r94;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.u8 	%rs8, [%rd27];
	cvt.rn.f32.u16 	%f35, %rs8;
	ld.global.f32 	%f36, [%rd6+4];
	fma.rn.f32 	%f41, %f36, %f35, %f41;

$L__BB0_28:
	setp.eq.s32 	%p46, %r17, 2;
	@%p46 bra 	$L__BB0_31;

	add.s32 	%r40, %r38, 2;
	or.b32  	%r95, %r40, %r25;
	setp.lt.s32 	%p48, %r95, 0;
	or.pred  	%p49, %p35, %p48;
	setp.ge.s32 	%p50, %r40, %r45;
	or.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB0_31;

	add.s32 	%r96, %r40, %r26;
	mad.lo.s32 	%r97, %r96, %r47, %r105;
	cvt.s64.s32 	%rd28, %r97;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u8 	%rs9, [%rd29];
	cvt.rn.f32.u16 	%f37, %rs9;
	ld.global.f32 	%f38, [%rd6];
	fma.rn.f32 	%f41, %f38, %f37, %f41;

$L__BB0_31:
	add.s32 	%r106, %r106, 1;
	setp.lt.s32 	%p52, %r106, %r44;
	@%p52 bra 	$L__BB0_11;

$L__BB0_32:
	cvt.rzi.u32.f32 	%r98, %f41;
	add.s32 	%r99, %r105, %r3;
	cvt.s64.s32 	%rd30, %r99;
	add.s64 	%rd31, %rd3, %rd30;
	st.global.u8 	[%rd31], %r98;
	add.s32 	%r105, %r105, 1;
	setp.lt.s32 	%p53, %r105, %r47;
	@%p53 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_33;

$L__BB0_2:
	add.s32 	%r59, %r47, -1;
	and.b32  	%r104, %r47, 3;
	setp.lt.u32 	%p7, %r59, 3;
	mov.u32 	%r102, 0;
	@%p7 bra 	$L__BB0_5;

	sub.s32 	%r101, %r47, %r104;
	mov.f32 	%f20, 0f00000000;
	cvt.rzi.u32.f32 	%r61, %f20;
	cvt.u16.u32 	%rs1, %r61;

$L__BB0_4:
	add.s32 	%r62, %r102, %r3;
	cvt.s64.s32 	%rd10, %r62;
	add.s64 	%rd11, %rd3, %rd10;
	st.global.u8 	[%rd11], %rs1;
	st.global.u8 	[%rd11+1], %rs1;
	st.global.u8 	[%rd11+2], %rs1;
	st.global.u8 	[%rd11+3], %rs1;
	add.s32 	%r102, %r102, 4;
	add.s32 	%r101, %r101, -4;
	setp.ne.s32 	%p8, %r101, 0;
	@%p8 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p9, %r104, 0;
	@%p9 bra 	$L__BB0_33;

	mov.f32 	%f21, 0f00000000;
	cvt.rzi.u32.f32 	%r63, %f21;
	cvt.u16.u32 	%rs2, %r63;

$L__BB0_7:
	.pragma "nounroll";
	add.s32 	%r64, %r102, %r3;
	cvt.s64.s32 	%rd12, %r64;
	add.s64 	%rd13, %rd3, %rd12;
	st.global.u8 	[%rd13], %rs2;
	add.s32 	%r102, %r102, 1;
	add.s32 	%r104, %r104, -1;
	setp.eq.s32 	%p10, %r104, 0;
	@%p10 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_7;

$L__BB0_33:
	ret;

}

