# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DE1 projekt.srcs/sources_1/new/clockLogic.vhd" \
"../../../../DE1 projekt.srcs/sim_1/new/tb_clockLogic.vhd" \

# Do not sort compile order
nosort
