<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Andre\OneDrive\Documentos\UMich\Winter2025\eecs373\EECS373-BLOONS\VGAdriver\impl\gwsynthesis\VGAdriver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Andre\OneDrive\Documentos\UMich\Winter2025\eecs373\EECS373-BLOONS\VGAdriver\src\driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 22 10:36:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>250</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>168</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst/d_latch_enable_s0/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>70.757(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of inst/d_latch_enable!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst/d_latch_enable</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.867</td>
<td>dx_2_s0/Q</td>
<td>color_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.085</td>
</tr>
<tr>
<td>2</td>
<td>5.950</td>
<td>dx_2_s0/Q</td>
<td>color_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.002</td>
</tr>
<tr>
<td>3</td>
<td>5.950</td>
<td>dx_2_s0/Q</td>
<td>color_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>14.002</td>
</tr>
<tr>
<td>4</td>
<td>7.112</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.448</td>
</tr>
<tr>
<td>5</td>
<td>7.550</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.010</td>
</tr>
<tr>
<td>6</td>
<td>7.968</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.592</td>
</tr>
<tr>
<td>7</td>
<td>7.968</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.592</td>
</tr>
<tr>
<td>8</td>
<td>8.200</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.360</td>
</tr>
<tr>
<td>9</td>
<td>8.647</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.913</td>
</tr>
<tr>
<td>10</td>
<td>9.337</td>
<td>V_Counter_9_s1/Q</td>
<td>v_state_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.223</td>
</tr>
<tr>
<td>11</td>
<td>9.357</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.203</td>
</tr>
<tr>
<td>12</td>
<td>9.357</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.203</td>
</tr>
<tr>
<td>13</td>
<td>9.552</td>
<td>V_Counter_9_s1/Q</td>
<td>V_Counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.008</td>
</tr>
<tr>
<td>14</td>
<td>9.656</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.904</td>
</tr>
<tr>
<td>15</td>
<td>9.669</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.891</td>
</tr>
<tr>
<td>16</td>
<td>9.669</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.891</td>
</tr>
<tr>
<td>17</td>
<td>9.705</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.855</td>
</tr>
<tr>
<td>18</td>
<td>9.705</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.855</td>
</tr>
<tr>
<td>19</td>
<td>9.705</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.855</td>
</tr>
<tr>
<td>20</td>
<td>9.872</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.688</td>
</tr>
<tr>
<td>21</td>
<td>9.878</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.682</td>
</tr>
<tr>
<td>22</td>
<td>9.878</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.682</td>
</tr>
<tr>
<td>23</td>
<td>10.071</td>
<td>H_Counter_0_s3/Q</td>
<td>dx_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.489</td>
</tr>
<tr>
<td>24</td>
<td>10.511</td>
<td>V_Counter_6_s1/Q</td>
<td>v_state_1_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.049</td>
</tr>
<tr>
<td>25</td>
<td>11.170</td>
<td>V_Counter_1_s1/Q</td>
<td>V_Counter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.390</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.577</td>
<td>inst/ram_15_s0/Q</td>
<td>y_center_2_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.030</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.557</td>
<td>inst/ram_11_s0/Q</td>
<td>x_center_11_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.050</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.315</td>
<td>inst/ram_27_s0/Q</td>
<td>color_1_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.236</td>
<td>inst/ram_17_s0/Q</td>
<td>y_center_4_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.215</td>
<td>inst/ram_22_s0/Q</td>
<td>y_center_9_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.215</td>
<td>inst/ram_1_s0/Q</td>
<td>x_center_1_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.215</td>
<td>inst/ram_4_s0/Q</td>
<td>x_center_4_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.215</td>
<td>inst/ram_7_s0/Q</td>
<td>x_center_7_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.215</td>
<td>inst/ram_9_s0/Q</td>
<td>x_center_9_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.190</td>
<td>inst/ram_13_s0/Q</td>
<td>y_center_0_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.190</td>
<td>inst/ram_14_s0/Q</td>
<td>y_center_1_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.190</td>
<td>inst/ram_16_s0/Q</td>
<td>y_center_3_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.190</td>
<td>inst/ram_19_s0/Q</td>
<td>y_center_6_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.190</td>
<td>inst/ram_20_s0/Q</td>
<td>y_center_7_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.190</td>
<td>inst/ram_2_s0/Q</td>
<td>x_center_2_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.190</td>
<td>inst/ram_3_s0/Q</td>
<td>x_center_3_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.190</td>
<td>inst/ram_10_s0/Q</td>
<td>x_center_10_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.977</td>
<td>inst/ram_23_s0/Q</td>
<td>y_center_10_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.977</td>
<td>inst/ram_24_s0/Q</td>
<td>y_center_11_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.977</td>
<td>inst/ram_0_s0/Q</td>
<td>x_center_0_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.956</td>
<td>inst/ram_12_s0/Q</td>
<td>x_center_12_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.931</td>
<td>inst/ram_18_s0/Q</td>
<td>y_center_5_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.925</td>
<td>inst/ram_8_s0/Q</td>
<td>x_center_8_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.914</td>
<td>inst/ram_27_s0/Q</td>
<td>color_0_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.914</td>
<td>inst/ram_27_s0/Q</td>
<td>color_2_s0/D</td>
<td>inst/d_latch_enable:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.578</td>
<td>1.693</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>line_done_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>color_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>color_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dx_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dx_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.482</td>
<td>7.857</td>
<td>1.375</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>V_Counter_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>dx_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">dx_2_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>next_color_2_s66/I3</td>
</tr>
<tr>
<td>9.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s66/F</td>
</tr>
<tr>
<td>9.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>next_color_2_s40/I0</td>
</tr>
<tr>
<td>10.699</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">next_color_2_s40/F</td>
</tr>
<tr>
<td>11.776</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>next_color_2_s51/I0</td>
</tr>
<tr>
<td>12.681</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s51/F</td>
</tr>
<tr>
<td>12.687</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>next_color_2_s22/I1</td>
</tr>
<tr>
<td>13.591</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s22/F</td>
</tr>
<tr>
<td>15.009</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>next_color_2_s7/I2</td>
</tr>
<tr>
<td>16.217</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">next_color_2_s7/F</td>
</tr>
<tr>
<td>16.587</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>next_color_2_s2/I3</td>
</tr>
<tr>
<td>17.716</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s2/F</td>
</tr>
<tr>
<td>18.583</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td style=" font-weight:bold;">color_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td>color_1_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR3[A]</td>
<td>color_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.416, 45.554%; route: 7.165, 50.867%; tC2Q: 0.504, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>dx_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">dx_2_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>next_color_2_s66/I3</td>
</tr>
<tr>
<td>9.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s66/F</td>
</tr>
<tr>
<td>9.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>next_color_2_s40/I0</td>
</tr>
<tr>
<td>10.699</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">next_color_2_s40/F</td>
</tr>
<tr>
<td>11.776</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>next_color_2_s51/I0</td>
</tr>
<tr>
<td>12.681</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s51/F</td>
</tr>
<tr>
<td>12.687</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>next_color_2_s22/I1</td>
</tr>
<tr>
<td>13.591</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s22/F</td>
</tr>
<tr>
<td>15.009</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>next_color_2_s7/I2</td>
</tr>
<tr>
<td>16.217</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">next_color_2_s7/F</td>
</tr>
<tr>
<td>16.587</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>next_color_2_s2/I3</td>
</tr>
<tr>
<td>17.716</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s2/F</td>
</tr>
<tr>
<td>18.500</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[B]</td>
<td style=" font-weight:bold;">color_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[B]</td>
<td>color_0_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[B]</td>
<td>color_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.416, 45.823%; route: 7.082, 50.576%; tC2Q: 0.504, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>dx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>dx_2_s0/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">dx_2_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>3.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>next_color_2_s66/I3</td>
</tr>
<tr>
<td>9.558</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s66/F</td>
</tr>
<tr>
<td>9.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>next_color_2_s40/I0</td>
</tr>
<tr>
<td>10.699</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">next_color_2_s40/F</td>
</tr>
<tr>
<td>11.776</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>next_color_2_s51/I0</td>
</tr>
<tr>
<td>12.681</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s51/F</td>
</tr>
<tr>
<td>12.687</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td>next_color_2_s22/I1</td>
</tr>
<tr>
<td>13.591</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][B]</td>
<td style=" background: #97FFFF;">next_color_2_s22/F</td>
</tr>
<tr>
<td>15.009</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>next_color_2_s7/I2</td>
</tr>
<tr>
<td>16.217</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">next_color_2_s7/F</td>
</tr>
<tr>
<td>16.587</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>next_color_2_s2/I3</td>
</tr>
<tr>
<td>17.716</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">next_color_2_s2/F</td>
</tr>
<tr>
<td>18.500</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">color_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>color_2_s0/CLK</td>
</tr>
<tr>
<td>24.451</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>color_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.416, 45.823%; route: 7.082, 50.576%; tC2Q: 0.504, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.278</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>15.737</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>Next_V_Counter_8_s0/I0</td>
</tr>
<tr>
<td>16.946</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s0/F</td>
</tr>
<tr>
<td>16.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">V_Counter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>V_Counter_8_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>V_Counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.483, 52.086%; route: 5.460, 43.864%; tC2Q: 0.504, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.278</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>15.373</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>Next_V_Counter_1_s0/I0</td>
</tr>
<tr>
<td>16.508</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_1_s0/F</td>
</tr>
<tr>
<td>16.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">V_Counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>V_Counter_1_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>V_Counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.410, 53.370%; route: 5.096, 42.432%; tC2Q: 0.504, 4.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.278</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>15.186</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>Next_V_Counter_5_s2/I0</td>
</tr>
<tr>
<td>16.090</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_5_s2/F</td>
</tr>
<tr>
<td>16.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">V_Counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>V_Counter_5_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>V_Counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.179, 53.303%; route: 4.909, 42.348%; tC2Q: 0.504, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.278</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>15.186</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>Next_V_Counter_7_s0/I2</td>
</tr>
<tr>
<td>16.090</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_7_s0/F</td>
</tr>
<tr>
<td>16.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">V_Counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>V_Counter_7_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>V_Counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.179, 53.303%; route: 4.909, 42.348%; tC2Q: 0.504, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.256</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>14.723</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>Next_V_Counter_3_s0/I0</td>
</tr>
<tr>
<td>15.858</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_3_s0/F</td>
</tr>
<tr>
<td>15.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" font-weight:bold;">V_Counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>V_Counter_3_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>V_Counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.388, 56.230%; route: 4.468, 39.332%; tC2Q: 0.504, 4.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.908</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>Next_V_Counter_8_s1/I0</td>
</tr>
<tr>
<td>14.256</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_8_s1/F</td>
</tr>
<tr>
<td>14.723</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>Next_V_Counter_6_s0/I0</td>
</tr>
<tr>
<td>15.412</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_6_s0/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">V_Counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>V_Counter_6_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>V_Counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.941, 54.439%; route: 4.468, 40.942%; tC2Q: 0.504, 4.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.915</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.817</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>n926_s1/I0</td>
</tr>
<tr>
<td>14.722</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">n926_s1/F</td>
</tr>
<tr>
<td>14.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">v_state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>v_state_0_s3/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>v_state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.281, 51.657%; route: 4.438, 43.411%; tC2Q: 0.504, 4.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.492</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>next_dx_8_s0/I2</td>
</tr>
<tr>
<td>14.701</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">next_dx_8_s0/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">dx_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>dx_8_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>dx_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 31.072%; route: 6.528, 63.987%; tC2Q: 0.504, 4.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.492</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>next_dx_9_s0/I2</td>
</tr>
<tr>
<td>14.701</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">next_dx_9_s0/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">dx_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>dx_9_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>dx_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 31.072%; route: 6.528, 63.987%; tC2Q: 0.504, 4.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>V_Counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">V_Counter_9_s1/Q</td>
</tr>
<tr>
<td>6.629</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>n909_s7/I0</td>
</tr>
<tr>
<td>7.758</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">n909_s7/F</td>
</tr>
<tr>
<td>8.225</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>n926_s5/I2</td>
</tr>
<tr>
<td>9.434</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">n926_s5/F</td>
</tr>
<tr>
<td>10.870</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td>n926_s4/I1</td>
</tr>
<tr>
<td>11.774</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][B]</td>
<td style=" background: #97FFFF;">n926_s4/F</td>
</tr>
<tr>
<td>11.780</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>n926_s2/I2</td>
</tr>
<tr>
<td>12.915</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">n926_s2/F</td>
</tr>
<tr>
<td>13.817</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>Next_V_Counter_0_s1/I1</td>
</tr>
<tr>
<td>14.506</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_0_s1/F</td>
</tr>
<tr>
<td>14.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td style=" font-weight:bold;">V_Counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>V_Counter_0_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>V_Counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.066, 50.616%; route: 4.438, 44.346%; tC2Q: 0.504, 5.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.498</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>next_dx_7_s0/I2</td>
</tr>
<tr>
<td>14.402</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" background: #97FFFF;">next_dx_7_s0/F</td>
</tr>
<tr>
<td>14.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">dx_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>dx_7_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>dx_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 28.933%; route: 6.534, 65.976%; tC2Q: 0.504, 5.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.485</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>next_dx_4_s0/I2</td>
</tr>
<tr>
<td>14.390</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">next_dx_4_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" font-weight:bold;">dx_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>dx_4_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>dx_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 28.970%; route: 6.522, 65.933%; tC2Q: 0.504, 5.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.485</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>next_dx_5_s0/I2</td>
</tr>
<tr>
<td>14.390</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">next_dx_5_s0/F</td>
</tr>
<tr>
<td>14.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">dx_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>dx_5_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>dx_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 28.970%; route: 6.522, 65.933%; tC2Q: 0.504, 5.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.145</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>next_dx_0_s0/I2</td>
</tr>
<tr>
<td>14.353</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">next_dx_0_s0/F</td>
</tr>
<tr>
<td>14.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">dx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>dx_0_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>dx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 32.167%; route: 6.181, 62.717%; tC2Q: 0.504, 5.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.145</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>next_dx_1_s0/I2</td>
</tr>
<tr>
<td>14.353</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_1_s0/F</td>
</tr>
<tr>
<td>14.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">dx_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>dx_1_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>dx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 32.167%; route: 6.181, 62.717%; tC2Q: 0.504, 5.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.145</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>next_dx_2_s0/I2</td>
</tr>
<tr>
<td>14.353</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">next_dx_2_s0/F</td>
</tr>
<tr>
<td>14.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">dx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>dx_2_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>dx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 32.167%; route: 6.181, 62.717%; tC2Q: 0.504, 5.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.498</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>next_dx_6_s0/I2</td>
</tr>
<tr>
<td>14.186</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">next_dx_6_s0/F</td>
</tr>
<tr>
<td>14.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" font-weight:bold;">dx_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>dx_6_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>dx_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.650, 27.352%; route: 6.534, 67.444%; tC2Q: 0.504, 5.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.492</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>next_dx_10_s0/I2</td>
</tr>
<tr>
<td>14.181</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">next_dx_10_s0/F</td>
</tr>
<tr>
<td>14.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">dx_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>dx_10_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>dx_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.650, 27.368%; route: 6.528, 67.425%; tC2Q: 0.504, 5.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>13.492</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>next_dx_11_s0/I2</td>
</tr>
<tr>
<td>14.181</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">next_dx_11_s0/F</td>
</tr>
<tr>
<td>14.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">dx_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>dx_11_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>dx_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.650, 27.368%; route: 6.528, 67.425%; tC2Q: 0.504, 5.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>H_Counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dx_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>H_Counter_0_s3/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">H_Counter_0_s3/Q</td>
</tr>
<tr>
<td>8.211</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[0][B]</td>
<td>n991_s26/CIN</td>
</tr>
<tr>
<td>8.273</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">n991_s26/COUT</td>
</tr>
<tr>
<td>8.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td>n991_s27/CIN</td>
</tr>
<tr>
<td>8.336</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n991_s27/COUT</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][B]</td>
<td>n991_s28/CIN</td>
</tr>
<tr>
<td>8.399</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">n991_s28/COUT</td>
</tr>
<tr>
<td>8.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][A]</td>
<td>n991_s29/CIN</td>
</tr>
<tr>
<td>8.462</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">n991_s29/COUT</td>
</tr>
<tr>
<td>8.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td>n991_s30/CIN</td>
</tr>
<tr>
<td>8.524</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n991_s30/COUT</td>
</tr>
<tr>
<td>8.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][A]</td>
<td>n991_s31/CIN</td>
</tr>
<tr>
<td>8.587</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n991_s31/COUT</td>
</tr>
<tr>
<td>8.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[0][B]</td>
<td>n991_s32/CIN</td>
</tr>
<tr>
<td>8.650</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">n991_s32/COUT</td>
</tr>
<tr>
<td>8.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][A]</td>
<td>n991_s33/CIN</td>
</tr>
<tr>
<td>8.712</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n991_s33/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[1][B]</td>
<td>n991_s34/CIN</td>
</tr>
<tr>
<td>8.775</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">n991_s34/COUT</td>
</tr>
<tr>
<td>8.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][A]</td>
<td>n991_s35/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">n991_s35/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C11[2][B]</td>
<td>n991_s36/CIN</td>
</tr>
<tr>
<td>8.900</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n991_s36/COUT</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C12[0][A]</td>
<td>n991_s37/CIN</td>
</tr>
<tr>
<td>8.963</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n991_s37/COUT</td>
</tr>
<tr>
<td>10.654</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>next_dx_11_s1/I1</td>
</tr>
<tr>
<td>11.863</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">next_dx_11_s1/F</td>
</tr>
<tr>
<td>12.779</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>next_dx_3_s0/I2</td>
</tr>
<tr>
<td>13.988</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">next_dx_3_s0/F</td>
</tr>
<tr>
<td>13.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">dx_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>dx_3_s0/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>dx_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.170, 33.408%; route: 5.815, 61.279%; tC2Q: 0.504, 5.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][A]</td>
<td>V_Counter_6_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R3C13[2][A]</td>
<td style=" font-weight:bold;">V_Counter_6_s1/Q</td>
</tr>
<tr>
<td>5.929</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>n909_s8/I0</td>
</tr>
<tr>
<td>7.064</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">n909_s8/F</td>
</tr>
<tr>
<td>7.070</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][B]</td>
<td>n909_s5/I3</td>
</tr>
<tr>
<td>8.279</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[3][B]</td>
<td style=" background: #97FFFF;">n909_s5/F</td>
</tr>
<tr>
<td>9.539</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>n909_s6/I2</td>
</tr>
<tr>
<td>10.227</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">n909_s6/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>n909_s3/I1</td>
</tr>
<tr>
<td>12.332</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">n909_s3/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>n909_s10/I3</td>
</tr>
<tr>
<td>13.547</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">n909_s10/F</td>
</tr>
<tr>
<td>13.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">v_state_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>v_state_1_s5/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>v_state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.451, 60.235%; route: 3.094, 34.193%; tC2Q: 0.504, 5.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>V_Counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>V_Counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>V_Counter_1_s1/CLK</td>
</tr>
<tr>
<td>5.002</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">V_Counter_1_s1/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>Next_V_Counter_4_s1/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_4_s1/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>Next_V_Counter_7_s2/I2</td>
</tr>
<tr>
<td>9.005</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">Next_V_Counter_7_s2/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>Next_V_Counter_11_s1/I3</td>
</tr>
<tr>
<td>11.050</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_11_s1/F</td>
</tr>
<tr>
<td>11.074</td>
<td>0.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>Next_V_Counter_12_s1/I3</td>
</tr>
<tr>
<td>11.978</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_12_s1/F</td>
</tr>
<tr>
<td>11.984</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>Next_V_Counter_12_s0/I0</td>
</tr>
<tr>
<td>12.888</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" background: #97FFFF;">Next_V_Counter_12_s0/F</td>
</tr>
<tr>
<td>12.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">V_Counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>V_Counter_12_s1/CLK</td>
</tr>
<tr>
<td>24.058</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>V_Counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.035, 60.008%; route: 2.851, 33.983%; tC2Q: 0.504, 6.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.035%; route: 0.268, 5.965%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][A]</td>
<td>inst/ram_15_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_15_s0/Q</td>
</tr>
<tr>
<td>1.782</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">y_center_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>y_center_2_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_2_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>y_center_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 64.410%; tC2Q: 0.367, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td>inst/ram_11_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_11_s0/Q</td>
</tr>
<tr>
<td>1.802</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">x_center_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>x_center_11_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_11_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>x_center_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 65.086%; tC2Q: 0.367, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][B]</td>
<td>inst/ram_27_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_27_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td>n952_s0/I1</td>
</tr>
<tr>
<td>1.789</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[3][A]</td>
<td style=" background: #97FFFF;">n952_s0/F</td>
</tr>
<tr>
<td>2.045</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR3[A]</td>
<td style=" font-weight:bold;">color_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td>color_1_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>color_1_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[A]</td>
<td>color_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 31.651%; route: 0.517, 39.988%; tC2Q: 0.367, 28.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>inst/ram_17_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_17_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">y_center_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>y_center_4_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_4_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>y_center_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 73.269%; tC2Q: 0.367, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>inst/ram_22_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">inst/ram_22_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">y_center_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>y_center_9_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_9_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>y_center_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td>inst/ram_1_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_1_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td style=" font-weight:bold;">x_center_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>x_center_1_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_1_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>x_center_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>inst/ram_4_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_4_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">x_center_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>x_center_4_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_4_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>x_center_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>inst/ram_7_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">inst/ram_7_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">x_center_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>x_center_7_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_7_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>x_center_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>inst/ram_9_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_9_s0/Q</td>
</tr>
<tr>
<td>2.145</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">x_center_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>x_center_9_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_9_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>x_center_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 73.672%; tC2Q: 0.367, 26.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>inst/ram_13_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_13_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">y_center_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>y_center_0_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_0_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>y_center_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>inst/ram_14_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">inst/ram_14_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" font-weight:bold;">y_center_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>y_center_1_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_1_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>y_center_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>inst/ram_16_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td style=" font-weight:bold;">inst/ram_16_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">y_center_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>y_center_3_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_3_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>y_center_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>inst/ram_19_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_19_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">y_center_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>y_center_6_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_6_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>y_center_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>inst/ram_20_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_20_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">y_center_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>y_center_7_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_7_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>y_center_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>inst/ram_2_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">inst/ram_2_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td style=" font-weight:bold;">x_center_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>x_center_2_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_2_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>x_center_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>inst/ram_3_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td style=" font-weight:bold;">inst/ram_3_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">x_center_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>x_center_3_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_3_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>x_center_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>inst/ram_10_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_10_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">x_center_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>x_center_10_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_10_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>x_center_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.051, 74.135%; tC2Q: 0.367, 25.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td>inst/ram_23_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_23_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td style=" font-weight:bold;">y_center_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>y_center_10_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_10_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>y_center_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 77.511%; tC2Q: 0.367, 22.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>inst/ram_24_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" font-weight:bold;">inst/ram_24_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">y_center_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>y_center_11_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_11_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>y_center_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 77.511%; tC2Q: 0.367, 22.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td>inst/ram_0_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_0_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">x_center_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>x_center_0_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_0_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>x_center_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 77.511%; tC2Q: 0.367, 22.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>inst/ram_12_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">inst/ram_12_s0/Q</td>
</tr>
<tr>
<td>2.403</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">x_center_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>x_center_12_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_12_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>x_center_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 77.797%; tC2Q: 0.367, 22.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>y_center_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>inst/ram_18_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">inst/ram_18_s0/Q</td>
</tr>
<tr>
<td>2.428</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td style=" font-weight:bold;">y_center_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>y_center_5_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>y_center_5_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>y_center_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.310, 78.127%; tC2Q: 0.367, 21.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_center_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>inst/ram_8_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">inst/ram_8_s0/Q</td>
</tr>
<tr>
<td>2.435</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">x_center_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>x_center_8_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>x_center_8_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>x_center_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.316, 78.211%; tC2Q: 0.367, 21.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][B]</td>
<td>inst/ram_27_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_27_s0/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>next_color_0_s2/I0</td>
</tr>
<tr>
<td>2.189</td>
<td>0.805</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" background: #97FFFF;">next_color_0_s2/F</td>
</tr>
<tr>
<td>2.445</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[B]</td>
<td style=" font-weight:bold;">color_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[B]</td>
<td>color_0_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>color_0_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR2[B]</td>
<td>color_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.805, 47.556%; route: 0.521, 30.789%; tC2Q: 0.367, 21.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst/ram_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>color_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst/d_latch_enable:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst/d_latch_enable</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R7C19[3][A]</td>
<td>inst/d_latch_enable_s0/F</td>
</tr>
<tr>
<td>0.752</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][B]</td>
<td>inst/ram_27_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C19[1][B]</td>
<td style=" font-weight:bold;">inst/ram_27_s0/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>next_color_2_s3/I1</td>
</tr>
<tr>
<td>2.189</td>
<td>0.805</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">next_color_2_s3/F</td>
</tr>
<tr>
<td>2.445</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">color_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>85</td>
<td>IOT10[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.329</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>color_2_s0/CLK</td>
</tr>
<tr>
<td>3.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>color_2_s0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>color_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.752, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.805, 47.556%; route: 0.521, 30.789%; tC2Q: 0.367, 21.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 93.902%; route: 0.203, 6.098%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>line_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>line_done_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>color_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>color_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>color_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>color_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>color_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>color_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_center_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>x_center_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>x_center_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_center_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>x_center_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>x_center_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dx_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>dx_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>dx_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dx_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>dx_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>dx_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.482</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.857</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>V_Counter_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.498</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>V_Counter_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.355</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>V_Counter_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>85</td>
<td>clk_d</td>
<td>5.867</td>
<td>0.289</td>
</tr>
<tr>
<td>27</td>
<td>d_latch_enable</td>
<td>19.834</td>
<td>1.186</td>
</tr>
<tr>
<td>18</td>
<td>dx[1]</td>
<td>6.997</td>
<td>2.726</td>
</tr>
<tr>
<td>17</td>
<td>dx[0]</td>
<td>6.499</td>
<td>2.726</td>
</tr>
<tr>
<td>16</td>
<td>dx[2]</td>
<td>5.867</td>
<td>3.420</td>
</tr>
<tr>
<td>15</td>
<td>dy[2]</td>
<td>7.856</td>
<td>1.663</td>
</tr>
<tr>
<td>15</td>
<td>dx[3]</td>
<td>6.916</td>
<td>2.879</td>
</tr>
<tr>
<td>15</td>
<td>line_done</td>
<td>16.252</td>
<td>3.045</td>
</tr>
<tr>
<td>14</td>
<td>V_Counter[12]</td>
<td>8.237</td>
<td>1.481</td>
</tr>
<tr>
<td>14</td>
<td>dy[1]</td>
<td>8.329</td>
<td>1.646</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
