

================================================================
== Vitis HLS Report for 'setMem_Pipeline_VITIS_LOOP_41_2'
================================================================
* Date:           Fri Apr 19 10:12:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SIMD_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_2  |       51|       51|         3|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [SIMD_HLS/core.c:41]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cmp13_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp13"   --->   Operation 7 'read' 'cmp13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 0, i6 %i_1" [SIMD_HLS/core.c:41]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [SIMD_HLS/core.c:41]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln41 = icmp_eq  i6 %i, i6 50" [SIMD_HLS/core.c:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln41 = add i6 %i, i6 1" [SIMD_HLS/core.c:41]   --->   Operation 12 'add' 'add_ln41' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body12.split, void %for.inc38.preheader.exitStub" [SIMD_HLS/core.c:41]   --->   Operation 13 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %i" [SIMD_HLS/core.c:41]   --->   Operation 14 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln41" [SIMD_HLS/core.c:50]   --->   Operation 15 'getelementptr' 'data_a_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln41" [SIMD_HLS/core.c:50]   --->   Operation 16 'getelementptr' 'data_b_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [SIMD_HLS/core.c:50]   --->   Operation 17 'load' 'data_a_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [SIMD_HLS/core.c:50]   --->   Operation 18 'load' 'data_b_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 %add_ln41, i6 %i_1" [SIMD_HLS/core.c:41]   --->   Operation 19 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%data_a_load = load i6 %data_a_addr" [SIMD_HLS/core.c:50]   --->   Operation 20 'load' 'data_a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%data_b_load = load i6 %data_b_addr" [SIMD_HLS/core.c:50]   --->   Operation 21 'load' 'data_b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%sub_ln50 = sub i32 %data_a_load, i32 %data_b_load" [SIMD_HLS/core.c:50]   --->   Operation 22 'sub' 'sub_ln50' <Predicate = (!cmp13_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %data_b_load, i32 %data_a_load" [SIMD_HLS/core.c:46]   --->   Operation 23 'add' 'add_ln46' <Predicate = (cmp13_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%select_ln44 = select i1 %cmp13_read, i32 %add_ln46, i32 %sub_ln50" [SIMD_HLS/core.c:44]   --->   Operation 24 'select' 'select_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [SIMD_HLS/core.c:41]   --->   Operation 25 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [SIMD_HLS/core.c:41]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [SIMD_HLS/core.c:41]   --->   Operation 27 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln41" [SIMD_HLS/core.c:50]   --->   Operation 28 'getelementptr' 'data_result_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %select_ln44, i6 %data_result_addr" [SIMD_HLS/core.c:46]   --->   Operation 29 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body12" [SIMD_HLS/core.c:41]   --->   Operation 30 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', SIMD_HLS/core.c:41) of constant 0 on local variable 'i', SIMD_HLS/core.c:41 [7]  (1.588 ns)
	'load' operation 6 bit ('i', SIMD_HLS/core.c:41) on local variable 'i', SIMD_HLS/core.c:41 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', SIMD_HLS/core.c:41) [11]  (1.825 ns)
	'store' operation 0 bit ('store_ln41', SIMD_HLS/core.c:41) of variable 'add_ln41', SIMD_HLS/core.c:41 on local variable 'i', SIMD_HLS/core.c:41 [28]  (1.588 ns)

 <State 2>: 6.504ns
The critical path consists of the following:
	'load' operation 32 bit ('data_a_load', SIMD_HLS/core.c:50) on array 'data_a' [22]  (3.254 ns)
	'add' operation 32 bit ('add_ln46', SIMD_HLS/core.c:46) [25]  (2.552 ns)
	'select' operation 32 bit ('select_ln44', SIMD_HLS/core.c:44) [26]  (0.698 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('data_result_addr', SIMD_HLS/core.c:50) [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', SIMD_HLS/core.c:46) of variable 'select_ln44', SIMD_HLS/core.c:44 on array 'data_result' [27]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
