statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      44.2261
gpu_ipc_2 =    1167.3751
gpu_tot_sim_cycle_stream_1 = 157893
gpu_tot_sim_cycle_stream_2 = 157892
gpu_sim_insn_1 = 6982988
gpu_sim_insn_2 = 184319188
gpu_sim_cycle = 157896
gpu_sim_insn = 191302176
gpu_ipc =    1211.5708
gpu_tot_sim_cycle = 157896
gpu_tot_sim_insn = 191302176
gpu_tot_ipc =    1211.5708
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 162118
gpu_stall_icnt2sh    = 633001
gpu_total_sim_rate=392012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706958
	L1I_total_cache_misses = 15740
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7065
L1D_cache:
	L1D_cache_core[0]: Access = 1069, Miss = 721, Miss_rate = 0.674, Pending_hits = 44, Reservation_fails = 10715
	L1D_cache_core[1]: Access = 768, Miss = 509, Miss_rate = 0.663, Pending_hits = 19, Reservation_fails = 11958
	L1D_cache_core[2]: Access = 943, Miss = 605, Miss_rate = 0.642, Pending_hits = 57, Reservation_fails = 12774
	L1D_cache_core[3]: Access = 752, Miss = 560, Miss_rate = 0.745, Pending_hits = 25, Reservation_fails = 12553
	L1D_cache_core[4]: Access = 943, Miss = 654, Miss_rate = 0.694, Pending_hits = 50, Reservation_fails = 13220
	L1D_cache_core[5]: Access = 832, Miss = 469, Miss_rate = 0.564, Pending_hits = 66, Reservation_fails = 9853
	L1D_cache_core[6]: Access = 815, Miss = 582, Miss_rate = 0.714, Pending_hits = 27, Reservation_fails = 13892
	L1D_cache_core[7]: Access = 624, Miss = 474, Miss_rate = 0.760, Pending_hits = 28, Reservation_fails = 14155
	L1D_cache_core[8]: Access = 879, Miss = 612, Miss_rate = 0.696, Pending_hits = 45, Reservation_fails = 14413
	L1D_cache_core[9]: Access = 864, Miss = 594, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 11651
	L1D_cache_core[10]: Access = 1777, Miss = 1527, Miss_rate = 0.859, Pending_hits = 48, Reservation_fails = 24280
	L1D_cache_core[11]: Access = 2096, Miss = 1876, Miss_rate = 0.895, Pending_hits = 7, Reservation_fails = 27058
	L1D_cache_core[12]: Access = 2009, Miss = 1745, Miss_rate = 0.869, Pending_hits = 20, Reservation_fails = 25903
	L1D_cache_core[13]: Access = 1940, Miss = 1739, Miss_rate = 0.896, Pending_hits = 10, Reservation_fails = 23641
	L1D_cache_core[14]: Access = 1980, Miss = 1681, Miss_rate = 0.849, Pending_hits = 35, Reservation_fails = 24659
	L1D_cache_core[15]: Access = 1947, Miss = 1715, Miss_rate = 0.881, Pending_hits = 18, Reservation_fails = 25922
	L1D_cache_core[16]: Access = 2182, Miss = 1904, Miss_rate = 0.873, Pending_hits = 22, Reservation_fails = 25008
	L1D_cache_core[17]: Access = 2032, Miss = 1814, Miss_rate = 0.893, Pending_hits = 26, Reservation_fails = 25513
	L1D_cache_core[18]: Access = 1979, Miss = 1714, Miss_rate = 0.866, Pending_hits = 38, Reservation_fails = 24181
	L1D_cache_core[19]: Access = 1796, Miss = 1636, Miss_rate = 0.911, Pending_hits = 32, Reservation_fails = 25327
	L1D_cache_core[20]: Access = 2799, Miss = 2721, Miss_rate = 0.972, Pending_hits = 38, Reservation_fails = 28346
	L1D_cache_core[21]: Access = 4220, Miss = 4200, Miss_rate = 0.995, Pending_hits = 10, Reservation_fails = 35556
	L1D_cache_core[22]: Access = 2782, Miss = 2718, Miss_rate = 0.977, Pending_hits = 25, Reservation_fails = 27295
	L1D_cache_core[23]: Access = 4333, Miss = 4329, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 38999
	L1D_cache_core[24]: Access = 2707, Miss = 2642, Miss_rate = 0.976, Pending_hits = 29, Reservation_fails = 27840
	L1D_cache_core[25]: Access = 4071, Miss = 4068, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 35816
	L1D_cache_core[26]: Access = 2788, Miss = 2746, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 27725
	L1D_cache_core[27]: Access = 4401, Miss = 4399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35976
	L1D_cache_core[28]: Access = 2710, Miss = 2635, Miss_rate = 0.972, Pending_hits = 39, Reservation_fails = 27592
	L1D_cache_core[29]: Access = 3966, Miss = 3960, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35762
	L1D_cache_core[30]: Access = 5012, Miss = 5010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40962
	L1D_cache_core[31]: Access = 5411, Miss = 5407, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 43438
	L1D_cache_core[32]: Access = 5366, Miss = 5360, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 37982
	L1D_cache_core[33]: Access = 4833, Miss = 4829, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 36878
	L1D_cache_core[34]: Access = 5266, Miss = 5266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41717
	L1D_cache_core[35]: Access = 5222, Miss = 5213, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 41555
	L1D_cache_core[36]: Access = 5244, Miss = 5244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40813
	L1D_cache_core[37]: Access = 5308, Miss = 5308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42885
	L1D_cache_core[38]: Access = 5101, Miss = 5097, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38574
	L1D_cache_core[39]: Access = 5185, Miss = 5180, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 42454
	L1D_cache_core[40]: Access = 5136, Miss = 5135, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 41599
	L1D_cache_core[41]: Access = 5014, Miss = 5014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41690
	L1D_cache_core[42]: Access = 5125, Miss = 5119, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 41679
	L1D_cache_core[43]: Access = 5111, Miss = 5111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37600
	L1D_cache_core[44]: Access = 5158, Miss = 5152, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 38846
	L1D_cache_core[45]: Access = 5185, Miss = 5180, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 40877
	L1D_cache_core[46]: Access = 5157, Miss = 5157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38330
	L1D_cache_core[47]: Access = 5043, Miss = 5035, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 41077
	L1D_cache_core[48]: Access = 5217, Miss = 5203, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 42269
	L1D_cache_core[49]: Access = 5066, Miss = 5057, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 43956
	L1D_cache_core[50]: Access = 5070, Miss = 5064, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 40212
	L1D_cache_core[51]: Access = 4941, Miss = 4929, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 39866
	L1D_cache_core[52]: Access = 4897, Miss = 4894, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 43376
	L1D_cache_core[53]: Access = 5175, Miss = 5173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43078
	L1D_cache_core[54]: Access = 5008, Miss = 5003, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 42266
	L1D_cache_core[55]: Access = 4981, Miss = 4975, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 41477
	L1D_cache_core[56]: Access = 5121, Miss = 5121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38366
	L1D_cache_core[57]: Access = 5095, Miss = 5087, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 39951
	L1D_cache_core[58]: Access = 4980, Miss = 4976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 44404
	L1D_cache_core[59]: Access = 5063, Miss = 5048, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 38318
	L1D_total_cache_accesses = 216495
	L1D_total_cache_misses = 210896
	L1D_total_cache_miss_rate = 0.9741
	L1D_total_cache_pending_hits = 862
	L1D_total_cache_reservation_fails = 1924078
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 501467
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 156810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1811236
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 500263
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112842
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3691218
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15740
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7065
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12565, 2439, 306, 306, 306, 306, 306, 306, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 
gpgpu_n_tot_thrd_icount = 231519232
gpgpu_n_tot_w_icount = 7234976
gpgpu_n_stall_shd_mem = 2093158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156810
gpgpu_n_mem_write_global = 57855
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 1802496
gpgpu_n_store_insn = 589808
gpgpu_n_shmem_insn = 11278400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15503008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32724
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2058794
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3893409	W0_Idle:5039077	W0_Scoreboard:2535513	W1:656	W2:616	W3:576	W4:536	W5:496	W6:456	W7:416	W8:376	W9:11868	W10:296	W11:256	W12:216	W13:12052	W14:474700	W15:80	W16:106863	W17:0	W18:35168	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36200	W27:0	W28:1609004	W29:0	W30:118336	W31:0	W32:3852220
Warp Occupancy Distribution:
Stall:1365833	W0_Idle:4851476	W0_Scoreboard:1238087	W1:656	W2:616	W3:576	W4:536	W5:496	W6:456	W7:416	W8:376	W9:3216	W10:296	W11:256	W12:216	W13:3160	W14:114548	W15:80	W16:89735	W17:0	W18:8640	W19:0	W20:3192	W21:0	W22:0	W23:0	W24:131060	W25:0	W26:8952	W27:0	W28:381436	W29:0	W30:29504	W31:0	W32:1058707
Warp Occupancy Distribution:
Stall:2527576	W0_Idle:187601	W0_Scoreboard:1297426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8652	W10:0	W11:0	W12:0	W13:8892	W14:360152	W15:0	W16:17128	W17:0	W18:26528	W19:0	W20:10080	W21:0	W22:0	W23:0	W24:829282	W25:0	W26:27248	W27:0	W28:1227568	W29:0	W30:88832	W31:0	W32:2793513
warp_utilization0: 0.386836
warp_utilization1: 0.197699
warp_utilization2: 0.573603
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1254480 {8:156810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4427704 {40:19456,72:24575,136:13824,}
traffic_breakdown_coretomem[INST_ACC_R] = 14584 {8:1823,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21326160 {136:156810,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 462840 {8:57855,}
traffic_breakdown_memtocore[INST_ACC_R] = 247928 {136:1823,}
maxmrqlatency = 896 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 298 
averagemflatency_1 = 351 
averagemflatency_2= 277 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 157012 
mrq_lat_table:46893 	3388 	3066 	5370 	9914 	10101 	9875 	6093 	494 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99892 	96435 	16799 	1598 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	110073 	31803 	28752 	19238 	13228 	8847 	4136 	470 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21825 	118460 	16439 	146 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	15098 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	157 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97        92        98       103        83       101        88       109        85        89        78       100       106       109       105       103 
dram[1]:        93       117       102       100       102        90       104        98        87        87       112        86        97       103        98       107 
dram[2]:        91        95       103        97        95        85       115        87        87        88        99        85       113       106        99       104 
dram[3]:       119        93       102       102        91       101        99       105        92        91        84       109       102        96       109       102 
dram[4]:        98        92        97       101        86       100        85       110        84        86        87       102       107       113       105       104 
dram[5]:        94       112       104       101       106        89       108       102        90        92       111        84        97       104       100       104 
maximum service time to same row:
dram[0]:     11519     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     11752     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     11754     14772     14744 
average row accesses per activate:
dram[0]:  8.866072 10.183674  8.707965 10.750000  8.099174 11.633333  4.894737 10.833333  7.753968  9.539216  5.354497  8.264462  5.948276  7.746032  6.186747  8.333333 
dram[1]: 10.431579  8.972973  9.490385 13.207792 10.708333 10.255102  8.972973  7.901639  9.366337  9.656566  8.973452  9.238095  8.350428  8.347826  8.215517  9.333333 
dram[2]:  8.876106  8.056911 10.600000  9.949495 10.505051  7.410448  8.864865  5.113862  9.747475  6.819445  8.112904  5.959064  7.936000  5.824859  8.100000  6.385093 
dram[3]:  9.920792  9.110092 11.964705 10.000000  9.411215 11.488889  7.278195  8.927928  9.018867 11.164706  8.861111  9.218182  8.391304  8.099174  9.775510  8.342105 
dram[4]:  8.857142  8.963964 10.164948 10.171718  8.048780 10.186275  5.139304  8.810811  7.021583  9.816326  6.345679  7.606061  6.376543  7.779528  6.319018  7.661417 
dram[5]:  9.485714  9.090909 10.050000 10.861702 11.075269  8.800000 10.298969  7.959016 10.336957 10.369565  9.721154  7.796748  8.944954  7.634921  7.811475  7.924370 
average row locality = 95195/11306 = 8.419866
average row locality_1 = 36314/6878 = 5.279733
average row locality_2 = 58881/4428 = 13.297425
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       525       523       519       512       532       532       591       554       576       544       576       544       576       544       586       544 
dram[1]:       522       522       518       512       532       532       556       554       544       544       544       544       544       544       544       544 
dram[2]:       522       522       518       512       532       538       556       589       544       576       544       576       544       576       544       586 
dram[3]:       522       522       518       512       532       536       556       554       544       544       544       544       544       544       544       544 
dram[4]:       522       522       518       516       533       536       588       554       576       544       576       544       576       544       589       544 
dram[5]:       520       522       520       520       532       536       554       554       544       544       544       544       544       544       544       544 
total reads: 52153
bank skew: 591/512 = 1.15
chip skew: 8782/8600 = 1.02
number of total write accesses:
dram[0]:       468       475       465       477       448       515       432       421       401       429       436       456       459       432       441       431 
dram[1]:       469       474       469       505       496       473       440       410       402       412       470       426       433       416       409       408 
dram[2]:       481       469       489       473       508       455       428       444       421       406       462       443       448       455       428       442 
dram[3]:       480       471       499       478       475       498       412       437       412       405       413       470       421       436       414       407 
dram[4]:       470       473       468       491       457       503       445       424       400       418       452       460       457       444       441       429 
dram[5]:       476       478       485       501       498       476       445       417       407       410       467       415       431       418       409       399 
total reads: 43042
bank skew: 515/399 = 1.29
chip skew: 7252/7112 = 1.02
average mf latency per bank:
dram[0]:        598       537       593       537       785       632       871       629       922       629       760       630       719       621       705       594
dram[1]:        628       545       642       532       751       661       733       651       720       611       713       643       683       632       661       618
dram[2]:        559       601       558       615       649       845       640       899       635       966       632       791       619       788       593       749
dram[3]:        564       645       555       655       679       795       668       774       623       728       650       715       632       706       624       692
dram[4]:        573       585       562       582       760       674       824       653       916       674       772       643       725       626       689       607
dram[5]:        616       577       612       555       733       723       717       720       713       647       709       665       688       640       666       646
maximum mf latency per bank:
dram[0]:       1305       938      1760       949      1768      1497      1469       885      2081      1233      1626      1315      1703      1112      1701       821
dram[1]:       1014       833      1179       842      1478      1662      1093      1257      1107      1576      1391      1379      1177      1361      1157      1002
dram[2]:        894      1219      1013      1395      1566      1775       967      1629      1357      1807      1407      1774      1109      1949       855      1772
dram[3]:        894      1034       876      1267      1678      1490      1302      1120       958      1186      1321      1263      1356      1180      1069      1156
dram[4]:       1155       931      1315       855      1786      1580      1443      1113      1933      1228      1758      1440      1538      1124      1570       790
dram[5]:        861       810       852       755      1477      1709      1157       993      1193      1556      1368      1376      1134      1361      1011       894
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175868 n_act=2047 n_pre=2031 n_req=13601 n_req_1=1677 n_req_2=11924 n_req_3=0 n_rd=17556 n_write=10920 bw_util=0.2279 bw_util_1=0.02858 bw_util_2=0.1993 bw_util_3=0 blp=2.248246 blp_1= 1.275352 blp_2= 1.879373 blp_3= -nan
 n_activity=149755 dram_eff=0.3172 dram_eff_1=0.03977 dram_eff_2=0.2774 dram_eff_3=0
bk0: 1050a 190831i bk1: 1046a 190568i bk2: 1038a 190792i bk3: 1024a 190875i bk4: 1064a 190521i bk5: 1064a 190847i bk6: 1182a 187411i bk7: 1108a 191076i bk8: 1152a 191408i bk9: 1088a 193052i bk10: 1152a 188575i bk11: 1088a 190813i bk12: 1152a 188568i bk13: 1088a 190974i bk14: 1172a 188807i bk15: 1088a 190903i 
bw_dist = 0.029	0.199	0.000	0.491	0.281
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.94906
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=177001 n_act=1682 n_pre=1666 n_req=13404 n_req_1=1237 n_req_2=12167 n_req_3=0 n_rd=17200 n_write=10873 bw_util=0.2251 bw_util_1=0.02156 bw_util_2=0.2035 bw_util_3=0 blp=2.198237 blp_1= 1.166449 blp_2= 1.883943 blp_3= -nan
 n_activity=146054 dram_eff=0.3212 dram_eff_1=0.03077 dram_eff_2=0.2904 dram_eff_3=0
bk0: 1044a 190731i bk1: 1044a 190887i bk2: 1036a 191086i bk3: 1024a 190799i bk4: 1064a 191354i bk5: 1064a 190379i bk6: 1112a 191277i bk7: 1108a 189905i bk8: 1088a 192309i bk9: 1088a 192085i bk10: 1088a 191547i bk11: 1088a 191278i bk12: 1088a 191808i bk13: 1088a 191007i bk14: 1088a 191444i bk15: 1088a 191562i 
bw_dist = 0.022	0.204	0.000	0.476	0.299
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.93517
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175677 n_act=2097 n_pre=2081 n_req=13685 n_req_1=1680 n_req_2=12005 n_req_3=0 n_rd=17558 n_write=11009 bw_util=0.2291 bw_util_1=0.0286 bw_util_2=0.2005 bw_util_3=0 blp=2.260699 blp_1= 1.278418 blp_2= 1.894034 blp_3= -nan
 n_activity=149000 dram_eff=0.3205 dram_eff_1=0.04 dram_eff_2=0.2805 dram_eff_3=0
bk0: 1044a 190436i bk1: 1044a 190060i bk2: 1036a 191078i bk3: 1024a 190349i bk4: 1064a 190884i bk5: 1076a 189499i bk6: 1112a 191162i bk7: 1178a 187521i bk8: 1088a 191866i bk9: 1152a 190771i bk10: 1088a 191326i bk11: 1152a 189038i bk12: 1088a 191236i bk13: 1152a 188358i bk14: 1088a 190756i bk15: 1172a 188705i 
bw_dist = 0.029	0.201	0.000	0.486	0.285
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.09249
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=176952 n_act=1692 n_pre=1676 n_req=13447 n_req_1=1243 n_req_2=12204 n_req_3=0 n_rd=17208 n_write=10894 bw_util=0.2258 bw_util_1=0.02165 bw_util_2=0.2042 bw_util_3=0 blp=2.198742 blp_1= 1.182564 blp_2= 1.883821 blp_3= -nan
 n_activity=146507 dram_eff=0.3212 dram_eff_1=0.0308 dram_eff_2=0.2904 dram_eff_3=0
bk0: 1044a 191144i bk1: 1044a 189939i bk2: 1036a 191716i bk3: 1024a 190080i bk4: 1064a 190198i bk5: 1072a 191039i bk6: 1112a 190106i bk7: 1108a 190763i bk8: 1088a 192221i bk9: 1088a 193195i bk10: 1088a 191789i bk11: 1088a 190607i bk12: 1088a 191392i bk13: 1088a 191176i bk14: 1088a 192034i bk15: 1088a 191290i 
bw_dist = 0.022	0.204	0.000	0.477	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.991
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175784 n_act=2066 n_pre=2050 n_req=13667 n_req_1=1688 n_req_2=11979 n_req_3=0 n_rd=17564 n_write=10958 bw_util=0.2287 bw_util_1=0.02873 bw_util_2=0.1999 bw_util_3=0 blp=2.273799 blp_1= 1.287335 blp_2= 1.900784 blp_3= -nan
 n_activity=149201 dram_eff=0.3194 dram_eff_1=0.04013 dram_eff_2=0.2793 dram_eff_3=0
bk0: 1044a 190491i bk1: 1044a 189949i bk2: 1036a 190919i bk3: 1032a 190031i bk4: 1066a 189880i bk5: 1072a 189960i bk6: 1176a 187419i bk7: 1108a 191328i bk8: 1152a 191310i bk9: 1088a 192182i bk10: 1152a 189606i bk11: 1088a 190715i bk12: 1152a 189338i bk13: 1088a 190704i bk14: 1178a 188738i bk15: 1088a 190474i 
bw_dist = 0.029	0.200	0.000	0.487	0.284
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.06912
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=176882 n_act=1723 n_pre=1707 n_req=13432 n_req_1=1220 n_req_2=12212 n_req_3=0 n_rd=17220 n_write=10890 bw_util=0.2254 bw_util_1=0.02125 bw_util_2=0.2042 bw_util_3=0 blp=2.225650 blp_1= 1.173679 blp_2= 1.916390 blp_3= -nan
 n_activity=146555 dram_eff=0.3206 dram_eff_1=0.03023 dram_eff_2=0.2903 dram_eff_3=0
bk0: 1040a 190601i bk1: 1044a 189802i bk2: 1040a 190753i bk3: 1040a 190355i bk4: 1064a 190425i bk5: 1072a 189977i bk6: 1108a 191247i bk7: 1108a 190109i bk8: 1088a 192837i bk9: 1088a 192460i bk10: 1088a 191969i bk11: 1088a 190977i bk12: 1088a 191418i bk13: 1088a 191340i bk14: 1088a 191101i bk15: 1088a 191591i 
bw_dist = 0.021	0.204	0.000	0.478	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.85899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17987, Miss = 4481, Miss_rate = 0.249, Pending_hits = 3052, Reservation_fails = 1446
L2_cache_bank[1]: Access = 17787, Miss = 4297, Miss_rate = 0.242, Pending_hits = 3388, Reservation_fails = 283
L2_cache_bank[2]: Access = 18309, Miss = 4304, Miss_rate = 0.235, Pending_hits = 3452, Reservation_fails = 426
L2_cache_bank[3]: Access = 17609, Miss = 4296, Miss_rate = 0.244, Pending_hits = 3441, Reservation_fails = 509
L2_cache_bank[4]: Access = 17884, Miss = 4304, Miss_rate = 0.241, Pending_hits = 3436, Reservation_fails = 733
L2_cache_bank[5]: Access = 18156, Miss = 4475, Miss_rate = 0.246, Pending_hits = 2999, Reservation_fails = 950
L2_cache_bank[6]: Access = 17742, Miss = 4304, Miss_rate = 0.243, Pending_hits = 3451, Reservation_fails = 883
L2_cache_bank[7]: Access = 18566, Miss = 4300, Miss_rate = 0.232, Pending_hits = 3378, Reservation_fails = 620
L2_cache_bank[8]: Access = 17913, Miss = 4478, Miss_rate = 0.250, Pending_hits = 3022, Reservation_fails = 932
L2_cache_bank[9]: Access = 18204, Miss = 4304, Miss_rate = 0.236, Pending_hits = 3416, Reservation_fails = 798
L2_cache_bank[10]: Access = 18297, Miss = 4302, Miss_rate = 0.235, Pending_hits = 3459, Reservation_fails = 954
L2_cache_bank[11]: Access = 18094, Miss = 4308, Miss_rate = 0.238, Pending_hits = 3531, Reservation_fails = 963
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17987, Miss = 4481 (0.249), PendingHit = 3052 (0.17)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17787, Miss = 4297 (0.242), PendingHit = 3388 (0.19)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18309, Miss = 4304 (0.235), PendingHit = 3452 (0.189)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17609, Miss = 4296 (0.244), PendingHit = 3441 (0.195)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17884, Miss = 4304 (0.241), PendingHit = 3436 (0.192)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18156, Miss = 4475 (0.246), PendingHit = 2999 (0.165)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17742, Miss = 4304 (0.243), PendingHit = 3451 (0.195)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18566, Miss = 4300 (0.232), PendingHit = 3378 (0.182)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17913, Miss = 4478 (0.25), PendingHit = 3022 (0.169)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18204, Miss = 4304 (0.236), PendingHit = 3416 (0.188)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18297, Miss = 4302 (0.235), PendingHit = 3459 (0.189)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18094, Miss = 4308 (0.238), PendingHit = 3531 (0.195)
L2 Cache Total Miss Rate = 0.241
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.241
Stream 1: Accesses  = 62721
Stream 1: Misses  = 15040
Stream 2: Accesses  = 153827
Stream 2: Misses  = 37113
Stream 1+2: Accesses  = 216548
Stream 1+2: Misses  = 52153
Total Accesses  = 216548
MPKI-CORES
CORE_L2MPKI_0	0.790
CORE_L2MPKI_1	0.306
CORE_L2MPKI_2	0.482
CORE_L2MPKI_3	0.302
CORE_L2MPKI_4	0.318
CORE_L2MPKI_5	0.283
CORE_L2MPKI_6	0.369
CORE_L2MPKI_7	0.391
CORE_L2MPKI_8	0.445
CORE_L2MPKI_9	0.476
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.277
CORE_L2MPKI_12	0.341
CORE_L2MPKI_13	0.273
CORE_L2MPKI_14	0.398
CORE_L2MPKI_15	0.224
CORE_L2MPKI_16	0.325
CORE_L2MPKI_17	0.330
CORE_L2MPKI_18	0.323
CORE_L2MPKI_19	0.288
CORE_L2MPKI_20	0.312
CORE_L2MPKI_21	0.272
CORE_L2MPKI_22	0.370
CORE_L2MPKI_23	0.290
CORE_L2MPKI_24	0.254
CORE_L2MPKI_25	0.298
CORE_L2MPKI_26	0.281
CORE_L2MPKI_27	0.319
CORE_L2MPKI_28	0.291
CORE_L2MPKI_29	0.249
CORE_L2MPKI_30	0.261
CORE_L2MPKI_31	0.238
CORE_L2MPKI_32	0.247
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.278
CORE_L2MPKI_35	0.266
CORE_L2MPKI_36	0.311
CORE_L2MPKI_37	0.275
CORE_L2MPKI_38	0.285
CORE_L2MPKI_39	0.231
CORE_L2MPKI_40	0.255
CORE_L2MPKI_41	0.264
CORE_L2MPKI_42	0.285
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.225
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.265
CORE_L2MPKI_47	0.226
CORE_L2MPKI_48	0.273
CORE_L2MPKI_49	0.249
CORE_L2MPKI_50	0.237
CORE_L2MPKI_51	0.254
CORE_L2MPKI_52	0.261
CORE_L2MPKI_53	0.215
CORE_L2MPKI_54	0.259
CORE_L2MPKI_55	0.282
CORE_L2MPKI_56	0.291
CORE_L2MPKI_57	0.306
CORE_L2MPKI_58	0.246
CORE_L2MPKI_59	0.254
Avg_MPKI_Stream1= 0.338
Avg_MPKI_Stream2= 0.261
MISSES-CORES
CORE_MISSES_0	403
CORE_MISSES_1	96
CORE_MISSES_2	212
CORE_MISSES_3	97
CORE_MISSES_4	140
CORE_MISSES_5	96
CORE_MISSES_6	143
CORE_MISSES_7	105
CORE_MISSES_8	184
CORE_MISSES_9	181
CORE_MISSES_10	353
CORE_MISSES_11	377
CORE_MISSES_12	499
CORE_MISSES_13	358
CORE_MISSES_14	605
CORE_MISSES_15	321
CORE_MISSES_16	492
CORE_MISSES_17	444
CORE_MISSES_18	491
CORE_MISSES_19	398
CORE_MISSES_20	744
CORE_MISSES_21	1023
CORE_MISSES_22	898
CORE_MISSES_23	1073
CORE_MISSES_24	615
CORE_MISSES_25	1139
CORE_MISSES_26	687
CORE_MISSES_27	1221
CORE_MISSES_28	703
CORE_MISSES_29	942
CORE_MISSES_30	1233
CORE_MISSES_31	1112
CORE_MISSES_32	1180
CORE_MISSES_33	1265
CORE_MISSES_34	1306
CORE_MISSES_35	1264
CORE_MISSES_36	1471
CORE_MISSES_37	1297
CORE_MISSES_38	1387
CORE_MISSES_39	1071
CORE_MISSES_40	1207
CORE_MISSES_41	1246
CORE_MISSES_42	1363
CORE_MISSES_43	1340
CORE_MISSES_44	1061
CORE_MISSES_45	1169
CORE_MISSES_46	1266
CORE_MISSES_47	1071
CORE_MISSES_48	1266
CORE_MISSES_49	1153
CORE_MISSES_50	1118
CORE_MISSES_51	1204
CORE_MISSES_52	1219
CORE_MISSES_53	1011
CORE_MISSES_54	1224
CORE_MISSES_55	1335
CORE_MISSES_56	1408
CORE_MISSES_57	1480
CORE_MISSES_58	1152
CORE_MISSES_59	1234
L2_MISSES = 52153
L2_total_cache_accesses = 216548
L2_total_cache_misses = 52153
L2_total_cache_miss_rate = 0.2408
L2_total_cache_pending_hits = 40025
L2_total_cache_reservation_fails = 9497
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 94114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3412
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 283
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1436
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 170
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5572
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=851200
icnt_total_pkts_simt_to_mem=340450
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      44.2261
gpu_ipc_2 =    1167.3751
gpu_tot_sim_cycle_stream_1 = 157893
gpu_tot_sim_cycle_stream_2 = 157892
gpu_sim_insn_1 = 6982988
gpu_sim_insn_2 = 184319188
gpu_sim_cycle = 157896
gpu_sim_insn = 191302176
gpu_ipc =    1211.5708
gpu_tot_sim_cycle = 157896
gpu_tot_sim_insn = 191302176
gpu_tot_ipc =    1211.5708
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 162118
gpu_stall_icnt2sh    = 633001
gpu_total_sim_rate=392012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3706958
	L1I_total_cache_misses = 15740
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7065
L1D_cache:
	L1D_cache_core[0]: Access = 1069, Miss = 721, Miss_rate = 0.674, Pending_hits = 44, Reservation_fails = 10715
	L1D_cache_core[1]: Access = 768, Miss = 509, Miss_rate = 0.663, Pending_hits = 19, Reservation_fails = 11958
	L1D_cache_core[2]: Access = 943, Miss = 605, Miss_rate = 0.642, Pending_hits = 57, Reservation_fails = 12774
	L1D_cache_core[3]: Access = 752, Miss = 560, Miss_rate = 0.745, Pending_hits = 25, Reservation_fails = 12553
	L1D_cache_core[4]: Access = 943, Miss = 654, Miss_rate = 0.694, Pending_hits = 50, Reservation_fails = 13220
	L1D_cache_core[5]: Access = 832, Miss = 469, Miss_rate = 0.564, Pending_hits = 66, Reservation_fails = 9853
	L1D_cache_core[6]: Access = 815, Miss = 582, Miss_rate = 0.714, Pending_hits = 27, Reservation_fails = 13892
	L1D_cache_core[7]: Access = 624, Miss = 474, Miss_rate = 0.760, Pending_hits = 28, Reservation_fails = 14155
	L1D_cache_core[8]: Access = 879, Miss = 612, Miss_rate = 0.696, Pending_hits = 45, Reservation_fails = 14413
	L1D_cache_core[9]: Access = 864, Miss = 594, Miss_rate = 0.688, Pending_hits = 58, Reservation_fails = 11651
	L1D_cache_core[10]: Access = 1777, Miss = 1527, Miss_rate = 0.859, Pending_hits = 48, Reservation_fails = 24280
	L1D_cache_core[11]: Access = 2096, Miss = 1876, Miss_rate = 0.895, Pending_hits = 7, Reservation_fails = 27058
	L1D_cache_core[12]: Access = 2009, Miss = 1745, Miss_rate = 0.869, Pending_hits = 20, Reservation_fails = 25903
	L1D_cache_core[13]: Access = 1940, Miss = 1739, Miss_rate = 0.896, Pending_hits = 10, Reservation_fails = 23641
	L1D_cache_core[14]: Access = 1980, Miss = 1681, Miss_rate = 0.849, Pending_hits = 35, Reservation_fails = 24659
	L1D_cache_core[15]: Access = 1947, Miss = 1715, Miss_rate = 0.881, Pending_hits = 18, Reservation_fails = 25922
	L1D_cache_core[16]: Access = 2182, Miss = 1904, Miss_rate = 0.873, Pending_hits = 22, Reservation_fails = 25008
	L1D_cache_core[17]: Access = 2032, Miss = 1814, Miss_rate = 0.893, Pending_hits = 26, Reservation_fails = 25513
	L1D_cache_core[18]: Access = 1979, Miss = 1714, Miss_rate = 0.866, Pending_hits = 38, Reservation_fails = 24181
	L1D_cache_core[19]: Access = 1796, Miss = 1636, Miss_rate = 0.911, Pending_hits = 32, Reservation_fails = 25327
	L1D_cache_core[20]: Access = 2799, Miss = 2721, Miss_rate = 0.972, Pending_hits = 38, Reservation_fails = 28346
	L1D_cache_core[21]: Access = 4220, Miss = 4200, Miss_rate = 0.995, Pending_hits = 10, Reservation_fails = 35556
	L1D_cache_core[22]: Access = 2782, Miss = 2718, Miss_rate = 0.977, Pending_hits = 25, Reservation_fails = 27295
	L1D_cache_core[23]: Access = 4333, Miss = 4329, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 38999
	L1D_cache_core[24]: Access = 2707, Miss = 2642, Miss_rate = 0.976, Pending_hits = 29, Reservation_fails = 27840
	L1D_cache_core[25]: Access = 4071, Miss = 4068, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 35816
	L1D_cache_core[26]: Access = 2788, Miss = 2746, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 27725
	L1D_cache_core[27]: Access = 4401, Miss = 4399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35976
	L1D_cache_core[28]: Access = 2710, Miss = 2635, Miss_rate = 0.972, Pending_hits = 39, Reservation_fails = 27592
	L1D_cache_core[29]: Access = 3966, Miss = 3960, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 35762
	L1D_cache_core[30]: Access = 5012, Miss = 5010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40962
	L1D_cache_core[31]: Access = 5411, Miss = 5407, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 43438
	L1D_cache_core[32]: Access = 5366, Miss = 5360, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 37982
	L1D_cache_core[33]: Access = 4833, Miss = 4829, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 36878
	L1D_cache_core[34]: Access = 5266, Miss = 5266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41717
	L1D_cache_core[35]: Access = 5222, Miss = 5213, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 41555
	L1D_cache_core[36]: Access = 5244, Miss = 5244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40813
	L1D_cache_core[37]: Access = 5308, Miss = 5308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42885
	L1D_cache_core[38]: Access = 5101, Miss = 5097, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 38574
	L1D_cache_core[39]: Access = 5185, Miss = 5180, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 42454
	L1D_cache_core[40]: Access = 5136, Miss = 5135, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 41599
	L1D_cache_core[41]: Access = 5014, Miss = 5014, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41690
	L1D_cache_core[42]: Access = 5125, Miss = 5119, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 41679
	L1D_cache_core[43]: Access = 5111, Miss = 5111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37600
	L1D_cache_core[44]: Access = 5158, Miss = 5152, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 38846
	L1D_cache_core[45]: Access = 5185, Miss = 5180, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 40877
	L1D_cache_core[46]: Access = 5157, Miss = 5157, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38330
	L1D_cache_core[47]: Access = 5043, Miss = 5035, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 41077
	L1D_cache_core[48]: Access = 5217, Miss = 5203, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 42269
	L1D_cache_core[49]: Access = 5066, Miss = 5057, Miss_rate = 0.998, Pending_hits = 2, Reservation_fails = 43956
	L1D_cache_core[50]: Access = 5070, Miss = 5064, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 40212
	L1D_cache_core[51]: Access = 4941, Miss = 4929, Miss_rate = 0.998, Pending_hits = 7, Reservation_fails = 39866
	L1D_cache_core[52]: Access = 4897, Miss = 4894, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 43376
	L1D_cache_core[53]: Access = 5175, Miss = 5173, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43078
	L1D_cache_core[54]: Access = 5008, Miss = 5003, Miss_rate = 0.999, Pending_hits = 1, Reservation_fails = 42266
	L1D_cache_core[55]: Access = 4981, Miss = 4975, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 41477
	L1D_cache_core[56]: Access = 5121, Miss = 5121, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 38366
	L1D_cache_core[57]: Access = 5095, Miss = 5087, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 39951
	L1D_cache_core[58]: Access = 4980, Miss = 4976, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 44404
	L1D_cache_core[59]: Access = 5063, Miss = 5048, Miss_rate = 0.997, Pending_hits = 2, Reservation_fails = 38318
	L1D_total_cache_accesses = 216495
	L1D_total_cache_misses = 210896
	L1D_total_cache_miss_rate = 0.9741
	L1D_total_cache_pending_hits = 862
	L1D_total_cache_reservation_fails = 1924078
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 501467
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 156810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1811236
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 500263
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 112842
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3691218
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15740
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7065
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12565, 2439, 306, 306, 306, 306, 306, 306, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 204, 
gpgpu_n_tot_thrd_icount = 231519232
gpgpu_n_tot_w_icount = 7234976
gpgpu_n_stall_shd_mem = 2093158
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156810
gpgpu_n_mem_write_global = 57855
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 1802496
gpgpu_n_store_insn = 589808
gpgpu_n_shmem_insn = 11278400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15503008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32724
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2058794
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3893409	W0_Idle:5039077	W0_Scoreboard:2535513	W1:656	W2:616	W3:576	W4:536	W5:496	W6:456	W7:416	W8:376	W9:11868	W10:296	W11:256	W12:216	W13:12052	W14:474700	W15:80	W16:106863	W17:0	W18:35168	W19:0	W20:13272	W21:0	W22:0	W23:0	W24:960342	W25:0	W26:36200	W27:0	W28:1609004	W29:0	W30:118336	W31:0	W32:3852220
Warp Occupancy Distribution:
Stall:1365833	W0_Idle:4851476	W0_Scoreboard:1238087	W1:656	W2:616	W3:576	W4:536	W5:496	W6:456	W7:416	W8:376	W9:3216	W10:296	W11:256	W12:216	W13:3160	W14:114548	W15:80	W16:89735	W17:0	W18:8640	W19:0	W20:3192	W21:0	W22:0	W23:0	W24:131060	W25:0	W26:8952	W27:0	W28:381436	W29:0	W30:29504	W31:0	W32:1058707
Warp Occupancy Distribution:
Stall:2527576	W0_Idle:187601	W0_Scoreboard:1297426	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:8652	W10:0	W11:0	W12:0	W13:8892	W14:360152	W15:0	W16:17128	W17:0	W18:26528	W19:0	W20:10080	W21:0	W22:0	W23:0	W24:829282	W25:0	W26:27248	W27:0	W28:1227568	W29:0	W30:88832	W31:0	W32:2793513
warp_utilization0: 0.386836
warp_utilization1: 0.197699
warp_utilization2: 0.573603
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1254480 {8:156810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4427704 {40:19456,72:24575,136:13824,}
traffic_breakdown_coretomem[INST_ACC_R] = 14584 {8:1823,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21326160 {136:156810,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 462840 {8:57855,}
traffic_breakdown_memtocore[INST_ACC_R] = 247928 {136:1823,}
maxmrqlatency = 896 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 298 
averagemflatency_1 = 351 
averagemflatency_2= 277 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 157012 
mrq_lat_table:46893 	3388 	3066 	5370 	9914 	10101 	9875 	6093 	494 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	99892 	96435 	16799 	1598 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	110073 	31803 	28752 	19238 	13228 	8847 	4136 	470 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21825 	118460 	16439 	146 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	15098 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	157 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97        92        98       103        83       101        88       109        85        89        78       100       106       109       105       103 
dram[1]:        93       117       102       100       102        90       104        98        87        87       112        86        97       103        98       107 
dram[2]:        91        95       103        97        95        85       115        87        87        88        99        85       113       106        99       104 
dram[3]:       119        93       102       102        91       101        99       105        92        91        84       109       102        96       109       102 
dram[4]:        98        92        97       101        86       100        85       110        84        86        87       102       107       113       105       104 
dram[5]:        94       112       104       101       106        89       108       102        90        92       111        84        97       104       100       104 
maximum service time to same row:
dram[0]:     11519     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     11752     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     11754     14772     14744 
average row accesses per activate:
dram[0]:  8.866072 10.183674  8.707965 10.750000  8.099174 11.633333  4.894737 10.833333  7.753968  9.539216  5.354497  8.264462  5.948276  7.746032  6.186747  8.333333 
dram[1]: 10.431579  8.972973  9.490385 13.207792 10.708333 10.255102  8.972973  7.901639  9.366337  9.656566  8.973452  9.238095  8.350428  8.347826  8.215517  9.333333 
dram[2]:  8.876106  8.056911 10.600000  9.949495 10.505051  7.410448  8.864865  5.113862  9.747475  6.819445  8.112904  5.959064  7.936000  5.824859  8.100000  6.385093 
dram[3]:  9.920792  9.110092 11.964705 10.000000  9.411215 11.488889  7.278195  8.927928  9.018867 11.164706  8.861111  9.218182  8.391304  8.099174  9.775510  8.342105 
dram[4]:  8.857142  8.963964 10.164948 10.171718  8.048780 10.186275  5.139304  8.810811  7.021583  9.816326  6.345679  7.606061  6.376543  7.779528  6.319018  7.661417 
dram[5]:  9.485714  9.090909 10.050000 10.861702 11.075269  8.800000 10.298969  7.959016 10.336957 10.369565  9.721154  7.796748  8.944954  7.634921  7.811475  7.924370 
average row locality = 95195/11306 = 8.419866
average row locality_1 = 36314/6878 = 5.279733
average row locality_2 = 58881/4428 = 13.297425
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       525       523       519       512       532       532       591       554       576       544       576       544       576       544       586       544 
dram[1]:       522       522       518       512       532       532       556       554       544       544       544       544       544       544       544       544 
dram[2]:       522       522       518       512       532       538       556       589       544       576       544       576       544       576       544       586 
dram[3]:       522       522       518       512       532       536       556       554       544       544       544       544       544       544       544       544 
dram[4]:       522       522       518       516       533       536       588       554       576       544       576       544       576       544       589       544 
dram[5]:       520       522       520       520       532       536       554       554       544       544       544       544       544       544       544       544 
total reads: 52153
bank skew: 591/512 = 1.15
chip skew: 8782/8600 = 1.02
number of total write accesses:
dram[0]:       468       475       465       477       448       515       432       421       401       429       436       456       459       432       441       431 
dram[1]:       469       474       469       505       496       473       440       410       402       412       470       426       433       416       409       408 
dram[2]:       481       469       489       473       508       455       428       444       421       406       462       443       448       455       428       442 
dram[3]:       480       471       499       478       475       498       412       437       412       405       413       470       421       436       414       407 
dram[4]:       470       473       468       491       457       503       445       424       400       418       452       460       457       444       441       429 
dram[5]:       476       478       485       501       498       476       445       417       407       410       467       415       431       418       409       399 
total reads: 43042
bank skew: 515/399 = 1.29
chip skew: 7252/7112 = 1.02
average mf latency per bank:
dram[0]:        598       537       593       537       785       632       871       629       922       629       760       630       719       621       705       594
dram[1]:        628       545       642       532       751       661       733       651       720       611       713       643       683       632       661       618
dram[2]:        559       601       558       615       649       845       640       899       635       966       632       791       619       788       593       749
dram[3]:        564       645       555       655       679       795       668       774       623       728       650       715       632       706       624       692
dram[4]:        573       585       562       582       760       674       824       653       916       674       772       643       725       626       689       607
dram[5]:        616       577       612       555       733       723       717       720       713       647       709       665       688       640       666       646
maximum mf latency per bank:
dram[0]:       1305       938      1760       949      1768      1497      1469       885      2081      1233      1626      1315      1703      1112      1701       821
dram[1]:       1014       833      1179       842      1478      1662      1093      1257      1107      1576      1391      1379      1177      1361      1157      1002
dram[2]:        894      1219      1013      1395      1566      1775       967      1629      1357      1807      1407      1774      1109      1949       855      1772
dram[3]:        894      1034       876      1267      1678      1490      1302      1120       958      1186      1321      1263      1356      1180      1069      1156
dram[4]:       1155       931      1315       855      1786      1580      1443      1113      1933      1228      1758      1440      1538      1124      1570       790
dram[5]:        861       810       852       755      1477      1709      1157       993      1193      1556      1368      1376      1134      1361      1011       894
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175868 n_act=2047 n_pre=2031 n_req=13601 n_req_1=1677 n_req_2=11924 n_req_3=0 n_rd=17556 n_write=10920 bw_util=0.2279 bw_util_1=0.02858 bw_util_2=0.1993 bw_util_3=0 blp=2.248246 blp_1= 1.275352 blp_2= 1.879373 blp_3= -nan
 n_activity=149755 dram_eff=0.3172 dram_eff_1=0.03977 dram_eff_2=0.2774 dram_eff_3=0
bk0: 1050a 190831i bk1: 1046a 190568i bk2: 1038a 190792i bk3: 1024a 190875i bk4: 1064a 190521i bk5: 1064a 190847i bk6: 1182a 187411i bk7: 1108a 191076i bk8: 1152a 191408i bk9: 1088a 193052i bk10: 1152a 188575i bk11: 1088a 190813i bk12: 1152a 188568i bk13: 1088a 190974i bk14: 1172a 188807i bk15: 1088a 190903i 
bw_dist = 0.029	0.199	0.000	0.491	0.281
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.94906
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=177001 n_act=1682 n_pre=1666 n_req=13404 n_req_1=1237 n_req_2=12167 n_req_3=0 n_rd=17200 n_write=10873 bw_util=0.2251 bw_util_1=0.02156 bw_util_2=0.2035 bw_util_3=0 blp=2.198237 blp_1= 1.166449 blp_2= 1.883943 blp_3= -nan
 n_activity=146054 dram_eff=0.3212 dram_eff_1=0.03077 dram_eff_2=0.2904 dram_eff_3=0
bk0: 1044a 190731i bk1: 1044a 190887i bk2: 1036a 191086i bk3: 1024a 190799i bk4: 1064a 191354i bk5: 1064a 190379i bk6: 1112a 191277i bk7: 1108a 189905i bk8: 1088a 192309i bk9: 1088a 192085i bk10: 1088a 191547i bk11: 1088a 191278i bk12: 1088a 191808i bk13: 1088a 191007i bk14: 1088a 191444i bk15: 1088a 191562i 
bw_dist = 0.022	0.204	0.000	0.476	0.299
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.93517
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175677 n_act=2097 n_pre=2081 n_req=13685 n_req_1=1680 n_req_2=12005 n_req_3=0 n_rd=17558 n_write=11009 bw_util=0.2291 bw_util_1=0.0286 bw_util_2=0.2005 bw_util_3=0 blp=2.260699 blp_1= 1.278418 blp_2= 1.894034 blp_3= -nan
 n_activity=149000 dram_eff=0.3205 dram_eff_1=0.04 dram_eff_2=0.2805 dram_eff_3=0
bk0: 1044a 190436i bk1: 1044a 190060i bk2: 1036a 191078i bk3: 1024a 190349i bk4: 1064a 190884i bk5: 1076a 189499i bk6: 1112a 191162i bk7: 1178a 187521i bk8: 1088a 191866i bk9: 1152a 190771i bk10: 1088a 191326i bk11: 1152a 189038i bk12: 1088a 191236i bk13: 1152a 188358i bk14: 1088a 190756i bk15: 1172a 188705i 
bw_dist = 0.029	0.201	0.000	0.486	0.285
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.09249
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=176952 n_act=1692 n_pre=1676 n_req=13447 n_req_1=1243 n_req_2=12204 n_req_3=0 n_rd=17208 n_write=10894 bw_util=0.2258 bw_util_1=0.02165 bw_util_2=0.2042 bw_util_3=0 blp=2.198742 blp_1= 1.182564 blp_2= 1.883821 blp_3= -nan
 n_activity=146507 dram_eff=0.3212 dram_eff_1=0.0308 dram_eff_2=0.2904 dram_eff_3=0
bk0: 1044a 191144i bk1: 1044a 189939i bk2: 1036a 191716i bk3: 1024a 190080i bk4: 1064a 190198i bk5: 1072a 191039i bk6: 1112a 190106i bk7: 1108a 190763i bk8: 1088a 192221i bk9: 1088a 193195i bk10: 1088a 191789i bk11: 1088a 190607i bk12: 1088a 191392i bk13: 1088a 191176i bk14: 1088a 192034i bk15: 1088a 191290i 
bw_dist = 0.022	0.204	0.000	0.477	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.991
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=175784 n_act=2066 n_pre=2050 n_req=13667 n_req_1=1688 n_req_2=11979 n_req_3=0 n_rd=17564 n_write=10958 bw_util=0.2287 bw_util_1=0.02873 bw_util_2=0.1999 bw_util_3=0 blp=2.273799 blp_1= 1.287335 blp_2= 1.900784 blp_3= -nan
 n_activity=149201 dram_eff=0.3194 dram_eff_1=0.04013 dram_eff_2=0.2793 dram_eff_3=0
bk0: 1044a 190491i bk1: 1044a 189949i bk2: 1036a 190919i bk3: 1032a 190031i bk4: 1066a 189880i bk5: 1072a 189960i bk6: 1176a 187419i bk7: 1108a 191328i bk8: 1152a 191310i bk9: 1088a 192182i bk10: 1152a 189606i bk11: 1088a 190715i bk12: 1152a 189338i bk13: 1088a 190704i bk14: 1178a 188738i bk15: 1088a 190474i 
bw_dist = 0.029	0.200	0.000	0.487	0.284
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.06912
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=208422 n_nop=176882 n_act=1723 n_pre=1707 n_req=13432 n_req_1=1220 n_req_2=12212 n_req_3=0 n_rd=17220 n_write=10890 bw_util=0.2254 bw_util_1=0.02125 bw_util_2=0.2042 bw_util_3=0 blp=2.225650 blp_1= 1.173679 blp_2= 1.916390 blp_3= -nan
 n_activity=146555 dram_eff=0.3206 dram_eff_1=0.03023 dram_eff_2=0.2903 dram_eff_3=0
bk0: 1040a 190601i bk1: 1044a 189802i bk2: 1040a 190753i bk3: 1040a 190355i bk4: 1064a 190425i bk5: 1072a 189977i bk6: 1108a 191247i bk7: 1108a 190109i bk8: 1088a 192837i bk9: 1088a 192460i bk10: 1088a 191969i bk11: 1088a 190977i bk12: 1088a 191418i bk13: 1088a 191340i bk14: 1088a 191101i bk15: 1088a 191591i 
bw_dist = 0.021	0.204	0.000	0.478	0.297
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.85899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17987, Miss = 4481, Miss_rate = 0.249, Pending_hits = 3052, Reservation_fails = 1446
L2_cache_bank[1]: Access = 17787, Miss = 4297, Miss_rate = 0.242, Pending_hits = 3388, Reservation_fails = 283
L2_cache_bank[2]: Access = 18309, Miss = 4304, Miss_rate = 0.235, Pending_hits = 3452, Reservation_fails = 426
L2_cache_bank[3]: Access = 17609, Miss = 4296, Miss_rate = 0.244, Pending_hits = 3441, Reservation_fails = 509
L2_cache_bank[4]: Access = 17884, Miss = 4304, Miss_rate = 0.241, Pending_hits = 3436, Reservation_fails = 733
L2_cache_bank[5]: Access = 18156, Miss = 4475, Miss_rate = 0.246, Pending_hits = 2999, Reservation_fails = 950
L2_cache_bank[6]: Access = 17742, Miss = 4304, Miss_rate = 0.243, Pending_hits = 3451, Reservation_fails = 883
L2_cache_bank[7]: Access = 18566, Miss = 4300, Miss_rate = 0.232, Pending_hits = 3378, Reservation_fails = 620
L2_cache_bank[8]: Access = 17913, Miss = 4478, Miss_rate = 0.250, Pending_hits = 3022, Reservation_fails = 932
L2_cache_bank[9]: Access = 18204, Miss = 4304, Miss_rate = 0.236, Pending_hits = 3416, Reservation_fails = 798
L2_cache_bank[10]: Access = 18297, Miss = 4302, Miss_rate = 0.235, Pending_hits = 3459, Reservation_fails = 954
L2_cache_bank[11]: Access = 18094, Miss = 4308, Miss_rate = 0.238, Pending_hits = 3531, Reservation_fails = 963
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17987, Miss = 4481 (0.249), PendingHit = 3052 (0.17)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17787, Miss = 4297 (0.242), PendingHit = 3388 (0.19)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18309, Miss = 4304 (0.235), PendingHit = 3452 (0.189)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17609, Miss = 4296 (0.244), PendingHit = 3441 (0.195)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17884, Miss = 4304 (0.241), PendingHit = 3436 (0.192)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18156, Miss = 4475 (0.246), PendingHit = 2999 (0.165)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17742, Miss = 4304 (0.243), PendingHit = 3451 (0.195)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18566, Miss = 4300 (0.232), PendingHit = 3378 (0.182)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 17913, Miss = 4478 (0.25), PendingHit = 3022 (0.169)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18204, Miss = 4304 (0.236), PendingHit = 3416 (0.188)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18297, Miss = 4302 (0.235), PendingHit = 3459 (0.189)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 18094, Miss = 4308 (0.238), PendingHit = 3531 (0.195)
L2 Cache Total Miss Rate = 0.241
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.241
Stream 1: Accesses  = 62721
Stream 1: Misses  = 15040
Stream 2: Accesses  = 153827
Stream 2: Misses  = 37113
Stream 1+2: Accesses  = 216548
Stream 1+2: Misses  = 52153
Total Accesses  = 216548
MPKI-CORES
CORE_L2MPKI_0	0.790
CORE_L2MPKI_1	0.306
CORE_L2MPKI_2	0.482
CORE_L2MPKI_3	0.302
CORE_L2MPKI_4	0.318
CORE_L2MPKI_5	0.283
CORE_L2MPKI_6	0.369
CORE_L2MPKI_7	0.391
CORE_L2MPKI_8	0.445
CORE_L2MPKI_9	0.476
CORE_L2MPKI_10	0.252
CORE_L2MPKI_11	0.277
CORE_L2MPKI_12	0.341
CORE_L2MPKI_13	0.273
CORE_L2MPKI_14	0.398
CORE_L2MPKI_15	0.224
CORE_L2MPKI_16	0.325
CORE_L2MPKI_17	0.330
CORE_L2MPKI_18	0.323
CORE_L2MPKI_19	0.288
CORE_L2MPKI_20	0.312
CORE_L2MPKI_21	0.272
CORE_L2MPKI_22	0.370
CORE_L2MPKI_23	0.290
CORE_L2MPKI_24	0.254
CORE_L2MPKI_25	0.298
CORE_L2MPKI_26	0.281
CORE_L2MPKI_27	0.319
CORE_L2MPKI_28	0.291
CORE_L2MPKI_29	0.249
CORE_L2MPKI_30	0.261
CORE_L2MPKI_31	0.238
CORE_L2MPKI_32	0.247
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.278
CORE_L2MPKI_35	0.266
CORE_L2MPKI_36	0.311
CORE_L2MPKI_37	0.275
CORE_L2MPKI_38	0.285
CORE_L2MPKI_39	0.231
CORE_L2MPKI_40	0.255
CORE_L2MPKI_41	0.264
CORE_L2MPKI_42	0.285
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.225
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.265
CORE_L2MPKI_47	0.226
CORE_L2MPKI_48	0.273
CORE_L2MPKI_49	0.249
CORE_L2MPKI_50	0.237
CORE_L2MPKI_51	0.254
CORE_L2MPKI_52	0.261
CORE_L2MPKI_53	0.215
CORE_L2MPKI_54	0.259
CORE_L2MPKI_55	0.282
CORE_L2MPKI_56	0.291
CORE_L2MPKI_57	0.306
CORE_L2MPKI_58	0.246
CORE_L2MPKI_59	0.254
Avg_MPKI_Stream1= 0.338
Avg_MPKI_Stream2= 0.261
MISSES-CORES
CORE_MISSES_0	403
CORE_MISSES_1	96
CORE_MISSES_2	212
CORE_MISSES_3	97
CORE_MISSES_4	140
CORE_MISSES_5	96
CORE_MISSES_6	143
CORE_MISSES_7	105
CORE_MISSES_8	184
CORE_MISSES_9	181
CORE_MISSES_10	353
CORE_MISSES_11	377
CORE_MISSES_12	499
CORE_MISSES_13	358
CORE_MISSES_14	605
CORE_MISSES_15	321
CORE_MISSES_16	492
CORE_MISSES_17	444
CORE_MISSES_18	491
CORE_MISSES_19	398
CORE_MISSES_20	744
CORE_MISSES_21	1023
CORE_MISSES_22	898
CORE_MISSES_23	1073
CORE_MISSES_24	615
CORE_MISSES_25	1139
CORE_MISSES_26	687
CORE_MISSES_27	1221
CORE_MISSES_28	703
CORE_MISSES_29	942
CORE_MISSES_30	1233
CORE_MISSES_31	1112
CORE_MISSES_32	1180
CORE_MISSES_33	1265
CORE_MISSES_34	1306
CORE_MISSES_35	1264
CORE_MISSES_36	1471
CORE_MISSES_37	1297
CORE_MISSES_38	1387
CORE_MISSES_39	1071
CORE_MISSES_40	1207
CORE_MISSES_41	1246
CORE_MISSES_42	1363
CORE_MISSES_43	1340
CORE_MISSES_44	1061
CORE_MISSES_45	1169
CORE_MISSES_46	1266
CORE_MISSES_47	1071
CORE_MISSES_48	1266
CORE_MISSES_49	1153
CORE_MISSES_50	1118
CORE_MISSES_51	1204
CORE_MISSES_52	1219
CORE_MISSES_53	1011
CORE_MISSES_54	1224
CORE_MISSES_55	1335
CORE_MISSES_56	1408
CORE_MISSES_57	1480
CORE_MISSES_58	1152
CORE_MISSES_59	1234
L2_MISSES = 52153
L2_total_cache_accesses = 216548
L2_total_cache_misses = 52153
L2_total_cache_miss_rate = 0.2408
L2_total_cache_pending_hits = 40025
L2_total_cache_reservation_fails = 9497
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 94114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3412
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 283
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1436
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 170
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5572
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=851200
icnt_total_pkts_simt_to_mem=340450
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      59.5046
gpu_ipc_2 =    1284.7235
gpu_tot_sim_cycle_stream_1 = 286760
gpu_tot_sim_cycle_stream_2 = 286712
gpu_sim_insn_1 = 17063538
gpu_sim_insn_2 = 368345656
gpu_sim_cycle = 286763
gpu_sim_insn = 385409194
gpu_ipc =    1343.9990
gpu_tot_sim_cycle = 286763
gpu_tot_sim_insn = 385409194
gpu_tot_ipc =    1343.9990
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 413508
gpu_stall_icnt2sh    = 1386332
gpu_total_sim_rate=388126

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7446743
	L1I_total_cache_misses = 26119
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13678
L1D_cache:
	L1D_cache_core[0]: Access = 3362, Miss = 2183, Miss_rate = 0.649, Pending_hits = 133, Reservation_fails = 28070
	L1D_cache_core[1]: Access = 3244, Miss = 1963, Miss_rate = 0.605, Pending_hits = 168, Reservation_fails = 25755
	L1D_cache_core[2]: Access = 3102, Miss = 1965, Miss_rate = 0.633, Pending_hits = 201, Reservation_fails = 32531
	L1D_cache_core[3]: Access = 2918, Miss = 1957, Miss_rate = 0.671, Pending_hits = 116, Reservation_fails = 29664
	L1D_cache_core[4]: Access = 3333, Miss = 2216, Miss_rate = 0.665, Pending_hits = 155, Reservation_fails = 30188
	L1D_cache_core[5]: Access = 3492, Miss = 2099, Miss_rate = 0.601, Pending_hits = 183, Reservation_fails = 24155
	L1D_cache_core[6]: Access = 3129, Miss = 2025, Miss_rate = 0.647, Pending_hits = 183, Reservation_fails = 30984
	L1D_cache_core[7]: Access = 2750, Miss = 1857, Miss_rate = 0.675, Pending_hits = 105, Reservation_fails = 33038
	L1D_cache_core[8]: Access = 3205, Miss = 2107, Miss_rate = 0.657, Pending_hits = 133, Reservation_fails = 31605
	L1D_cache_core[9]: Access = 3283, Miss = 2089, Miss_rate = 0.636, Pending_hits = 170, Reservation_fails = 27051
	L1D_cache_core[10]: Access = 5848, Miss = 5592, Miss_rate = 0.956, Pending_hits = 52, Reservation_fails = 64440
	L1D_cache_core[11]: Access = 6027, Miss = 5797, Miss_rate = 0.962, Pending_hits = 11, Reservation_fails = 65920
	L1D_cache_core[12]: Access = 6152, Miss = 5882, Miss_rate = 0.956, Pending_hits = 24, Reservation_fails = 67859
	L1D_cache_core[13]: Access = 6164, Miss = 5963, Miss_rate = 0.967, Pending_hits = 10, Reservation_fails = 61298
	L1D_cache_core[14]: Access = 6135, Miss = 5834, Miss_rate = 0.951, Pending_hits = 37, Reservation_fails = 65469
	L1D_cache_core[15]: Access = 6174, Miss = 5940, Miss_rate = 0.962, Pending_hits = 18, Reservation_fails = 65911
	L1D_cache_core[16]: Access = 6470, Miss = 6184, Miss_rate = 0.956, Pending_hits = 22, Reservation_fails = 63963
	L1D_cache_core[17]: Access = 6119, Miss = 5899, Miss_rate = 0.964, Pending_hits = 26, Reservation_fails = 64132
	L1D_cache_core[18]: Access = 6329, Miss = 6062, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 64470
	L1D_cache_core[19]: Access = 5831, Miss = 5661, Miss_rate = 0.971, Pending_hits = 40, Reservation_fails = 62825
	L1D_cache_core[20]: Access = 6923, Miss = 6839, Miss_rate = 0.988, Pending_hits = 38, Reservation_fails = 67795
	L1D_cache_core[21]: Access = 8212, Miss = 8188, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 78248
	L1D_cache_core[22]: Access = 6978, Miss = 6908, Miss_rate = 0.990, Pending_hits = 25, Reservation_fails = 67162
	L1D_cache_core[23]: Access = 8681, Miss = 8677, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 78523
	L1D_cache_core[24]: Access = 6876, Miss = 6811, Miss_rate = 0.991, Pending_hits = 29, Reservation_fails = 67325
	L1D_cache_core[25]: Access = 8227, Miss = 8224, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 74404
	L1D_cache_core[26]: Access = 6899, Miss = 6849, Miss_rate = 0.993, Pending_hits = 13, Reservation_fails = 65967
	L1D_cache_core[27]: Access = 8515, Miss = 8501, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 75618
	L1D_cache_core[28]: Access = 6859, Miss = 6784, Miss_rate = 0.989, Pending_hits = 39, Reservation_fails = 68960
	L1D_cache_core[29]: Access = 7705, Miss = 7693, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80472
	L1D_cache_core[30]: Access = 8999, Miss = 8993, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 80467
	L1D_cache_core[31]: Access = 9110, Miss = 9099, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 83158
	L1D_cache_core[32]: Access = 9397, Miss = 9385, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 79134
	L1D_cache_core[33]: Access = 8803, Miss = 8799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79884
	L1D_cache_core[34]: Access = 9081, Miss = 9071, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 81341
	L1D_cache_core[35]: Access = 9158, Miss = 9145, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82310
	L1D_cache_core[36]: Access = 9318, Miss = 9318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82419
	L1D_cache_core[37]: Access = 9233, Miss = 9221, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 84819
	L1D_cache_core[38]: Access = 8933, Miss = 8925, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 79022
	L1D_cache_core[39]: Access = 9096, Miss = 9089, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84615
	L1D_cache_core[40]: Access = 9163, Miss = 9162, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 84524
	L1D_cache_core[41]: Access = 8931, Miss = 8931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82267
	L1D_cache_core[42]: Access = 9043, Miss = 9031, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 81997
	L1D_cache_core[43]: Access = 9120, Miss = 9116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76464
	L1D_cache_core[44]: Access = 9271, Miss = 9261, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 78335
	L1D_cache_core[45]: Access = 9001, Miss = 8995, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 83377
	L1D_cache_core[46]: Access = 8879, Miss = 8877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79310
	L1D_cache_core[47]: Access = 8916, Miss = 8901, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 80262
	L1D_cache_core[48]: Access = 9321, Miss = 9303, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 84372
	L1D_cache_core[49]: Access = 8926, Miss = 8913, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 84094
	L1D_cache_core[50]: Access = 8990, Miss = 8984, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 80855
	L1D_cache_core[51]: Access = 8782, Miss = 8762, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 79723
	L1D_cache_core[52]: Access = 8982, Miss = 8957, Miss_rate = 0.997, Pending_hits = 19, Reservation_fails = 84272
	L1D_cache_core[53]: Access = 8619, Miss = 8613, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85188
	L1D_cache_core[54]: Access = 8771, Miss = 8763, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82204
	L1D_cache_core[55]: Access = 9130, Miss = 9122, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 82823
	L1D_cache_core[56]: Access = 8904, Miss = 8904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77092
	L1D_cache_core[57]: Access = 9136, Miss = 9126, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78898
	L1D_cache_core[58]: Access = 9005, Miss = 8999, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86881
	L1D_cache_core[59]: Access = 9040, Miss = 9017, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 77876
	L1D_total_cache_accesses = 440000
	L1D_total_cache_misses = 425531
	L1D_total_cache_miss_rate = 0.9671
	L1D_total_cache_pending_hits = 2112
	L1D_total_cache_reservation_fails = 4111785
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1006171
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 317000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3875726
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1004967
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7420624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26119
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13678
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21707, 8375, 911, 894, 911, 881, 911, 866, 755, 754, 755, 754, 754, 754, 754, 754, 754, 751, 754, 750, 754, 752, 754, 738, 754, 750, 754, 752, 754, 736, 754, 727, 752, 722, 752, 722, 744, 722, 742, 722, 714, 714, 714, 714, 714, 714, 714, 714, 
gpgpu_n_tot_thrd_icount = 465520736
gpgpu_n_tot_w_icount = 14547523
gpgpu_n_stall_shd_mem = 4468056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 316999
gpgpu_n_mem_write_global = 117641
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 3686272
gpgpu_n_store_insn = 1210512
gpgpu_n_shmem_insn = 23445128
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31109648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4384936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8137059	W0_Idle:6543600	W0_Scoreboard:4838349	W1:984	W2:924	W3:864	W4:804	W5:744	W6:684	W7:624	W8:564	W9:23568	W10:444	W11:384	W12:324	W13:24016	W14:949332	W15:120	W16:198527	W17:0	W18:70336	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:3218008	W29:0	W30:236672	W31:0	W32:7800143
Warp Occupancy Distribution:
Stall:3238675	W0_Idle:6183936	W0_Scoreboard:2511423	W1:984	W2:924	W3:864	W4:804	W5:744	W6:684	W7:624	W8:564	W9:7144	W10:444	W11:384	W12:324	W13:8316	W14:308472	W15:120	W16:169071	W17:0	W18:19920	W19:0	W20:7560	W21:0	W22:0	W23:0	W24:529512	W25:0	W26:24220	W27:0	W28:1041145	W29:0	W30:77824	W31:0	W32:2838672
Warp Occupancy Distribution:
Stall:4898384	W0_Idle:359664	W0_Scoreboard:2326926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16424	W10:0	W11:0	W12:0	W13:15700	W14:640860	W15:0	W16:29456	W17:0	W18:50416	W19:0	W20:18984	W21:0	W22:0	W23:0	W24:1391172	W25:0	W26:48180	W27:0	W28:2176863	W29:0	W30:158848	W31:0	W32:4961471
warp_utilization0: 0.427036
warp_utilization1: 0.296896
warp_utilization2: 0.556262
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2535992 {8:316999,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8994440 {40:38912,72:51081,136:27648,}
traffic_breakdown_coretomem[INST_ACC_R] = 23024 {8:2878,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43098672 {136:316902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 940872 {8:117609,}
traffic_breakdown_memtocore[INST_ACC_R] = 391408 {136:2878,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 308 
averagemflatency_1 = 332 
averagemflatency_2= 293 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 286756 
mrq_lat_table:96172 	6451 	6100 	10525 	19153 	20204 	20111 	12822 	1017 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185740 	207992 	38816 	2021 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	203176 	64594 	58367 	45222 	36550 	22126 	7030 	507 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36781 	246414 	33506 	260 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	15161 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	325 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97        92        98       103        95       101        99       109        89        98        95       100       106       109       114       104 
dram[1]:        94       117       102       100       102        91       108        98        89        98       112        87       108       103        98       107 
dram[2]:       103        95       103        97        95        92       115        99        93        88        99        98       113       106       102       105 
dram[3]:       119        93       102       102        93       101        99       105        96        91        94       109       102        99       109       102 
dram[4]:        98       100        98       101        93       100        97       110        86        92        89       102       107       113       107       104 
dram[5]:        94       112       104       101       106        90       108       102        92        99       111        95        97       104       100       104 
maximum service time to same row:
dram[0]:     11519     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]:  9.031531 11.162921  8.502165 11.975758  8.958526 12.327272  5.785714 10.307693  7.259124  8.337500  5.888571  7.937500  6.268657  8.290983  6.549383  9.235023 
dram[1]: 11.248588 10.505208 11.022346 13.203947 10.321243 12.393750  9.950980  9.483413  7.942857  8.427350  8.567227  9.374408  8.358025  8.742358  9.073395  9.449760 
dram[2]: 10.215384  8.400844 11.637427  9.384615 11.065934  8.671111  9.081081  5.565574  8.502146  6.978947  7.968750  6.127219  8.043478  6.207100  8.784141  7.180272 
dram[3]: 10.714286 10.177665 12.103030 11.540698 11.431034 10.869565  8.209877 10.044555  8.510822  9.323810  9.009132  8.263158  8.592275  7.941176  8.923077  9.259434 
dram[4]:  8.867256 10.740541  9.565854 11.560694  9.349282 10.775401  5.884393  9.660287  7.000000  8.450644  6.522013  7.518518  6.924092  8.805195  6.788462  8.950451 
dram[5]: 11.038674 10.323077 11.701755 11.494253 10.950820 10.840659 11.086957  9.027027  8.450216  9.157408  9.883495  7.880000  8.709957  8.451477  8.800000  9.092592 
average row locality = 192574/21858 = 8.810229
average row locality_1 = 90832/14097 = 6.443357
average row locality_2 = 101742/7761 = 13.109393
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1045      1042      1033      1024      1044      1044      1157      1132      1152      1120      1163      1120      1168      1119      1189      1088 
dram[1]:      1042      1042      1032      1024      1044      1044      1130      1132      1120      1120      1120      1120      1120      1119      1093      1088 
dram[2]:      1042      1042      1032      1024      1044      1050      1130      1157      1120      1152      1120      1164      1120      1166      1088      1187 
dram[3]:      1042      1042      1032      1024      1044      1048      1130      1130      1120      1120      1120      1120      1120      1120      1088      1091 
dram[4]:      1042      1042      1032      1029      1045      1048      1157      1130      1152      1120      1165      1120      1170      1119      1190      1088 
dram[5]:      1036      1042      1034      1034      1044      1048      1132      1130      1120      1120      1120      1120      1120      1119      1092      1088 
total reads: 105107
bank skew: 1190/1024 = 1.16
chip skew: 17649/17390 = 1.01
number of total write accesses:
dram[0]:       960       945       931       952       900       990       868       878       837       881       898       912       932       904       933       916 
dram[1]:       949       975       941       983       948       939       900       869       826       852       919       858       911       883       885       887 
dram[2]:       950       949       958       928       970       901       886       880       861       837       920       907       915       932       906       924 
dram[3]:       983       963       965       961       945       952       865       899       846       838       853       921       882       905       884       872 
dram[4]:       962       945       929       971       909       967       879       889       829       849       909       910       928       915       928       899 
dram[5]:       962       971       967       966       960       925       908       874       832       858       916       850       892       884       888       876 
total reads: 87467
bank skew: 990/826 = 1.20
chip skew: 14637/14525 = 1.01
average mf latency per bank:
dram[0]:        631       575       642       581       704       628       874       750       846       672       769       647       741       648       716       614
dram[1]:        657       572       673       577       732       631       840       751       741       653       716       643       703       635       674       607
dram[2]:        594       652       603       665       642       750       781       924       686       898       648       801       661       797       634       764
dram[3]:        586       664       585       690       652       769       759       876       654       762       649       735       631       739       624       712
dram[4]:        602       614       606       637       683       677       855       790       847       710       754       667       738       674       695       641
dram[5]:        643       623       648       618       713       701       829       821       745       690       708       674       702       659       682       641
maximum mf latency per bank:
dram[0]:       1488      1070      1760      1083      1768      1497      1469      1023      2081      1233      1626      1315      1703      1112      1701      1017
dram[1]:       1067      1016      1179      1161      1478      1662      1286      1257      1197      1576      1391      1379      1217      1361      1157      1002
dram[2]:        990      1601      1019      1395      1566      1775      1092      1629      1357      1807      1407      1774      1109      1949      1084      1772
dram[3]:        938      1153      1014      1267      1678      1490      1302      1272       958      1243      1321      1263      1356      1373      1069      1158
dram[4]:       1357      1279      1315      1414      1786      1580      1443      1113      1933      1228      1758      1440      1538      1142      1570      1099
dram[5]:       1033      1236      1162      1418      1477      1709      1369      1105      1193      1556      1368      1376      1246      1361      1011       894
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312847 n_act=3964 n_pre=3948 n_req=27195 n_req_1=2541 n_req_2=24654 n_req_3=0 n_rd=35280 n_write=22487 bw_util=0.2515 bw_util_1=0.02383 bw_util_2=0.2277 bw_util_3=0 blp=2.357540 blp_1= 1.307227 blp_2= 1.942378 blp_3= -nan
 n_activity=290301 dram_eff=0.328 dram_eff_1=0.03107 dram_eff_2=0.2969 dram_eff_3=0
bk0: 2090a 342242i bk1: 2084a 341679i bk2: 2066a 342293i bk3: 2048a 342878i bk4: 2088a 342350i bk5: 2088a 342273i bk6: 2314a 337299i bk7: 2264a 340932i bk8: 2304a 341171i bk9: 2240a 344450i bk10: 2326a 338456i bk11: 2240a 341345i bk12: 2336a 336838i bk13: 2238a 341351i bk14: 2378a 336962i bk15: 2176a 341423i 
bw_dist = 0.024	0.228	0.000	0.515	0.233
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.40876
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314664 n_act=3295 n_pre=3279 n_req=26769 n_req_1=1899 n_req_2=24870 n_req_3=0 n_rd=34780 n_write=22508 bw_util=0.2483 bw_util_1=0.01852 bw_util_2=0.2298 bw_util_3=0 blp=2.311549 blp_1= 1.163994 blp_2= 1.940651 blp_3= -nan
 n_activity=285515 dram_eff=0.3292 dram_eff_1=0.02455 dram_eff_2=0.3046 dram_eff_3=0
bk0: 2084a 343131i bk1: 2084a 343146i bk2: 2064a 342336i bk3: 2048a 341551i bk4: 2088a 343086i bk5: 2088a 341856i bk6: 2260a 342049i bk7: 2264a 340014i bk8: 2240a 343885i bk9: 2240a 343400i bk10: 2240a 342233i bk11: 2240a 342585i bk12: 2240a 342244i bk13: 2238a 342288i bk14: 2186a 342305i bk15: 2176a 342096i 
bw_dist = 0.019	0.230	0.000	0.506	0.246
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32894
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312719 n_act=4030 n_pre=4014 n_req=27202 n_req_1=2545 n_req_2=24657 n_req_3=0 n_rd=35276 n_write=22487 bw_util=0.2517 bw_util_1=0.02383 bw_util_2=0.2279 bw_util_3=0 blp=2.361346 blp_1= 1.306133 blp_2= 1.944384 blp_3= -nan
 n_activity=290110 dram_eff=0.3284 dram_eff_1=0.03109 dram_eff_2=0.2974 dram_eff_3=0
bk0: 2084a 342523i bk1: 2084a 341358i bk2: 2064a 343151i bk3: 2048a 341861i bk4: 2088a 343022i bk5: 2100a 340888i bk6: 2260a 341760i bk7: 2314a 336294i bk8: 2240a 343755i bk9: 2304a 340646i bk10: 2240a 342360i bk11: 2328a 338105i bk12: 2240a 341564i bk13: 2332a 336264i bk14: 2176a 341171i bk15: 2374a 337324i 
bw_dist = 0.024	0.228	0.000	0.515	0.234
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314526 n_act=3354 n_pre=3338 n_req=26779 n_req_1=1904 n_req_2=24875 n_req_3=0 n_rd=34782 n_write=22526 bw_util=0.2484 bw_util_1=0.01855 bw_util_2=0.2299 bw_util_3=0 blp=2.316039 blp_1= 1.174120 blp_2= 1.941499 blp_3= -nan
 n_activity=286324 dram_eff=0.3284 dram_eff_1=0.02452 dram_eff_2=0.3039 dram_eff_3=0
bk0: 2084a 343359i bk1: 2084a 341723i bk2: 2064a 342818i bk3: 2048a 340491i bk4: 2088a 342398i bk5: 2096a 342397i bk6: 2260a 340428i bk7: 2260a 340786i bk8: 2240a 343907i bk9: 2240a 343852i bk10: 2240a 343258i bk11: 2240a 341462i bk12: 2240a 343097i bk13: 2240a 341383i bk14: 2176a 342478i bk15: 2182a 341698i 
bw_dist = 0.019	0.230	0.000	0.508	0.244
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3492
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312977 n_act=3912 n_pre=3896 n_req=27209 n_req_1=2559 n_req_2=24650 n_req_3=0 n_rd=35298 n_write=22443 bw_util=0.2516 bw_util_1=0.02397 bw_util_2=0.2277 bw_util_3=0 blp=2.383275 blp_1= 1.321838 blp_2= 1.960410 blp_3= -nan
 n_activity=289176 dram_eff=0.3294 dram_eff_1=0.03138 dram_eff_2=0.298 dram_eff_3=0
bk0: 2084a 341833i bk1: 2084a 340848i bk2: 2064a 342875i bk3: 2058a 341481i bk4: 2090a 341981i bk5: 2096a 342259i bk6: 2314a 337353i bk7: 2260a 341313i bk8: 2304a 341570i bk9: 2240a 343955i bk10: 2330a 339576i bk11: 2240a 340933i bk12: 2340a 337862i bk13: 2238a 340646i bk14: 2380a 335981i bk15: 2176a 340355i 
bw_dist = 0.024	0.228	0.000	0.512	0.236
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.45728
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314633 n_act=3304 n_pre=3288 n_req=26791 n_req_1=1880 n_req_2=24911 n_req_3=0 n_rd=34798 n_write=22503 bw_util=0.2485 bw_util_1=0.01832 bw_util_2=0.2302 bw_util_3=0 blp=2.358907 blp_1= 1.167880 blp_2= 1.988227 blp_3= -nan
 n_activity=285155 dram_eff=0.3298 dram_eff_1=0.02432 dram_eff_2=0.3055 dram_eff_3=0
bk0: 2072a 342663i bk1: 2084a 341522i bk2: 2068a 342034i bk3: 2068a 340760i bk4: 2088a 341463i bk5: 2096a 341208i bk6: 2264a 341961i bk7: 2260a 339494i bk8: 2240a 343478i bk9: 2240a 343081i bk10: 2240a 342855i bk11: 2240a 341261i bk12: 2240a 341397i bk13: 2238a 342410i bk14: 2184a 341390i bk15: 2176a 342274i 
bw_dist = 0.018	0.230	0.000	0.505	0.247
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35915, Miss = 8951, Miss_rate = 0.249, Pending_hits = 5967, Reservation_fails = 1748
L2_cache_bank[1]: Access = 36127, Miss = 8693, Miss_rate = 0.241, Pending_hits = 6428, Reservation_fails = 917
L2_cache_bank[2]: Access = 37115, Miss = 8704, Miss_rate = 0.235, Pending_hits = 6537, Reservation_fails = 1309
L2_cache_bank[3]: Access = 35746, Miss = 8690, Miss_rate = 0.243, Pending_hits = 6361, Reservation_fails = 875
L2_cache_bank[4]: Access = 36288, Miss = 8699, Miss_rate = 0.240, Pending_hits = 6500, Reservation_fails = 1856
L2_cache_bank[5]: Access = 36323, Miss = 8942, Miss_rate = 0.246, Pending_hits = 5842, Reservation_fails = 1978
L2_cache_bank[6]: Access = 35940, Miss = 8696, Miss_rate = 0.242, Pending_hits = 6385, Reservation_fails = 1219
L2_cache_bank[7]: Access = 37623, Miss = 8698, Miss_rate = 0.231, Pending_hits = 6362, Reservation_fails = 1057
L2_cache_bank[8]: Access = 35842, Miss = 8953, Miss_rate = 0.250, Pending_hits = 5893, Reservation_fails = 1475
L2_cache_bank[9]: Access = 36880, Miss = 8699, Miss_rate = 0.236, Pending_hits = 6462, Reservation_fails = 1274
L2_cache_bank[10]: Access = 37089, Miss = 8702, Miss_rate = 0.235, Pending_hits = 6443, Reservation_fails = 1368
L2_cache_bank[11]: Access = 36600, Miss = 8702, Miss_rate = 0.238, Pending_hits = 6494, Reservation_fails = 1272
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35915, Miss = 8951 (0.249), PendingHit = 5967 (0.166)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36127, Miss = 8693 (0.241), PendingHit = 6428 (0.178)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37115, Miss = 8704 (0.235), PendingHit = 6537 (0.176)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35746, Miss = 8690 (0.243), PendingHit = 6361 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36288, Miss = 8699 (0.24), PendingHit = 6500 (0.179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36323, Miss = 8942 (0.246), PendingHit = 5842 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35940, Miss = 8696 (0.242), PendingHit = 6385 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37623, Miss = 8698 (0.231), PendingHit = 6362 (0.169)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35842, Miss = 8953 (0.25), PendingHit = 5893 (0.164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36880, Miss = 8699 (0.236), PendingHit = 6462 (0.175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37089, Miss = 8702 (0.235), PendingHit = 6443 (0.174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36600, Miss = 8702 (0.238), PendingHit = 6494 (0.177)
L2 Cache Total Miss Rate = 0.240
Stream 1: L2 Cache Miss Rate = 0.235
Stream 2: L2 Cache Miss Rate = 0.243
Stream 1: Accesses  = 165776
Stream 1: Misses  = 39020
Stream 2: Accesses  = 271712
Stream 2: Misses  = 66109
Stream 1+2: Accesses  = 437488
Stream 1+2: Misses  = 105129
Total Accesses  = 437488
MPKI-CORES
CORE_L2MPKI_0	0.576
CORE_L2MPKI_1	0.386
CORE_L2MPKI_2	0.341
CORE_L2MPKI_3	0.342
CORE_L2MPKI_4	0.398
CORE_L2MPKI_5	0.378
CORE_L2MPKI_6	0.342
CORE_L2MPKI_7	0.308
CORE_L2MPKI_8	0.372
CORE_L2MPKI_9	0.454
CORE_L2MPKI_10	0.292
CORE_L2MPKI_11	0.272
CORE_L2MPKI_12	0.282
CORE_L2MPKI_13	0.277
CORE_L2MPKI_14	0.325
CORE_L2MPKI_15	0.272
CORE_L2MPKI_16	0.278
CORE_L2MPKI_17	0.284
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.277
CORE_L2MPKI_20	0.264
CORE_L2MPKI_21	0.273
CORE_L2MPKI_22	0.301
CORE_L2MPKI_23	0.299
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.276
CORE_L2MPKI_26	0.268
CORE_L2MPKI_27	0.291
CORE_L2MPKI_28	0.296
CORE_L2MPKI_29	0.231
CORE_L2MPKI_30	0.253
CORE_L2MPKI_31	0.255
CORE_L2MPKI_32	0.255
CORE_L2MPKI_33	0.262
CORE_L2MPKI_34	0.292
CORE_L2MPKI_35	0.301
CORE_L2MPKI_36	0.303
CORE_L2MPKI_37	0.271
CORE_L2MPKI_38	0.274
CORE_L2MPKI_39	0.260
CORE_L2MPKI_40	0.262
CORE_L2MPKI_41	0.275
CORE_L2MPKI_42	0.283
CORE_L2MPKI_43	0.285
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.250
CORE_L2MPKI_46	0.258
CORE_L2MPKI_47	0.242
CORE_L2MPKI_48	0.277
CORE_L2MPKI_49	0.254
CORE_L2MPKI_50	0.245
CORE_L2MPKI_51	0.237
CORE_L2MPKI_52	0.233
CORE_L2MPKI_53	0.220
CORE_L2MPKI_54	0.250
CORE_L2MPKI_55	0.270
CORE_L2MPKI_56	0.275
CORE_L2MPKI_57	0.298
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.263
Avg_MPKI_Stream1= 0.316
Avg_MPKI_Stream2= 0.263
MISSES-CORES
CORE_MISSES_0	886
CORE_MISSES_1	512
CORE_MISSES_2	477
CORE_MISSES_3	427
CORE_MISSES_4	597
CORE_MISSES_5	540
CORE_MISSES_6	485
CORE_MISSES_7	360
CORE_MISSES_8	536
CORE_MISSES_9	646
CORE_MISSES_10	1503
CORE_MISSES_11	1391
CORE_MISSES_12	1451
CORE_MISSES_13	1419
CORE_MISSES_14	1691
CORE_MISSES_15	1403
CORE_MISSES_16	1471
CORE_MISSES_17	1478
CORE_MISSES_18	1380
CORE_MISSES_19	1464
CORE_MISSES_20	1637
CORE_MISSES_21	2039
CORE_MISSES_22	1857
CORE_MISSES_23	2239
CORE_MISSES_24	1581
CORE_MISSES_25	2122
CORE_MISSES_26	1665
CORE_MISSES_27	2222
CORE_MISSES_28	1823
CORE_MISSES_29	1718
CORE_MISSES_30	2112
CORE_MISSES_31	2126
CORE_MISSES_32	2143
CORE_MISSES_33	2166
CORE_MISSES_34	2448
CORE_MISSES_35	2527
CORE_MISSES_36	2518
CORE_MISSES_37	2242
CORE_MISSES_38	2333
CORE_MISSES_39	2125
CORE_MISSES_40	2191
CORE_MISSES_41	2317
CORE_MISSES_42	2375
CORE_MISSES_43	2417
CORE_MISSES_44	1977
CORE_MISSES_45	2087
CORE_MISSES_46	2156
CORE_MISSES_47	2034
CORE_MISSES_48	2292
CORE_MISSES_49	2090
CORE_MISSES_50	2049
CORE_MISSES_51	1987
CORE_MISSES_52	1930
CORE_MISSES_53	1823
CORE_MISSES_54	2096
CORE_MISSES_55	2235
CORE_MISSES_56	2354
CORE_MISSES_57	2539
CORE_MISSES_58	2177
CORE_MISSES_59	2243
L2_MISSES = 105129
L2_total_cache_accesses = 437488
L2_total_cache_misses = 105129
L2_total_cache_miss_rate = 0.2403
L2_total_cache_pending_hits = 75674
L2_total_cache_reservation_fails = 16348
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6242
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 808
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2273
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 329
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 276
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9068
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1716689
icnt_total_pkts_simt_to_mem=689244
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      59.5046
gpu_ipc_2 =    1284.7235
gpu_tot_sim_cycle_stream_1 = 286760
gpu_tot_sim_cycle_stream_2 = 286712
gpu_sim_insn_1 = 17063538
gpu_sim_insn_2 = 368345656
gpu_sim_cycle = 286763
gpu_sim_insn = 385409194
gpu_ipc =    1343.9990
gpu_tot_sim_cycle = 286763
gpu_tot_sim_insn = 385409194
gpu_tot_ipc =    1343.9990
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 413508
gpu_stall_icnt2sh    = 1386332
gpu_total_sim_rate=388126

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7446743
	L1I_total_cache_misses = 26119
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13678
L1D_cache:
	L1D_cache_core[0]: Access = 3362, Miss = 2183, Miss_rate = 0.649, Pending_hits = 133, Reservation_fails = 28070
	L1D_cache_core[1]: Access = 3244, Miss = 1963, Miss_rate = 0.605, Pending_hits = 168, Reservation_fails = 25755
	L1D_cache_core[2]: Access = 3102, Miss = 1965, Miss_rate = 0.633, Pending_hits = 201, Reservation_fails = 32531
	L1D_cache_core[3]: Access = 2918, Miss = 1957, Miss_rate = 0.671, Pending_hits = 116, Reservation_fails = 29664
	L1D_cache_core[4]: Access = 3333, Miss = 2216, Miss_rate = 0.665, Pending_hits = 155, Reservation_fails = 30188
	L1D_cache_core[5]: Access = 3492, Miss = 2099, Miss_rate = 0.601, Pending_hits = 183, Reservation_fails = 24155
	L1D_cache_core[6]: Access = 3129, Miss = 2025, Miss_rate = 0.647, Pending_hits = 183, Reservation_fails = 30984
	L1D_cache_core[7]: Access = 2750, Miss = 1857, Miss_rate = 0.675, Pending_hits = 105, Reservation_fails = 33038
	L1D_cache_core[8]: Access = 3205, Miss = 2107, Miss_rate = 0.657, Pending_hits = 133, Reservation_fails = 31605
	L1D_cache_core[9]: Access = 3283, Miss = 2089, Miss_rate = 0.636, Pending_hits = 170, Reservation_fails = 27051
	L1D_cache_core[10]: Access = 5848, Miss = 5592, Miss_rate = 0.956, Pending_hits = 52, Reservation_fails = 64440
	L1D_cache_core[11]: Access = 6027, Miss = 5797, Miss_rate = 0.962, Pending_hits = 11, Reservation_fails = 65920
	L1D_cache_core[12]: Access = 6152, Miss = 5882, Miss_rate = 0.956, Pending_hits = 24, Reservation_fails = 67859
	L1D_cache_core[13]: Access = 6164, Miss = 5963, Miss_rate = 0.967, Pending_hits = 10, Reservation_fails = 61298
	L1D_cache_core[14]: Access = 6135, Miss = 5834, Miss_rate = 0.951, Pending_hits = 37, Reservation_fails = 65469
	L1D_cache_core[15]: Access = 6174, Miss = 5940, Miss_rate = 0.962, Pending_hits = 18, Reservation_fails = 65911
	L1D_cache_core[16]: Access = 6470, Miss = 6184, Miss_rate = 0.956, Pending_hits = 22, Reservation_fails = 63963
	L1D_cache_core[17]: Access = 6119, Miss = 5899, Miss_rate = 0.964, Pending_hits = 26, Reservation_fails = 64132
	L1D_cache_core[18]: Access = 6329, Miss = 6062, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 64470
	L1D_cache_core[19]: Access = 5831, Miss = 5661, Miss_rate = 0.971, Pending_hits = 40, Reservation_fails = 62825
	L1D_cache_core[20]: Access = 6923, Miss = 6839, Miss_rate = 0.988, Pending_hits = 38, Reservation_fails = 67795
	L1D_cache_core[21]: Access = 8212, Miss = 8188, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 78248
	L1D_cache_core[22]: Access = 6978, Miss = 6908, Miss_rate = 0.990, Pending_hits = 25, Reservation_fails = 67162
	L1D_cache_core[23]: Access = 8681, Miss = 8677, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 78523
	L1D_cache_core[24]: Access = 6876, Miss = 6811, Miss_rate = 0.991, Pending_hits = 29, Reservation_fails = 67325
	L1D_cache_core[25]: Access = 8227, Miss = 8224, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 74404
	L1D_cache_core[26]: Access = 6899, Miss = 6849, Miss_rate = 0.993, Pending_hits = 13, Reservation_fails = 65967
	L1D_cache_core[27]: Access = 8515, Miss = 8501, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 75618
	L1D_cache_core[28]: Access = 6859, Miss = 6784, Miss_rate = 0.989, Pending_hits = 39, Reservation_fails = 68960
	L1D_cache_core[29]: Access = 7705, Miss = 7693, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 80472
	L1D_cache_core[30]: Access = 8999, Miss = 8993, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 80467
	L1D_cache_core[31]: Access = 9110, Miss = 9099, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 83158
	L1D_cache_core[32]: Access = 9397, Miss = 9385, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 79134
	L1D_cache_core[33]: Access = 8803, Miss = 8799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79884
	L1D_cache_core[34]: Access = 9081, Miss = 9071, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 81341
	L1D_cache_core[35]: Access = 9158, Miss = 9145, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82310
	L1D_cache_core[36]: Access = 9318, Miss = 9318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82419
	L1D_cache_core[37]: Access = 9233, Miss = 9221, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 84819
	L1D_cache_core[38]: Access = 8933, Miss = 8925, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 79022
	L1D_cache_core[39]: Access = 9096, Miss = 9089, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 84615
	L1D_cache_core[40]: Access = 9163, Miss = 9162, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 84524
	L1D_cache_core[41]: Access = 8931, Miss = 8931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 82267
	L1D_cache_core[42]: Access = 9043, Miss = 9031, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 81997
	L1D_cache_core[43]: Access = 9120, Miss = 9116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76464
	L1D_cache_core[44]: Access = 9271, Miss = 9261, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 78335
	L1D_cache_core[45]: Access = 9001, Miss = 8995, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 83377
	L1D_cache_core[46]: Access = 8879, Miss = 8877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 79310
	L1D_cache_core[47]: Access = 8916, Miss = 8901, Miss_rate = 0.998, Pending_hits = 6, Reservation_fails = 80262
	L1D_cache_core[48]: Access = 9321, Miss = 9303, Miss_rate = 0.998, Pending_hits = 12, Reservation_fails = 84372
	L1D_cache_core[49]: Access = 8926, Miss = 8913, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 84094
	L1D_cache_core[50]: Access = 8990, Miss = 8984, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 80855
	L1D_cache_core[51]: Access = 8782, Miss = 8762, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 79723
	L1D_cache_core[52]: Access = 8982, Miss = 8957, Miss_rate = 0.997, Pending_hits = 19, Reservation_fails = 84272
	L1D_cache_core[53]: Access = 8619, Miss = 8613, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 85188
	L1D_cache_core[54]: Access = 8771, Miss = 8763, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 82204
	L1D_cache_core[55]: Access = 9130, Miss = 9122, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 82823
	L1D_cache_core[56]: Access = 8904, Miss = 8904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 77092
	L1D_cache_core[57]: Access = 9136, Miss = 9126, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 78898
	L1D_cache_core[58]: Access = 9005, Miss = 8999, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 86881
	L1D_cache_core[59]: Access = 9040, Miss = 9017, Miss_rate = 0.997, Pending_hits = 10, Reservation_fails = 77876
	L1D_total_cache_accesses = 440000
	L1D_total_cache_misses = 425531
	L1D_total_cache_miss_rate = 0.9671
	L1D_total_cache_pending_hits = 2112
	L1D_total_cache_reservation_fails = 4111785
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1006171
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 317000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3875726
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1004967
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236059
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7420624
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26119
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13678
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21707, 8375, 911, 894, 911, 881, 911, 866, 755, 754, 755, 754, 754, 754, 754, 754, 754, 751, 754, 750, 754, 752, 754, 738, 754, 750, 754, 752, 754, 736, 754, 727, 752, 722, 752, 722, 744, 722, 742, 722, 714, 714, 714, 714, 714, 714, 714, 714, 
gpgpu_n_tot_thrd_icount = 465520736
gpgpu_n_tot_w_icount = 14547523
gpgpu_n_stall_shd_mem = 4468056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 316999
gpgpu_n_mem_write_global = 117641
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 3686272
gpgpu_n_store_insn = 1210512
gpgpu_n_shmem_insn = 23445128
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31109648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81480
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4384936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8137059	W0_Idle:6543600	W0_Scoreboard:4838349	W1:984	W2:924	W3:864	W4:804	W5:744	W6:684	W7:624	W8:564	W9:23568	W10:444	W11:384	W12:324	W13:24016	W14:949332	W15:120	W16:198527	W17:0	W18:70336	W19:0	W20:26544	W21:0	W22:0	W23:0	W24:1920684	W25:0	W26:72400	W27:0	W28:3218008	W29:0	W30:236672	W31:0	W32:7800143
Warp Occupancy Distribution:
Stall:3238675	W0_Idle:6183936	W0_Scoreboard:2511423	W1:984	W2:924	W3:864	W4:804	W5:744	W6:684	W7:624	W8:564	W9:7144	W10:444	W11:384	W12:324	W13:8316	W14:308472	W15:120	W16:169071	W17:0	W18:19920	W19:0	W20:7560	W21:0	W22:0	W23:0	W24:529512	W25:0	W26:24220	W27:0	W28:1041145	W29:0	W30:77824	W31:0	W32:2838672
Warp Occupancy Distribution:
Stall:4898384	W0_Idle:359664	W0_Scoreboard:2326926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:16424	W10:0	W11:0	W12:0	W13:15700	W14:640860	W15:0	W16:29456	W17:0	W18:50416	W19:0	W20:18984	W21:0	W22:0	W23:0	W24:1391172	W25:0	W26:48180	W27:0	W28:2176863	W29:0	W30:158848	W31:0	W32:4961471
warp_utilization0: 0.427036
warp_utilization1: 0.296896
warp_utilization2: 0.556262
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2535992 {8:316999,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8994440 {40:38912,72:51081,136:27648,}
traffic_breakdown_coretomem[INST_ACC_R] = 23024 {8:2878,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43098672 {136:316902,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 940872 {8:117609,}
traffic_breakdown_memtocore[INST_ACC_R] = 391408 {136:2878,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 308 
averagemflatency_1 = 332 
averagemflatency_2= 293 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 286756 
mrq_lat_table:96172 	6451 	6100 	10525 	19153 	20204 	20111 	12822 	1017 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185740 	207992 	38816 	2021 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	203176 	64594 	58367 	45222 	36550 	22126 	7030 	507 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36781 	246414 	33506 	260 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	15161 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	325 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97        92        98       103        95       101        99       109        89        98        95       100       106       109       114       104 
dram[1]:        94       117       102       100       102        91       108        98        89        98       112        87       108       103        98       107 
dram[2]:       103        95       103        97        95        92       115        99        93        88        99        98       113       106       102       105 
dram[3]:       119        93       102       102        93       101        99       105        96        91        94       109       102        99       109       102 
dram[4]:        98       100        98       101        93       100        97       110        86        92        89       102       107       113       107       104 
dram[5]:        94       112       104       101       106        90       108       102        92        99       111        95        97       104       100       104 
maximum service time to same row:
dram[0]:     11519     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]:  9.031531 11.162921  8.502165 11.975758  8.958526 12.327272  5.785714 10.307693  7.259124  8.337500  5.888571  7.937500  6.268657  8.290983  6.549383  9.235023 
dram[1]: 11.248588 10.505208 11.022346 13.203947 10.321243 12.393750  9.950980  9.483413  7.942857  8.427350  8.567227  9.374408  8.358025  8.742358  9.073395  9.449760 
dram[2]: 10.215384  8.400844 11.637427  9.384615 11.065934  8.671111  9.081081  5.565574  8.502146  6.978947  7.968750  6.127219  8.043478  6.207100  8.784141  7.180272 
dram[3]: 10.714286 10.177665 12.103030 11.540698 11.431034 10.869565  8.209877 10.044555  8.510822  9.323810  9.009132  8.263158  8.592275  7.941176  8.923077  9.259434 
dram[4]:  8.867256 10.740541  9.565854 11.560694  9.349282 10.775401  5.884393  9.660287  7.000000  8.450644  6.522013  7.518518  6.924092  8.805195  6.788462  8.950451 
dram[5]: 11.038674 10.323077 11.701755 11.494253 10.950820 10.840659 11.086957  9.027027  8.450216  9.157408  9.883495  7.880000  8.709957  8.451477  8.800000  9.092592 
average row locality = 192574/21858 = 8.810229
average row locality_1 = 90832/14097 = 6.443357
average row locality_2 = 101742/7761 = 13.109393
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1045      1042      1033      1024      1044      1044      1157      1132      1152      1120      1163      1120      1168      1119      1189      1088 
dram[1]:      1042      1042      1032      1024      1044      1044      1130      1132      1120      1120      1120      1120      1120      1119      1093      1088 
dram[2]:      1042      1042      1032      1024      1044      1050      1130      1157      1120      1152      1120      1164      1120      1166      1088      1187 
dram[3]:      1042      1042      1032      1024      1044      1048      1130      1130      1120      1120      1120      1120      1120      1120      1088      1091 
dram[4]:      1042      1042      1032      1029      1045      1048      1157      1130      1152      1120      1165      1120      1170      1119      1190      1088 
dram[5]:      1036      1042      1034      1034      1044      1048      1132      1130      1120      1120      1120      1120      1120      1119      1092      1088 
total reads: 105107
bank skew: 1190/1024 = 1.16
chip skew: 17649/17390 = 1.01
number of total write accesses:
dram[0]:       960       945       931       952       900       990       868       878       837       881       898       912       932       904       933       916 
dram[1]:       949       975       941       983       948       939       900       869       826       852       919       858       911       883       885       887 
dram[2]:       950       949       958       928       970       901       886       880       861       837       920       907       915       932       906       924 
dram[3]:       983       963       965       961       945       952       865       899       846       838       853       921       882       905       884       872 
dram[4]:       962       945       929       971       909       967       879       889       829       849       909       910       928       915       928       899 
dram[5]:       962       971       967       966       960       925       908       874       832       858       916       850       892       884       888       876 
total reads: 87467
bank skew: 990/826 = 1.20
chip skew: 14637/14525 = 1.01
average mf latency per bank:
dram[0]:        631       575       642       581       704       628       874       750       846       672       769       647       741       648       716       614
dram[1]:        657       572       673       577       732       631       840       751       741       653       716       643       703       635       674       607
dram[2]:        594       652       603       665       642       750       781       924       686       898       648       801       661       797       634       764
dram[3]:        586       664       585       690       652       769       759       876       654       762       649       735       631       739       624       712
dram[4]:        602       614       606       637       683       677       855       790       847       710       754       667       738       674       695       641
dram[5]:        643       623       648       618       713       701       829       821       745       690       708       674       702       659       682       641
maximum mf latency per bank:
dram[0]:       1488      1070      1760      1083      1768      1497      1469      1023      2081      1233      1626      1315      1703      1112      1701      1017
dram[1]:       1067      1016      1179      1161      1478      1662      1286      1257      1197      1576      1391      1379      1217      1361      1157      1002
dram[2]:        990      1601      1019      1395      1566      1775      1092      1629      1357      1807      1407      1774      1109      1949      1084      1772
dram[3]:        938      1153      1014      1267      1678      1490      1302      1272       958      1243      1321      1263      1356      1373      1069      1158
dram[4]:       1357      1279      1315      1414      1786      1580      1443      1113      1933      1228      1758      1440      1538      1142      1570      1099
dram[5]:       1033      1236      1162      1418      1477      1709      1369      1105      1193      1556      1368      1376      1246      1361      1011       894
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312847 n_act=3964 n_pre=3948 n_req=27195 n_req_1=2541 n_req_2=24654 n_req_3=0 n_rd=35280 n_write=22487 bw_util=0.2515 bw_util_1=0.02383 bw_util_2=0.2277 bw_util_3=0 blp=2.357540 blp_1= 1.307227 blp_2= 1.942378 blp_3= -nan
 n_activity=290301 dram_eff=0.328 dram_eff_1=0.03107 dram_eff_2=0.2969 dram_eff_3=0
bk0: 2090a 342242i bk1: 2084a 341679i bk2: 2066a 342293i bk3: 2048a 342878i bk4: 2088a 342350i bk5: 2088a 342273i bk6: 2314a 337299i bk7: 2264a 340932i bk8: 2304a 341171i bk9: 2240a 344450i bk10: 2326a 338456i bk11: 2240a 341345i bk12: 2336a 336838i bk13: 2238a 341351i bk14: 2378a 336962i bk15: 2176a 341423i 
bw_dist = 0.024	0.228	0.000	0.515	0.233
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.40876
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314664 n_act=3295 n_pre=3279 n_req=26769 n_req_1=1899 n_req_2=24870 n_req_3=0 n_rd=34780 n_write=22508 bw_util=0.2483 bw_util_1=0.01852 bw_util_2=0.2298 bw_util_3=0 blp=2.311549 blp_1= 1.163994 blp_2= 1.940651 blp_3= -nan
 n_activity=285515 dram_eff=0.3292 dram_eff_1=0.02455 dram_eff_2=0.3046 dram_eff_3=0
bk0: 2084a 343131i bk1: 2084a 343146i bk2: 2064a 342336i bk3: 2048a 341551i bk4: 2088a 343086i bk5: 2088a 341856i bk6: 2260a 342049i bk7: 2264a 340014i bk8: 2240a 343885i bk9: 2240a 343400i bk10: 2240a 342233i bk11: 2240a 342585i bk12: 2240a 342244i bk13: 2238a 342288i bk14: 2186a 342305i bk15: 2176a 342096i 
bw_dist = 0.019	0.230	0.000	0.506	0.246
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32894
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312719 n_act=4030 n_pre=4014 n_req=27202 n_req_1=2545 n_req_2=24657 n_req_3=0 n_rd=35276 n_write=22487 bw_util=0.2517 bw_util_1=0.02383 bw_util_2=0.2279 bw_util_3=0 blp=2.361346 blp_1= 1.306133 blp_2= 1.944384 blp_3= -nan
 n_activity=290110 dram_eff=0.3284 dram_eff_1=0.03109 dram_eff_2=0.2974 dram_eff_3=0
bk0: 2084a 342523i bk1: 2084a 341358i bk2: 2064a 343151i bk3: 2048a 341861i bk4: 2088a 343022i bk5: 2100a 340888i bk6: 2260a 341760i bk7: 2314a 336294i bk8: 2240a 343755i bk9: 2304a 340646i bk10: 2240a 342360i bk11: 2328a 338105i bk12: 2240a 341564i bk13: 2332a 336264i bk14: 2176a 341171i bk15: 2374a 337324i 
bw_dist = 0.024	0.228	0.000	0.515	0.234
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314526 n_act=3354 n_pre=3338 n_req=26779 n_req_1=1904 n_req_2=24875 n_req_3=0 n_rd=34782 n_write=22526 bw_util=0.2484 bw_util_1=0.01855 bw_util_2=0.2299 bw_util_3=0 blp=2.316039 blp_1= 1.174120 blp_2= 1.941499 blp_3= -nan
 n_activity=286324 dram_eff=0.3284 dram_eff_1=0.02452 dram_eff_2=0.3039 dram_eff_3=0
bk0: 2084a 343359i bk1: 2084a 341723i bk2: 2064a 342818i bk3: 2048a 340491i bk4: 2088a 342398i bk5: 2096a 342397i bk6: 2260a 340428i bk7: 2260a 340786i bk8: 2240a 343907i bk9: 2240a 343852i bk10: 2240a 343258i bk11: 2240a 341462i bk12: 2240a 343097i bk13: 2240a 341383i bk14: 2176a 342478i bk15: 2182a 341698i 
bw_dist = 0.019	0.230	0.000	0.508	0.244
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3492
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=312977 n_act=3912 n_pre=3896 n_req=27209 n_req_1=2559 n_req_2=24650 n_req_3=0 n_rd=35298 n_write=22443 bw_util=0.2516 bw_util_1=0.02397 bw_util_2=0.2277 bw_util_3=0 blp=2.383275 blp_1= 1.321838 blp_2= 1.960410 blp_3= -nan
 n_activity=289176 dram_eff=0.3294 dram_eff_1=0.03138 dram_eff_2=0.298 dram_eff_3=0
bk0: 2084a 341833i bk1: 2084a 340848i bk2: 2064a 342875i bk3: 2058a 341481i bk4: 2090a 341981i bk5: 2096a 342259i bk6: 2314a 337353i bk7: 2260a 341313i bk8: 2304a 341570i bk9: 2240a 343955i bk10: 2330a 339576i bk11: 2240a 340933i bk12: 2340a 337862i bk13: 2238a 340646i bk14: 2380a 335981i bk15: 2176a 340355i 
bw_dist = 0.024	0.228	0.000	0.512	0.236
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.45728
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=378526 n_nop=314633 n_act=3304 n_pre=3288 n_req=26791 n_req_1=1880 n_req_2=24911 n_req_3=0 n_rd=34798 n_write=22503 bw_util=0.2485 bw_util_1=0.01832 bw_util_2=0.2302 bw_util_3=0 blp=2.358907 blp_1= 1.167880 blp_2= 1.988227 blp_3= -nan
 n_activity=285155 dram_eff=0.3298 dram_eff_1=0.02432 dram_eff_2=0.3055 dram_eff_3=0
bk0: 2072a 342663i bk1: 2084a 341522i bk2: 2068a 342034i bk3: 2068a 340760i bk4: 2088a 341463i bk5: 2096a 341208i bk6: 2264a 341961i bk7: 2260a 339494i bk8: 2240a 343478i bk9: 2240a 343081i bk10: 2240a 342855i bk11: 2240a 341261i bk12: 2240a 341397i bk13: 2238a 342410i bk14: 2184a 341390i bk15: 2176a 342274i 
bw_dist = 0.018	0.230	0.000	0.505	0.247
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35915, Miss = 8951, Miss_rate = 0.249, Pending_hits = 5967, Reservation_fails = 1748
L2_cache_bank[1]: Access = 36127, Miss = 8693, Miss_rate = 0.241, Pending_hits = 6428, Reservation_fails = 917
L2_cache_bank[2]: Access = 37115, Miss = 8704, Miss_rate = 0.235, Pending_hits = 6537, Reservation_fails = 1309
L2_cache_bank[3]: Access = 35746, Miss = 8690, Miss_rate = 0.243, Pending_hits = 6361, Reservation_fails = 875
L2_cache_bank[4]: Access = 36288, Miss = 8699, Miss_rate = 0.240, Pending_hits = 6500, Reservation_fails = 1856
L2_cache_bank[5]: Access = 36323, Miss = 8942, Miss_rate = 0.246, Pending_hits = 5842, Reservation_fails = 1978
L2_cache_bank[6]: Access = 35940, Miss = 8696, Miss_rate = 0.242, Pending_hits = 6385, Reservation_fails = 1219
L2_cache_bank[7]: Access = 37623, Miss = 8698, Miss_rate = 0.231, Pending_hits = 6362, Reservation_fails = 1057
L2_cache_bank[8]: Access = 35842, Miss = 8953, Miss_rate = 0.250, Pending_hits = 5893, Reservation_fails = 1475
L2_cache_bank[9]: Access = 36880, Miss = 8699, Miss_rate = 0.236, Pending_hits = 6462, Reservation_fails = 1274
L2_cache_bank[10]: Access = 37089, Miss = 8702, Miss_rate = 0.235, Pending_hits = 6443, Reservation_fails = 1368
L2_cache_bank[11]: Access = 36600, Miss = 8702, Miss_rate = 0.238, Pending_hits = 6494, Reservation_fails = 1272
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35915, Miss = 8951 (0.249), PendingHit = 5967 (0.166)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36127, Miss = 8693 (0.241), PendingHit = 6428 (0.178)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37115, Miss = 8704 (0.235), PendingHit = 6537 (0.176)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35746, Miss = 8690 (0.243), PendingHit = 6361 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36288, Miss = 8699 (0.24), PendingHit = 6500 (0.179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36323, Miss = 8942 (0.246), PendingHit = 5842 (0.161)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35940, Miss = 8696 (0.242), PendingHit = 6385 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37623, Miss = 8698 (0.231), PendingHit = 6362 (0.169)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35842, Miss = 8953 (0.25), PendingHit = 5893 (0.164)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36880, Miss = 8699 (0.236), PendingHit = 6462 (0.175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37089, Miss = 8702 (0.235), PendingHit = 6443 (0.174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36600, Miss = 8702 (0.238), PendingHit = 6494 (0.177)
L2 Cache Total Miss Rate = 0.240
Stream 1: L2 Cache Miss Rate = 0.235
Stream 2: L2 Cache Miss Rate = 0.243
Stream 1: Accesses  = 165776
Stream 1: Misses  = 39020
Stream 2: Accesses  = 271712
Stream 2: Misses  = 66109
Stream 1+2: Accesses  = 437488
Stream 1+2: Misses  = 105129
Total Accesses  = 437488
MPKI-CORES
CORE_L2MPKI_0	0.576
CORE_L2MPKI_1	0.386
CORE_L2MPKI_2	0.341
CORE_L2MPKI_3	0.342
CORE_L2MPKI_4	0.398
CORE_L2MPKI_5	0.378
CORE_L2MPKI_6	0.342
CORE_L2MPKI_7	0.308
CORE_L2MPKI_8	0.372
CORE_L2MPKI_9	0.454
CORE_L2MPKI_10	0.292
CORE_L2MPKI_11	0.272
CORE_L2MPKI_12	0.282
CORE_L2MPKI_13	0.277
CORE_L2MPKI_14	0.325
CORE_L2MPKI_15	0.272
CORE_L2MPKI_16	0.278
CORE_L2MPKI_17	0.284
CORE_L2MPKI_18	0.265
CORE_L2MPKI_19	0.277
CORE_L2MPKI_20	0.264
CORE_L2MPKI_21	0.273
CORE_L2MPKI_22	0.301
CORE_L2MPKI_23	0.299
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.276
CORE_L2MPKI_26	0.268
CORE_L2MPKI_27	0.291
CORE_L2MPKI_28	0.296
CORE_L2MPKI_29	0.231
CORE_L2MPKI_30	0.253
CORE_L2MPKI_31	0.255
CORE_L2MPKI_32	0.255
CORE_L2MPKI_33	0.262
CORE_L2MPKI_34	0.292
CORE_L2MPKI_35	0.301
CORE_L2MPKI_36	0.303
CORE_L2MPKI_37	0.271
CORE_L2MPKI_38	0.274
CORE_L2MPKI_39	0.260
CORE_L2MPKI_40	0.262
CORE_L2MPKI_41	0.275
CORE_L2MPKI_42	0.283
CORE_L2MPKI_43	0.285
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.250
CORE_L2MPKI_46	0.258
CORE_L2MPKI_47	0.242
CORE_L2MPKI_48	0.277
CORE_L2MPKI_49	0.254
CORE_L2MPKI_50	0.245
CORE_L2MPKI_51	0.237
CORE_L2MPKI_52	0.233
CORE_L2MPKI_53	0.220
CORE_L2MPKI_54	0.250
CORE_L2MPKI_55	0.270
CORE_L2MPKI_56	0.275
CORE_L2MPKI_57	0.298
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.263
Avg_MPKI_Stream1= 0.316
Avg_MPKI_Stream2= 0.263
MISSES-CORES
CORE_MISSES_0	886
CORE_MISSES_1	512
CORE_MISSES_2	477
CORE_MISSES_3	427
CORE_MISSES_4	597
CORE_MISSES_5	540
CORE_MISSES_6	485
CORE_MISSES_7	360
CORE_MISSES_8	536
CORE_MISSES_9	646
CORE_MISSES_10	1503
CORE_MISSES_11	1391
CORE_MISSES_12	1451
CORE_MISSES_13	1419
CORE_MISSES_14	1691
CORE_MISSES_15	1403
CORE_MISSES_16	1471
CORE_MISSES_17	1478
CORE_MISSES_18	1380
CORE_MISSES_19	1464
CORE_MISSES_20	1637
CORE_MISSES_21	2039
CORE_MISSES_22	1857
CORE_MISSES_23	2239
CORE_MISSES_24	1581
CORE_MISSES_25	2122
CORE_MISSES_26	1665
CORE_MISSES_27	2222
CORE_MISSES_28	1823
CORE_MISSES_29	1718
CORE_MISSES_30	2112
CORE_MISSES_31	2126
CORE_MISSES_32	2143
CORE_MISSES_33	2166
CORE_MISSES_34	2448
CORE_MISSES_35	2527
CORE_MISSES_36	2518
CORE_MISSES_37	2242
CORE_MISSES_38	2333
CORE_MISSES_39	2125
CORE_MISSES_40	2191
CORE_MISSES_41	2317
CORE_MISSES_42	2375
CORE_MISSES_43	2417
CORE_MISSES_44	1977
CORE_MISSES_45	2087
CORE_MISSES_46	2156
CORE_MISSES_47	2034
CORE_MISSES_48	2292
CORE_MISSES_49	2090
CORE_MISSES_50	2049
CORE_MISSES_51	1987
CORE_MISSES_52	1930
CORE_MISSES_53	1823
CORE_MISSES_54	2096
CORE_MISSES_55	2235
CORE_MISSES_56	2354
CORE_MISSES_57	2539
CORE_MISSES_58	2177
CORE_MISSES_59	2243
L2_MISSES = 105129
L2_total_cache_accesses = 437488
L2_total_cache_misses = 105129
L2_total_cache_miss_rate = 0.2403
L2_total_cache_pending_hits = 75674
L2_total_cache_reservation_fails = 16348
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6242
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 808
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2273
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 329
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 276
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9068
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1716689
icnt_total_pkts_simt_to_mem=689244
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      53.4182
gpu_ipc_2 =    1331.3604
gpu_tot_sim_cycle_stream_1 = 414984
gpu_tot_sim_cycle_stream_2 = 414893
gpu_sim_insn_1 = 22167678
gpu_sim_insn_2 = 552372124
gpu_sim_cycle = 414987
gpu_sim_insn = 574539802
gpu_ipc =    1384.4766
gpu_tot_sim_cycle = 414987
gpu_tot_sim_insn = 574539802
gpu_tot_ipc =    1384.4766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 640184
gpu_stall_icnt2sh    = 2091743
gpu_total_sim_rate=387678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11099507
	L1I_total_cache_misses = 35102
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15417
L1D_cache:
	L1D_cache_core[0]: Access = 4725, Miss = 3024, Miss_rate = 0.640, Pending_hits = 196, Reservation_fails = 37677
	L1D_cache_core[1]: Access = 4431, Miss = 2655, Miss_rate = 0.599, Pending_hits = 236, Reservation_fails = 35387
	L1D_cache_core[2]: Access = 4393, Miss = 2798, Miss_rate = 0.637, Pending_hits = 237, Reservation_fails = 43159
	L1D_cache_core[3]: Access = 3998, Miss = 2621, Miss_rate = 0.656, Pending_hits = 157, Reservation_fails = 37828
	L1D_cache_core[4]: Access = 4521, Miss = 2954, Miss_rate = 0.653, Pending_hits = 220, Reservation_fails = 39487
	L1D_cache_core[5]: Access = 4559, Miss = 2796, Miss_rate = 0.613, Pending_hits = 205, Reservation_fails = 34279
	L1D_cache_core[6]: Access = 4329, Miss = 2752, Miss_rate = 0.636, Pending_hits = 238, Reservation_fails = 41709
	L1D_cache_core[7]: Access = 3934, Miss = 2572, Miss_rate = 0.654, Pending_hits = 177, Reservation_fails = 42453
	L1D_cache_core[8]: Access = 4329, Miss = 2805, Miss_rate = 0.648, Pending_hits = 177, Reservation_fails = 41176
	L1D_cache_core[9]: Access = 4333, Miss = 2731, Miss_rate = 0.630, Pending_hits = 212, Reservation_fails = 35691
	L1D_cache_core[10]: Access = 10031, Miss = 9775, Miss_rate = 0.974, Pending_hits = 52, Reservation_fails = 104190
	L1D_cache_core[11]: Access = 9904, Miss = 9666, Miss_rate = 0.976, Pending_hits = 19, Reservation_fails = 105561
	L1D_cache_core[12]: Access = 10428, Miss = 10150, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 107594
	L1D_cache_core[13]: Access = 10374, Miss = 10168, Miss_rate = 0.980, Pending_hits = 15, Reservation_fails = 99153
	L1D_cache_core[14]: Access = 10131, Miss = 9828, Miss_rate = 0.970, Pending_hits = 37, Reservation_fails = 100940
	L1D_cache_core[15]: Access = 10334, Miss = 10094, Miss_rate = 0.977, Pending_hits = 18, Reservation_fails = 105974
	L1D_cache_core[16]: Access = 10791, Miss = 10501, Miss_rate = 0.973, Pending_hits = 22, Reservation_fails = 103284
	L1D_cache_core[17]: Access = 10264, Miss = 10040, Miss_rate = 0.978, Pending_hits = 26, Reservation_fails = 100291
	L1D_cache_core[18]: Access = 10714, Miss = 10445, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 103311
	L1D_cache_core[19]: Access = 10011, Miss = 9838, Miss_rate = 0.983, Pending_hits = 43, Reservation_fails = 102216
	L1D_cache_core[20]: Access = 10457, Miss = 10373, Miss_rate = 0.992, Pending_hits = 38, Reservation_fails = 105076
	L1D_cache_core[21]: Access = 12377, Miss = 12342, Miss_rate = 0.997, Pending_hits = 21, Reservation_fails = 116121
	L1D_cache_core[22]: Access = 11213, Miss = 11141, Miss_rate = 0.994, Pending_hits = 25, Reservation_fails = 106653
	L1D_cache_core[23]: Access = 12794, Miss = 12790, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 121256
	L1D_cache_core[24]: Access = 10988, Miss = 10915, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 106381
	L1D_cache_core[25]: Access = 12426, Miss = 12419, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 112652
	L1D_cache_core[26]: Access = 11112, Miss = 11061, Miss_rate = 0.995, Pending_hits = 14, Reservation_fails = 105746
	L1D_cache_core[27]: Access = 12543, Miss = 12527, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 115522
	L1D_cache_core[28]: Access = 10891, Miss = 10812, Miss_rate = 0.993, Pending_hits = 39, Reservation_fails = 106587
	L1D_cache_core[29]: Access = 11694, Miss = 11680, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 117826
	L1D_cache_core[30]: Access = 13003, Miss = 12989, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 120343
	L1D_cache_core[31]: Access = 13030, Miss = 13015, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 121279
	L1D_cache_core[32]: Access = 13226, Miss = 13206, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 119201
	L1D_cache_core[33]: Access = 12771, Miss = 12763, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 116191
	L1D_cache_core[34]: Access = 12895, Miss = 12877, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 116692
	L1D_cache_core[35]: Access = 12946, Miss = 12928, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 121010
	L1D_cache_core[36]: Access = 13133, Miss = 13129, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 122440
	L1D_cache_core[37]: Access = 13344, Miss = 13329, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 124253
	L1D_cache_core[38]: Access = 13101, Miss = 13085, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 117107
	L1D_cache_core[39]: Access = 13100, Miss = 13090, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 126043
	L1D_cache_core[40]: Access = 13111, Miss = 13106, Miss_rate = 1.000, Pending_hits = 3, Reservation_fails = 127224
	L1D_cache_core[41]: Access = 12822, Miss = 12811, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 122382
	L1D_cache_core[42]: Access = 12755, Miss = 12739, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 120816
	L1D_cache_core[43]: Access = 12856, Miss = 12852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115708
	L1D_cache_core[44]: Access = 13368, Miss = 13358, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 119682
	L1D_cache_core[45]: Access = 12710, Miss = 12704, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 123266
	L1D_cache_core[46]: Access = 12833, Miss = 12823, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 117775
	L1D_cache_core[47]: Access = 12731, Miss = 12714, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 120849
	L1D_cache_core[48]: Access = 13357, Miss = 13339, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 124346
	L1D_cache_core[49]: Access = 12706, Miss = 12689, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 123995
	L1D_cache_core[50]: Access = 12674, Miss = 12661, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 118422
	L1D_cache_core[51]: Access = 12879, Miss = 12859, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 119463
	L1D_cache_core[52]: Access = 12862, Miss = 12833, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 122148
	L1D_cache_core[53]: Access = 12773, Miss = 12767, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 124906
	L1D_cache_core[54]: Access = 12797, Miss = 12789, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 124842
	L1D_cache_core[55]: Access = 13127, Miss = 13119, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 123929
	L1D_cache_core[56]: Access = 12811, Miss = 12811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116782
	L1D_cache_core[57]: Access = 12965, Miss = 12951, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 117595
	L1D_cache_core[58]: Access = 13122, Miss = 13116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126631
	L1D_cache_core[59]: Access = 13073, Miss = 13047, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 118959
	L1D_total_cache_accesses = 651910
	L1D_total_cache_misses = 632772
	L1D_total_cache_miss_rate = 0.9706
	L1D_total_cache_pending_hits = 2712
	L1D_total_cache_reservation_fails = 6169459
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1505715
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 470124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5810744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1504511
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 162648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 358715
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11064405
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35102
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15417
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31571, 12438, 1224, 1224, 1224, 1224, 1224, 1224, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 918, 918, 918, 918, 918, 918, 918, 918, 
gpgpu_n_tot_thrd_icount = 694185696
gpgpu_n_tot_w_icount = 21693303
gpgpu_n_stall_shd_mem = 6682471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470124
gpgpu_n_mem_write_global = 174758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 5427200
gpgpu_n_store_insn = 1788512
gpgpu_n_shmem_insn = 34151065
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46551120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105336
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6575495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12149365	W0_Idle:8455361	W0_Scoreboard:7013687	W1:1312	W2:1422	W3:1440	W4:1340	W5:1240	W6:1140	W7:1040	W8:940	W9:35436	W10:740	W11:640	W12:540	W13:36068	W14:1424032	W15:200	W16:264341	W17:0	W18:105504	W19:0	W20:39816	W21:0	W22:0	W23:0	W24:2881026	W25:0	W26:108600	W27:0	W28:4827012	W29:0	W30:355008	W31:0	W32:11604468
Warp Occupancy Distribution:
Stall:4932123	W0_Idle:7909284	W0_Scoreboard:3670500	W1:1312	W2:1422	W3:1440	W4:1340	W5:1240	W6:1140	W7:1040	W8:940	W9:12152	W10:740	W11:640	W12:540	W13:13318	W14:502582	W15:200	W16:223517	W17:0	W18:33936	W19:0	W20:12936	W21:0	W22:0	W23:0	W24:927156	W25:0	W26:38960	W27:0	W28:1700441	W29:0	W30:125568	W31:0	W32:4461385
Warp Occupancy Distribution:
Stall:7217242	W0_Idle:546077	W0_Scoreboard:3343187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23284	W10:0	W11:0	W12:0	W13:22750	W14:921450	W15:0	W16:40824	W17:0	W18:71568	W19:0	W20:26880	W21:0	W22:0	W23:0	W24:1953870	W25:0	W26:69640	W27:0	W28:3126571	W29:0	W30:229440	W31:0	W32:7143083
warp_utilization0: 0.439922
warp_utilization1: 0.328125
warp_utilization2: 0.550996
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3760992 {8:470124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13369008 {40:58368,72:74918,136:41472,}
traffic_breakdown_coretomem[INST_ACC_R] = 29736 {8:3717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63936864 {136:470124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1398064 {8:174758,}
traffic_breakdown_memtocore[INST_ACC_R] = 505512 {136:3717,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 309 
averagemflatency_1 = 326 
averagemflatency_2= 298 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 413928 
mrq_lat_table:143833 	9545 	9129 	15717 	28771 	30999 	30031 	18603 	1554 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	271201 	313042 	57988 	2710 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	295853 	96654 	87278 	68492 	56790 	33068 	9901 	622 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	52145 	369315 	48364 	360 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	72310 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	331 	476 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105        98       103        95       101        99       109        91       107        99       100       106       109       114       104 
dram[1]:        96       117       102       100       102        91       108        98        89        98       112        97       108       108       100       107 
dram[2]:       103        95       106        97        95        92       115        99        99        90       100       103       113       106       102       105 
dram[3]:       119        93       102       102        94       101        99       105        98        91        95       109       109        99       109       102 
dram[4]:        98       100        98       101        93       100        97       110        89       105        97       102       107       113       107       104 
dram[5]:        99       112       104       101       106        90       108       102        92       101       111        95        97       107       100       104 
maximum service time to same row:
dram[0]:     12309     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]:  9.057576 11.861111  8.560694 10.996296  8.588758 12.363265  6.647191 10.153584  7.484925  7.908616  6.652079  7.819588  6.767544  8.532394  6.843267  9.338462 
dram[1]: 11.739130 11.302238 10.992593 11.798419 10.164384 12.089431  9.653846  9.147240  7.090909  8.125000  8.228495  9.033334  8.826590  9.440994  9.408805  9.343750 
dram[2]: 10.840580  8.551429 11.066667  9.408946 10.484321  8.642012  9.477707  6.411638  8.075472  7.316953  7.760814  6.880361  8.523809  6.453782  8.765218  7.285378 
dram[3]: 10.520833 10.762589 10.635715 11.265152 10.725632 11.067416  8.566092  9.111445  7.989276  7.928192  8.295264  7.906977  9.653968  8.316940  8.937126  9.194445 
dram[4]:  8.943113 11.342205  9.225000 10.819494  9.385852 11.070110  6.696833  9.452532  7.132850  8.149457  7.234597  7.581048  7.198598  8.802898  6.877506  9.142425 
dram[5]: 11.964000 10.614035 11.029411 10.716846 10.712231 10.863971  9.654952  8.976048  7.531646  8.786550  8.875000  7.567430  9.325153  8.650568  8.949254  9.436708 
average row locality = 288203/32521 = 8.862059
average row locality_1 = 141485/21194 = 6.675710
average row locality_2 = 146718/11327 = 12.952945
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1564      1562      1547      1536      1556      1556      1681      1664      1696      1664      1707      1664      1725      1664      1750      1664 
dram[1]:      1560      1562      1546      1536      1556      1556      1662      1664      1670      1664      1664      1664      1664      1664      1664      1664 
dram[2]:      1560      1562      1546      1536      1556      1562      1662      1683      1664      1696      1664      1708      1664      1724      1664      1749 
dram[3]:      1560      1562      1546      1536      1556      1560      1662      1666      1664      1669      1664      1664      1664      1664      1664      1664 
dram[4]:      1560      1562      1546      1542      1557      1560      1680      1666      1696      1664      1709      1664      1726      1664      1753      1664 
dram[5]:      1552      1562      1548      1548      1556      1560      1664      1666      1669      1664      1664      1664      1664      1664      1664      1664 
total reads: 156511
bank skew: 1753/1536 = 1.14
chip skew: 26213/25960 = 1.01
number of total write accesses:
dram[0]:      1425      1427      1415      1433      1347      1473      1277      1311      1283      1365      1333      1370      1361      1365      1350      1371 
dram[1]:      1410      1467      1422      1449      1412      1418      1350      1318      1294      1326      1397      1317      1390      1376      1328      1326 
dram[2]:      1432      1431      1442      1409      1453      1359      1314      1292      1332      1282      1386      1340      1379      1348      1360      1340 
dram[3]:      1470      1430      1432      1438      1415      1395      1319      1359      1316      1312      1314      1396      1377      1380      1321      1315 
dram[4]:      1427      1421      1406      1455      1362      1440      1280      1321      1257      1335      1344      1376      1355      1373      1335      1353 
dram[5]:      1439      1463      1452      1442      1422      1395      1358      1332      1306      1341      1389      1310      1376      1381      1334      1318 
total reads: 131692
bank skew: 1473/1257 = 1.17
chip skew: 22058/21840 = 1.01
average mf latency per bank:
dram[0]:        614       593       614       591       663       622       822       773       784       664       715       659       714       661       690       649
dram[1]:        672       584       692       585       733       623       860       762       731       648       726       647       725       643       707       635
dram[2]:        604       630       611       630       639       696       794       858       680       819       653       746       659       760       657       725
dram[3]:        607       691       599       716       642       762       769       899       649       755       649       759       641       755       650       741
dram[4]:        594       635       588       649       640       672       813       817       788       691       711       674       711       684       674       677
dram[5]:        652       644       661       635       706       683       848       837       731       684       720       678       725       667       709       675
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1340      1768      1497      1469      1389      2081      1233      1626      1315      1703      1112      1701      1095
dram[1]:       1185      1158      1397      1337      1478      1662      1432      1390      1197      1576      1391      1379      1217      1361      1505      1379
dram[2]:       1505      1601      1203      1470      1566      1775      1452      1629      1357      1807      1407      1774      1109      1949      1084      1772
dram[3]:       1488      1387      1476      1512      1678      1490      1363      1516       983      1243      1321      1354      1356      1373      1163      1666
dram[4]:       1357      1613      1374      1414      1786      1580      1652      1317      1933      1228      1758      1440      1538      1142      1570      1248
dram[5]:       1310      1703      1344      1615      1477      1709      1369      1494      1193      1556      1433      1376      1246      1361      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=450068 n_act=5735 n_pre=5719 n_req=40281 n_req_1=2995 n_req_2=37286 n_req_3=0 n_rd=52400 n_write=33860 bw_util=0.2578 bw_util_1=0.01946 bw_util_2=0.2383 bw_util_3=0 blp=2.378801 blp_1= 1.319528 blp_2= 1.953438 blp_3= -nan
 n_activity=428448 dram_eff=0.3296 dram_eff_1=0.02488 dram_eff_2=0.3047 dram_eff_3=0
bk0: 3128a 492937i bk1: 3124a 492309i bk2: 3094a 492293i bk3: 3072a 492687i bk4: 3112a 492919i bk5: 3112a 493333i bk6: 3362a 489178i bk7: 3328a 492590i bk8: 3392a 492815i bk9: 3328a 494490i bk10: 3414a 488939i bk11: 3328a 490972i bk12: 3450a 486991i bk13: 3328a 491930i bk14: 3500a 486312i bk15: 3328a 490855i 
bw_dist = 0.019	0.238	0.000	0.524	0.218
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.4871
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451653 n_act=5014 n_pre=4998 n_req=39875 n_req_1=2315 n_req_2=37560 n_req_3=0 n_rd=51920 n_write=34197 bw_util=0.2554 bw_util_1=0.01569 bw_util_2=0.2397 bw_util_3=0 blp=2.361968 blp_1= 1.161537 blp_2= 1.969502 blp_3= -nan
 n_activity=422757 dram_eff=0.3309 dram_eff_1=0.02033 dram_eff_2=0.3106 dram_eff_3=0
bk0: 3120a 494423i bk1: 3124a 493158i bk2: 3092a 493076i bk3: 3072a 490829i bk4: 3112a 494179i bk5: 3112a 493034i bk6: 3324a 492635i bk7: 3328a 491026i bk8: 3340a 493445i bk9: 3328a 493318i bk10: 3328a 491802i bk11: 3328a 491468i bk12: 3328a 491989i bk13: 3328a 492432i bk14: 3328a 492010i bk15: 3328a 491986i 
bw_dist = 0.016	0.240	0.000	0.516	0.228
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.43088
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=449890 n_act=5828 n_pre=5812 n_req=40311 n_req_1=3001 n_req_2=37310 n_req_3=0 n_rd=52400 n_write=33852 bw_util=0.258 bw_util_1=0.01947 bw_util_2=0.2386 bw_util_3=0 blp=2.385558 blp_1= 1.332073 blp_2= 1.962110 blp_3= -nan
 n_activity=428705 dram_eff=0.3297 dram_eff_1=0.02488 dram_eff_2=0.3048 dram_eff_3=0
bk0: 3120a 493799i bk1: 3124a 491535i bk2: 3092a 493647i bk3: 3072a 491574i bk4: 3112a 493761i bk5: 3124a 491106i bk6: 3324a 493295i bk7: 3366a 487792i bk8: 3328a 493607i bk9: 3392a 490838i bk10: 3328a 492156i bk11: 3416a 488688i bk12: 3328a 492157i bk13: 3448a 485226i bk14: 3328a 491339i bk15: 3498a 485631i 
bw_dist = 0.019	0.239	0.000	0.525	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.54176
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451310 n_act=5168 n_pre=5152 n_req=39850 n_req_1=2322 n_req_2=37528 n_req_3=0 n_rd=51930 n_write=34222 bw_util=0.2554 bw_util_1=0.01573 bw_util_2=0.2396 bw_util_3=0 blp=2.376218 blp_1= 1.166935 blp_2= 1.973253 blp_3= -nan
 n_activity=424944 dram_eff=0.3292 dram_eff_1=0.02028 dram_eff_2=0.3089 dram_eff_3=0
bk0: 3120a 493647i bk1: 3124a 491612i bk2: 3092a 492265i bk3: 3072a 489773i bk4: 3112a 492760i bk5: 3120a 493457i bk6: 3324a 491687i bk7: 3332a 489769i bk8: 3328a 494667i bk9: 3338a 491858i bk10: 3328a 492258i bk11: 3328a 490086i bk12: 3328a 493558i bk13: 3328a 490455i bk14: 3328a 492393i bk15: 3328a 490386i 
bw_dist = 0.016	0.240	0.000	0.520	0.224
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.43034
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=450237 n_act=5691 n_pre=5675 n_req=40250 n_req_1=3016 n_req_2=37234 n_req_3=0 n_rd=52426 n_write=33753 bw_util=0.2577 bw_util_1=0.01958 bw_util_2=0.2381 bw_util_3=0 blp=2.390678 blp_1= 1.322835 blp_2= 1.964164 blp_3= -nan
 n_activity=427035 dram_eff=0.3305 dram_eff_1=0.02512 dram_eff_2=0.3054 dram_eff_3=0
bk0: 3120a 492782i bk1: 3124a 491426i bk2: 3092a 492922i bk3: 3084a 491522i bk4: 3114a 492297i bk5: 3120a 493365i bk6: 3360a 489622i bk7: 3332a 493284i bk8: 3392a 492586i bk9: 3328a 494023i bk10: 3418a 490859i bk11: 3328a 490454i bk12: 3452a 488101i bk13: 3328a 491270i bk14: 3506a 485176i bk15: 3328a 490109i 
bw_dist = 0.020	0.238	0.000	0.522	0.220
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51904
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451398 n_act=5086 n_pre=5070 n_req=39955 n_req_1=2296 n_req_2=37659 n_req_3=0 n_rd=51946 n_write=34282 bw_util=0.2559 bw_util_1=0.01556 bw_util_2=0.2403 bw_util_3=0 blp=2.401387 blp_1= 1.165458 blp_2= 2.008148 blp_3= -nan
 n_activity=423642 dram_eff=0.3308 dram_eff_1=0.02012 dram_eff_2=0.3107 dram_eff_3=0
bk0: 3104a 493297i bk1: 3124a 491723i bk2: 3096a 492281i bk3: 3096a 489505i bk4: 3112a 492541i bk5: 3120a 492601i bk6: 3328a 491709i bk7: 3332a 490124i bk8: 3338a 492117i bk9: 3328a 493090i bk10: 3328a 491962i bk11: 3328a 489780i bk12: 3328a 491525i bk13: 3328a 492036i bk14: 3328a 490636i bk15: 3328a 492417i 
bw_dist = 0.016	0.240	0.000	0.518	0.227
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.42838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52437, Miss = 13226, Miss_rate = 0.252, Pending_hits = 8755, Reservation_fails = 2446
L2_cache_bank[1]: Access = 53840, Miss = 12974, Miss_rate = 0.241, Pending_hits = 9472, Reservation_fails = 1864
L2_cache_bank[2]: Access = 55223, Miss = 12986, Miss_rate = 0.235, Pending_hits = 9621, Reservation_fails = 2018
L2_cache_bank[3]: Access = 53296, Miss = 12974, Miss_rate = 0.243, Pending_hits = 9481, Reservation_fails = 1641
L2_cache_bank[4]: Access = 54058, Miss = 12980, Miss_rate = 0.240, Pending_hits = 9613, Reservation_fails = 2774
L2_cache_bank[5]: Access = 53094, Miss = 13220, Miss_rate = 0.249, Pending_hits = 8690, Reservation_fails = 3262
L2_cache_bank[6]: Access = 53552, Miss = 12980, Miss_rate = 0.242, Pending_hits = 9531, Reservation_fails = 1782
L2_cache_bank[7]: Access = 56036, Miss = 12985, Miss_rate = 0.232, Pending_hits = 9411, Reservation_fails = 2014
L2_cache_bank[8]: Access = 52340, Miss = 13227, Miss_rate = 0.253, Pending_hits = 8639, Reservation_fails = 2188
L2_cache_bank[9]: Access = 54996, Miss = 12986, Miss_rate = 0.236, Pending_hits = 9530, Reservation_fails = 2425
L2_cache_bank[10]: Access = 55203, Miss = 12981, Miss_rate = 0.235, Pending_hits = 9531, Reservation_fails = 1881
L2_cache_bank[11]: Access = 54584, Miss = 12992, Miss_rate = 0.238, Pending_hits = 9691, Reservation_fails = 2197
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52437, Miss = 13226 (0.252), PendingHit = 8755 (0.167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53840, Miss = 12974 (0.241), PendingHit = 9472 (0.176)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55223, Miss = 12986 (0.235), PendingHit = 9621 (0.174)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53296, Miss = 12974 (0.243), PendingHit = 9481 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54058, Miss = 12980 (0.24), PendingHit = 9613 (0.178)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53094, Miss = 13220 (0.249), PendingHit = 8690 (0.164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53552, Miss = 12980 (0.242), PendingHit = 9531 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56036, Miss = 12985 (0.232), PendingHit = 9411 (0.168)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52340, Miss = 13227 (0.253), PendingHit = 8639 (0.165)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54996, Miss = 12986 (0.236), PendingHit = 9530 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55203, Miss = 12981 (0.235), PendingHit = 9531 (0.173)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54584, Miss = 12992 (0.238), PendingHit = 9691 (0.178)
L2 Cache Total Miss Rate = 0.241
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.243
Stream 1: Accesses  = 258780
Stream 1: Misses  = 61746
Stream 2: Accesses  = 389879
Stream 2: Misses  = 94765
Stream 1+2: Accesses  = 648659
Stream 1+2: Misses  = 156511
Total Accesses  = 648659
MPKI-CORES
CORE_L2MPKI_0	0.587
CORE_L2MPKI_1	0.444
CORE_L2MPKI_2	0.376
CORE_L2MPKI_3	0.348
CORE_L2MPKI_4	0.410
CORE_L2MPKI_5	0.364
CORE_L2MPKI_6	0.342
CORE_L2MPKI_7	0.349
CORE_L2MPKI_8	0.348
CORE_L2MPKI_9	0.443
CORE_L2MPKI_10	0.281
CORE_L2MPKI_11	0.269
CORE_L2MPKI_12	0.292
CORE_L2MPKI_13	0.283
CORE_L2MPKI_14	0.300
CORE_L2MPKI_15	0.265
CORE_L2MPKI_16	0.294
CORE_L2MPKI_17	0.299
CORE_L2MPKI_18	0.251
CORE_L2MPKI_19	0.283
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.282
CORE_L2MPKI_22	0.313
CORE_L2MPKI_23	0.280
CORE_L2MPKI_24	0.248
CORE_L2MPKI_25	0.279
CORE_L2MPKI_26	0.250
CORE_L2MPKI_27	0.282
CORE_L2MPKI_28	0.270
CORE_L2MPKI_29	0.254
CORE_L2MPKI_30	0.249
CORE_L2MPKI_31	0.240
CORE_L2MPKI_32	0.263
CORE_L2MPKI_33	0.261
CORE_L2MPKI_34	0.281
CORE_L2MPKI_35	0.281
CORE_L2MPKI_36	0.292
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.275
CORE_L2MPKI_39	0.278
CORE_L2MPKI_40	0.265
CORE_L2MPKI_41	0.256
CORE_L2MPKI_42	0.282
CORE_L2MPKI_43	0.274
CORE_L2MPKI_44	0.225
CORE_L2MPKI_45	0.247
CORE_L2MPKI_46	0.277
CORE_L2MPKI_47	0.259
CORE_L2MPKI_48	0.270
CORE_L2MPKI_49	0.241
CORE_L2MPKI_50	0.247
CORE_L2MPKI_51	0.246
CORE_L2MPKI_52	0.247
CORE_L2MPKI_53	0.240
CORE_L2MPKI_54	0.246
CORE_L2MPKI_55	0.285
CORE_L2MPKI_56	0.270
CORE_L2MPKI_57	0.277
CORE_L2MPKI_58	0.271
CORE_L2MPKI_59	0.280
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.263
MISSES-CORES
CORE_MISSES_0	1272
CORE_MISSES_1	814
CORE_MISSES_2	744
CORE_MISSES_3	586
CORE_MISSES_4	833
CORE_MISSES_5	686
CORE_MISSES_6	669
CORE_MISSES_7	579
CORE_MISSES_8	679
CORE_MISSES_9	819
CORE_MISSES_10	2485
CORE_MISSES_11	2400
CORE_MISSES_12	2582
CORE_MISSES_13	2509
CORE_MISSES_14	2695
CORE_MISSES_15	2347
CORE_MISSES_16	2659
CORE_MISSES_17	2700
CORE_MISSES_18	2254
CORE_MISSES_19	2552
CORE_MISSES_20	2594
CORE_MISSES_21	3177
CORE_MISSES_22	3092
CORE_MISSES_23	3129
CORE_MISSES_24	2478
CORE_MISSES_25	3195
CORE_MISSES_26	2477
CORE_MISSES_27	3204
CORE_MISSES_28	2671
CORE_MISSES_29	2865
CORE_MISSES_30	2977
CORE_MISSES_31	2874
CORE_MISSES_32	3155
CORE_MISSES_33	3138
CORE_MISSES_34	3419
CORE_MISSES_35	3381
CORE_MISSES_36	3508
CORE_MISSES_37	3255
CORE_MISSES_38	3347
CORE_MISSES_39	3286
CORE_MISSES_40	3176
CORE_MISSES_41	3083
CORE_MISSES_42	3395
CORE_MISSES_43	3291
CORE_MISSES_44	2703
CORE_MISSES_45	2930
CORE_MISSES_46	3324
CORE_MISSES_47	3116
CORE_MISSES_48	3194
CORE_MISSES_49	2855
CORE_MISSES_50	2974
CORE_MISSES_51	2949
CORE_MISSES_52	2961
CORE_MISSES_53	2858
CORE_MISSES_54	2946
CORE_MISSES_55	3383
CORE_MISSES_56	3275
CORE_MISSES_57	3367
CORE_MISSES_58	3243
CORE_MISSES_59	3402
L2_MISSES = 156511
L2_total_cache_accesses = 648659
L2_total_cache_misses = 156511
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 111965
L2_total_cache_reservation_fails = 26492
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9686
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 33528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1323
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2842
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 501
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15253
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2544143
icnt_total_pkts_simt_to_mem=1022751
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      53.4182
gpu_ipc_2 =    1331.3604
gpu_tot_sim_cycle_stream_1 = 414984
gpu_tot_sim_cycle_stream_2 = 414893
gpu_sim_insn_1 = 22167678
gpu_sim_insn_2 = 552372124
gpu_sim_cycle = 414987
gpu_sim_insn = 574539802
gpu_ipc =    1384.4766
gpu_tot_sim_cycle = 414987
gpu_tot_sim_insn = 574539802
gpu_tot_ipc =    1384.4766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 640184
gpu_stall_icnt2sh    = 2091743
gpu_total_sim_rate=387678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11099507
	L1I_total_cache_misses = 35102
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15417
L1D_cache:
	L1D_cache_core[0]: Access = 4725, Miss = 3024, Miss_rate = 0.640, Pending_hits = 196, Reservation_fails = 37677
	L1D_cache_core[1]: Access = 4431, Miss = 2655, Miss_rate = 0.599, Pending_hits = 236, Reservation_fails = 35387
	L1D_cache_core[2]: Access = 4393, Miss = 2798, Miss_rate = 0.637, Pending_hits = 237, Reservation_fails = 43159
	L1D_cache_core[3]: Access = 3998, Miss = 2621, Miss_rate = 0.656, Pending_hits = 157, Reservation_fails = 37828
	L1D_cache_core[4]: Access = 4521, Miss = 2954, Miss_rate = 0.653, Pending_hits = 220, Reservation_fails = 39487
	L1D_cache_core[5]: Access = 4559, Miss = 2796, Miss_rate = 0.613, Pending_hits = 205, Reservation_fails = 34279
	L1D_cache_core[6]: Access = 4329, Miss = 2752, Miss_rate = 0.636, Pending_hits = 238, Reservation_fails = 41709
	L1D_cache_core[7]: Access = 3934, Miss = 2572, Miss_rate = 0.654, Pending_hits = 177, Reservation_fails = 42453
	L1D_cache_core[8]: Access = 4329, Miss = 2805, Miss_rate = 0.648, Pending_hits = 177, Reservation_fails = 41176
	L1D_cache_core[9]: Access = 4333, Miss = 2731, Miss_rate = 0.630, Pending_hits = 212, Reservation_fails = 35691
	L1D_cache_core[10]: Access = 10031, Miss = 9775, Miss_rate = 0.974, Pending_hits = 52, Reservation_fails = 104190
	L1D_cache_core[11]: Access = 9904, Miss = 9666, Miss_rate = 0.976, Pending_hits = 19, Reservation_fails = 105561
	L1D_cache_core[12]: Access = 10428, Miss = 10150, Miss_rate = 0.973, Pending_hits = 30, Reservation_fails = 107594
	L1D_cache_core[13]: Access = 10374, Miss = 10168, Miss_rate = 0.980, Pending_hits = 15, Reservation_fails = 99153
	L1D_cache_core[14]: Access = 10131, Miss = 9828, Miss_rate = 0.970, Pending_hits = 37, Reservation_fails = 100940
	L1D_cache_core[15]: Access = 10334, Miss = 10094, Miss_rate = 0.977, Pending_hits = 18, Reservation_fails = 105974
	L1D_cache_core[16]: Access = 10791, Miss = 10501, Miss_rate = 0.973, Pending_hits = 22, Reservation_fails = 103284
	L1D_cache_core[17]: Access = 10264, Miss = 10040, Miss_rate = 0.978, Pending_hits = 26, Reservation_fails = 100291
	L1D_cache_core[18]: Access = 10714, Miss = 10445, Miss_rate = 0.975, Pending_hits = 40, Reservation_fails = 103311
	L1D_cache_core[19]: Access = 10011, Miss = 9838, Miss_rate = 0.983, Pending_hits = 43, Reservation_fails = 102216
	L1D_cache_core[20]: Access = 10457, Miss = 10373, Miss_rate = 0.992, Pending_hits = 38, Reservation_fails = 105076
	L1D_cache_core[21]: Access = 12377, Miss = 12342, Miss_rate = 0.997, Pending_hits = 21, Reservation_fails = 116121
	L1D_cache_core[22]: Access = 11213, Miss = 11141, Miss_rate = 0.994, Pending_hits = 25, Reservation_fails = 106653
	L1D_cache_core[23]: Access = 12794, Miss = 12790, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 121256
	L1D_cache_core[24]: Access = 10988, Miss = 10915, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 106381
	L1D_cache_core[25]: Access = 12426, Miss = 12419, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 112652
	L1D_cache_core[26]: Access = 11112, Miss = 11061, Miss_rate = 0.995, Pending_hits = 14, Reservation_fails = 105746
	L1D_cache_core[27]: Access = 12543, Miss = 12527, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 115522
	L1D_cache_core[28]: Access = 10891, Miss = 10812, Miss_rate = 0.993, Pending_hits = 39, Reservation_fails = 106587
	L1D_cache_core[29]: Access = 11694, Miss = 11680, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 117826
	L1D_cache_core[30]: Access = 13003, Miss = 12989, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 120343
	L1D_cache_core[31]: Access = 13030, Miss = 13015, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 121279
	L1D_cache_core[32]: Access = 13226, Miss = 13206, Miss_rate = 0.998, Pending_hits = 8, Reservation_fails = 119201
	L1D_cache_core[33]: Access = 12771, Miss = 12763, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 116191
	L1D_cache_core[34]: Access = 12895, Miss = 12877, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 116692
	L1D_cache_core[35]: Access = 12946, Miss = 12928, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 121010
	L1D_cache_core[36]: Access = 13133, Miss = 13129, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 122440
	L1D_cache_core[37]: Access = 13344, Miss = 13329, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 124253
	L1D_cache_core[38]: Access = 13101, Miss = 13085, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 117107
	L1D_cache_core[39]: Access = 13100, Miss = 13090, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 126043
	L1D_cache_core[40]: Access = 13111, Miss = 13106, Miss_rate = 1.000, Pending_hits = 3, Reservation_fails = 127224
	L1D_cache_core[41]: Access = 12822, Miss = 12811, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 122382
	L1D_cache_core[42]: Access = 12755, Miss = 12739, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 120816
	L1D_cache_core[43]: Access = 12856, Miss = 12852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 115708
	L1D_cache_core[44]: Access = 13368, Miss = 13358, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 119682
	L1D_cache_core[45]: Access = 12710, Miss = 12704, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 123266
	L1D_cache_core[46]: Access = 12833, Miss = 12823, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 117775
	L1D_cache_core[47]: Access = 12731, Miss = 12714, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 120849
	L1D_cache_core[48]: Access = 13357, Miss = 13339, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 124346
	L1D_cache_core[49]: Access = 12706, Miss = 12689, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 123995
	L1D_cache_core[50]: Access = 12674, Miss = 12661, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 118422
	L1D_cache_core[51]: Access = 12879, Miss = 12859, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 119463
	L1D_cache_core[52]: Access = 12862, Miss = 12833, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 122148
	L1D_cache_core[53]: Access = 12773, Miss = 12767, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 124906
	L1D_cache_core[54]: Access = 12797, Miss = 12789, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 124842
	L1D_cache_core[55]: Access = 13127, Miss = 13119, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 123929
	L1D_cache_core[56]: Access = 12811, Miss = 12811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116782
	L1D_cache_core[57]: Access = 12965, Miss = 12951, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 117595
	L1D_cache_core[58]: Access = 13122, Miss = 13116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126631
	L1D_cache_core[59]: Access = 13073, Miss = 13047, Miss_rate = 0.998, Pending_hits = 10, Reservation_fails = 118959
	L1D_total_cache_accesses = 651910
	L1D_total_cache_misses = 632772
	L1D_total_cache_miss_rate = 0.9706
	L1D_total_cache_pending_hits = 2712
	L1D_total_cache_reservation_fails = 6169459
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 1505715
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 470124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5810744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1504511
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 162648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 358715
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11064405
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35102
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15417
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
31571, 12438, 1224, 1224, 1224, 1224, 1224, 1224, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1122, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 918, 918, 918, 918, 918, 918, 918, 918, 
gpgpu_n_tot_thrd_icount = 694185696
gpgpu_n_tot_w_icount = 21693303
gpgpu_n_stall_shd_mem = 6682471
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470124
gpgpu_n_mem_write_global = 174758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 5427200
gpgpu_n_store_insn = 1788512
gpgpu_n_shmem_insn = 34151065
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46551120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105336
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6575495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12149365	W0_Idle:8455361	W0_Scoreboard:7013687	W1:1312	W2:1422	W3:1440	W4:1340	W5:1240	W6:1140	W7:1040	W8:940	W9:35436	W10:740	W11:640	W12:540	W13:36068	W14:1424032	W15:200	W16:264341	W17:0	W18:105504	W19:0	W20:39816	W21:0	W22:0	W23:0	W24:2881026	W25:0	W26:108600	W27:0	W28:4827012	W29:0	W30:355008	W31:0	W32:11604468
Warp Occupancy Distribution:
Stall:4932123	W0_Idle:7909284	W0_Scoreboard:3670500	W1:1312	W2:1422	W3:1440	W4:1340	W5:1240	W6:1140	W7:1040	W8:940	W9:12152	W10:740	W11:640	W12:540	W13:13318	W14:502582	W15:200	W16:223517	W17:0	W18:33936	W19:0	W20:12936	W21:0	W22:0	W23:0	W24:927156	W25:0	W26:38960	W27:0	W28:1700441	W29:0	W30:125568	W31:0	W32:4461385
Warp Occupancy Distribution:
Stall:7217242	W0_Idle:546077	W0_Scoreboard:3343187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:23284	W10:0	W11:0	W12:0	W13:22750	W14:921450	W15:0	W16:40824	W17:0	W18:71568	W19:0	W20:26880	W21:0	W22:0	W23:0	W24:1953870	W25:0	W26:69640	W27:0	W28:3126571	W29:0	W30:229440	W31:0	W32:7143083
warp_utilization0: 0.439922
warp_utilization1: 0.328125
warp_utilization2: 0.550996
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3760992 {8:470124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13369008 {40:58368,72:74918,136:41472,}
traffic_breakdown_coretomem[INST_ACC_R] = 29736 {8:3717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63936864 {136:470124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1398064 {8:174758,}
traffic_breakdown_memtocore[INST_ACC_R] = 505512 {136:3717,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 309 
averagemflatency_1 = 326 
averagemflatency_2= 298 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 413928 
mrq_lat_table:143833 	9545 	9129 	15717 	28771 	30999 	30031 	18603 	1554 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	271201 	313042 	57988 	2710 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	295853 	96654 	87278 	68492 	56790 	33068 	9901 	622 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	52145 	369315 	48364 	360 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	72310 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	331 	476 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105        98       103        95       101        99       109        91       107        99       100       106       109       114       104 
dram[1]:        96       117       102       100       102        91       108        98        89        98       112        97       108       108       100       107 
dram[2]:       103        95       106        97        95        92       115        99        99        90       100       103       113       106       102       105 
dram[3]:       119        93       102       102        94       101        99       105        98        91        95       109       109        99       109       102 
dram[4]:        98       100        98       101        93       100        97       110        89       105        97       102       107       113       107       104 
dram[5]:        99       112       104       101       106        90       108       102        92       101       111        95        97       107       100       104 
maximum service time to same row:
dram[0]:     12309     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]:  9.057576 11.861111  8.560694 10.996296  8.588758 12.363265  6.647191 10.153584  7.484925  7.908616  6.652079  7.819588  6.767544  8.532394  6.843267  9.338462 
dram[1]: 11.739130 11.302238 10.992593 11.798419 10.164384 12.089431  9.653846  9.147240  7.090909  8.125000  8.228495  9.033334  8.826590  9.440994  9.408805  9.343750 
dram[2]: 10.840580  8.551429 11.066667  9.408946 10.484321  8.642012  9.477707  6.411638  8.075472  7.316953  7.760814  6.880361  8.523809  6.453782  8.765218  7.285378 
dram[3]: 10.520833 10.762589 10.635715 11.265152 10.725632 11.067416  8.566092  9.111445  7.989276  7.928192  8.295264  7.906977  9.653968  8.316940  8.937126  9.194445 
dram[4]:  8.943113 11.342205  9.225000 10.819494  9.385852 11.070110  6.696833  9.452532  7.132850  8.149457  7.234597  7.581048  7.198598  8.802898  6.877506  9.142425 
dram[5]: 11.964000 10.614035 11.029411 10.716846 10.712231 10.863971  9.654952  8.976048  7.531646  8.786550  8.875000  7.567430  9.325153  8.650568  8.949254  9.436708 
average row locality = 288203/32521 = 8.862059
average row locality_1 = 141485/21194 = 6.675710
average row locality_2 = 146718/11327 = 12.952945
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1564      1562      1547      1536      1556      1556      1681      1664      1696      1664      1707      1664      1725      1664      1750      1664 
dram[1]:      1560      1562      1546      1536      1556      1556      1662      1664      1670      1664      1664      1664      1664      1664      1664      1664 
dram[2]:      1560      1562      1546      1536      1556      1562      1662      1683      1664      1696      1664      1708      1664      1724      1664      1749 
dram[3]:      1560      1562      1546      1536      1556      1560      1662      1666      1664      1669      1664      1664      1664      1664      1664      1664 
dram[4]:      1560      1562      1546      1542      1557      1560      1680      1666      1696      1664      1709      1664      1726      1664      1753      1664 
dram[5]:      1552      1562      1548      1548      1556      1560      1664      1666      1669      1664      1664      1664      1664      1664      1664      1664 
total reads: 156511
bank skew: 1753/1536 = 1.14
chip skew: 26213/25960 = 1.01
number of total write accesses:
dram[0]:      1425      1427      1415      1433      1347      1473      1277      1311      1283      1365      1333      1370      1361      1365      1350      1371 
dram[1]:      1410      1467      1422      1449      1412      1418      1350      1318      1294      1326      1397      1317      1390      1376      1328      1326 
dram[2]:      1432      1431      1442      1409      1453      1359      1314      1292      1332      1282      1386      1340      1379      1348      1360      1340 
dram[3]:      1470      1430      1432      1438      1415      1395      1319      1359      1316      1312      1314      1396      1377      1380      1321      1315 
dram[4]:      1427      1421      1406      1455      1362      1440      1280      1321      1257      1335      1344      1376      1355      1373      1335      1353 
dram[5]:      1439      1463      1452      1442      1422      1395      1358      1332      1306      1341      1389      1310      1376      1381      1334      1318 
total reads: 131692
bank skew: 1473/1257 = 1.17
chip skew: 22058/21840 = 1.01
average mf latency per bank:
dram[0]:        614       593       614       591       663       622       822       773       784       664       715       659       714       661       690       649
dram[1]:        672       584       692       585       733       623       860       762       731       648       726       647       725       643       707       635
dram[2]:        604       630       611       630       639       696       794       858       680       819       653       746       659       760       657       725
dram[3]:        607       691       599       716       642       762       769       899       649       755       649       759       641       755       650       741
dram[4]:        594       635       588       649       640       672       813       817       788       691       711       674       711       684       674       677
dram[5]:        652       644       661       635       706       683       848       837       731       684       720       678       725       667       709       675
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1340      1768      1497      1469      1389      2081      1233      1626      1315      1703      1112      1701      1095
dram[1]:       1185      1158      1397      1337      1478      1662      1432      1390      1197      1576      1391      1379      1217      1361      1505      1379
dram[2]:       1505      1601      1203      1470      1566      1775      1452      1629      1357      1807      1407      1774      1109      1949      1084      1772
dram[3]:       1488      1387      1476      1512      1678      1490      1363      1516       983      1243      1321      1354      1356      1373      1163      1666
dram[4]:       1357      1613      1374      1414      1786      1580      1652      1317      1933      1228      1758      1440      1538      1142      1570      1248
dram[5]:       1310      1703      1344      1615      1477      1709      1369      1494      1193      1556      1433      1376      1246      1361      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=450068 n_act=5735 n_pre=5719 n_req=40281 n_req_1=2995 n_req_2=37286 n_req_3=0 n_rd=52400 n_write=33860 bw_util=0.2578 bw_util_1=0.01946 bw_util_2=0.2383 bw_util_3=0 blp=2.378801 blp_1= 1.319528 blp_2= 1.953438 blp_3= -nan
 n_activity=428448 dram_eff=0.3296 dram_eff_1=0.02488 dram_eff_2=0.3047 dram_eff_3=0
bk0: 3128a 492937i bk1: 3124a 492309i bk2: 3094a 492293i bk3: 3072a 492687i bk4: 3112a 492919i bk5: 3112a 493333i bk6: 3362a 489178i bk7: 3328a 492590i bk8: 3392a 492815i bk9: 3328a 494490i bk10: 3414a 488939i bk11: 3328a 490972i bk12: 3450a 486991i bk13: 3328a 491930i bk14: 3500a 486312i bk15: 3328a 490855i 
bw_dist = 0.019	0.238	0.000	0.524	0.218
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.4871
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451653 n_act=5014 n_pre=4998 n_req=39875 n_req_1=2315 n_req_2=37560 n_req_3=0 n_rd=51920 n_write=34197 bw_util=0.2554 bw_util_1=0.01569 bw_util_2=0.2397 bw_util_3=0 blp=2.361968 blp_1= 1.161537 blp_2= 1.969502 blp_3= -nan
 n_activity=422757 dram_eff=0.3309 dram_eff_1=0.02033 dram_eff_2=0.3106 dram_eff_3=0
bk0: 3120a 494423i bk1: 3124a 493158i bk2: 3092a 493076i bk3: 3072a 490829i bk4: 3112a 494179i bk5: 3112a 493034i bk6: 3324a 492635i bk7: 3328a 491026i bk8: 3340a 493445i bk9: 3328a 493318i bk10: 3328a 491802i bk11: 3328a 491468i bk12: 3328a 491989i bk13: 3328a 492432i bk14: 3328a 492010i bk15: 3328a 491986i 
bw_dist = 0.016	0.240	0.000	0.516	0.228
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.43088
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=449890 n_act=5828 n_pre=5812 n_req=40311 n_req_1=3001 n_req_2=37310 n_req_3=0 n_rd=52400 n_write=33852 bw_util=0.258 bw_util_1=0.01947 bw_util_2=0.2386 bw_util_3=0 blp=2.385558 blp_1= 1.332073 blp_2= 1.962110 blp_3= -nan
 n_activity=428705 dram_eff=0.3297 dram_eff_1=0.02488 dram_eff_2=0.3048 dram_eff_3=0
bk0: 3120a 493799i bk1: 3124a 491535i bk2: 3092a 493647i bk3: 3072a 491574i bk4: 3112a 493761i bk5: 3124a 491106i bk6: 3324a 493295i bk7: 3366a 487792i bk8: 3328a 493607i bk9: 3392a 490838i bk10: 3328a 492156i bk11: 3416a 488688i bk12: 3328a 492157i bk13: 3448a 485226i bk14: 3328a 491339i bk15: 3498a 485631i 
bw_dist = 0.019	0.239	0.000	0.525	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.54176
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451310 n_act=5168 n_pre=5152 n_req=39850 n_req_1=2322 n_req_2=37528 n_req_3=0 n_rd=51930 n_write=34222 bw_util=0.2554 bw_util_1=0.01573 bw_util_2=0.2396 bw_util_3=0 blp=2.376218 blp_1= 1.166935 blp_2= 1.973253 blp_3= -nan
 n_activity=424944 dram_eff=0.3292 dram_eff_1=0.02028 dram_eff_2=0.3089 dram_eff_3=0
bk0: 3120a 493647i bk1: 3124a 491612i bk2: 3092a 492265i bk3: 3072a 489773i bk4: 3112a 492760i bk5: 3120a 493457i bk6: 3324a 491687i bk7: 3332a 489769i bk8: 3328a 494667i bk9: 3338a 491858i bk10: 3328a 492258i bk11: 3328a 490086i bk12: 3328a 493558i bk13: 3328a 490455i bk14: 3328a 492393i bk15: 3328a 490386i 
bw_dist = 0.016	0.240	0.000	0.520	0.224
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.43034
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=450237 n_act=5691 n_pre=5675 n_req=40250 n_req_1=3016 n_req_2=37234 n_req_3=0 n_rd=52426 n_write=33753 bw_util=0.2577 bw_util_1=0.01958 bw_util_2=0.2381 bw_util_3=0 blp=2.390678 blp_1= 1.322835 blp_2= 1.964164 blp_3= -nan
 n_activity=427035 dram_eff=0.3305 dram_eff_1=0.02512 dram_eff_2=0.3054 dram_eff_3=0
bk0: 3120a 492782i bk1: 3124a 491426i bk2: 3092a 492922i bk3: 3084a 491522i bk4: 3114a 492297i bk5: 3120a 493365i bk6: 3360a 489622i bk7: 3332a 493284i bk8: 3392a 492586i bk9: 3328a 494023i bk10: 3418a 490859i bk11: 3328a 490454i bk12: 3452a 488101i bk13: 3328a 491270i bk14: 3506a 485176i bk15: 3328a 490109i 
bw_dist = 0.020	0.238	0.000	0.522	0.220
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51904
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547782 n_nop=451398 n_act=5086 n_pre=5070 n_req=39955 n_req_1=2296 n_req_2=37659 n_req_3=0 n_rd=51946 n_write=34282 bw_util=0.2559 bw_util_1=0.01556 bw_util_2=0.2403 bw_util_3=0 blp=2.401387 blp_1= 1.165458 blp_2= 2.008148 blp_3= -nan
 n_activity=423642 dram_eff=0.3308 dram_eff_1=0.02012 dram_eff_2=0.3107 dram_eff_3=0
bk0: 3104a 493297i bk1: 3124a 491723i bk2: 3096a 492281i bk3: 3096a 489505i bk4: 3112a 492541i bk5: 3120a 492601i bk6: 3328a 491709i bk7: 3332a 490124i bk8: 3338a 492117i bk9: 3328a 493090i bk10: 3328a 491962i bk11: 3328a 489780i bk12: 3328a 491525i bk13: 3328a 492036i bk14: 3328a 490636i bk15: 3328a 492417i 
bw_dist = 0.016	0.240	0.000	0.518	0.227
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.42838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52437, Miss = 13226, Miss_rate = 0.252, Pending_hits = 8755, Reservation_fails = 2446
L2_cache_bank[1]: Access = 53840, Miss = 12974, Miss_rate = 0.241, Pending_hits = 9472, Reservation_fails = 1864
L2_cache_bank[2]: Access = 55223, Miss = 12986, Miss_rate = 0.235, Pending_hits = 9621, Reservation_fails = 2018
L2_cache_bank[3]: Access = 53296, Miss = 12974, Miss_rate = 0.243, Pending_hits = 9481, Reservation_fails = 1641
L2_cache_bank[4]: Access = 54058, Miss = 12980, Miss_rate = 0.240, Pending_hits = 9613, Reservation_fails = 2774
L2_cache_bank[5]: Access = 53094, Miss = 13220, Miss_rate = 0.249, Pending_hits = 8690, Reservation_fails = 3262
L2_cache_bank[6]: Access = 53552, Miss = 12980, Miss_rate = 0.242, Pending_hits = 9531, Reservation_fails = 1782
L2_cache_bank[7]: Access = 56036, Miss = 12985, Miss_rate = 0.232, Pending_hits = 9411, Reservation_fails = 2014
L2_cache_bank[8]: Access = 52340, Miss = 13227, Miss_rate = 0.253, Pending_hits = 8639, Reservation_fails = 2188
L2_cache_bank[9]: Access = 54996, Miss = 12986, Miss_rate = 0.236, Pending_hits = 9530, Reservation_fails = 2425
L2_cache_bank[10]: Access = 55203, Miss = 12981, Miss_rate = 0.235, Pending_hits = 9531, Reservation_fails = 1881
L2_cache_bank[11]: Access = 54584, Miss = 12992, Miss_rate = 0.238, Pending_hits = 9691, Reservation_fails = 2197
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52437, Miss = 13226 (0.252), PendingHit = 8755 (0.167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53840, Miss = 12974 (0.241), PendingHit = 9472 (0.176)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55223, Miss = 12986 (0.235), PendingHit = 9621 (0.174)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53296, Miss = 12974 (0.243), PendingHit = 9481 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54058, Miss = 12980 (0.24), PendingHit = 9613 (0.178)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53094, Miss = 13220 (0.249), PendingHit = 8690 (0.164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53552, Miss = 12980 (0.242), PendingHit = 9531 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56036, Miss = 12985 (0.232), PendingHit = 9411 (0.168)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52340, Miss = 13227 (0.253), PendingHit = 8639 (0.165)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54996, Miss = 12986 (0.236), PendingHit = 9530 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55203, Miss = 12981 (0.235), PendingHit = 9531 (0.173)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54584, Miss = 12992 (0.238), PendingHit = 9691 (0.178)
L2 Cache Total Miss Rate = 0.241
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.243
Stream 1: Accesses  = 258780
Stream 1: Misses  = 61746
Stream 2: Accesses  = 389879
Stream 2: Misses  = 94765
Stream 1+2: Accesses  = 648659
Stream 1+2: Misses  = 156511
Total Accesses  = 648659
MPKI-CORES
CORE_L2MPKI_0	0.587
CORE_L2MPKI_1	0.444
CORE_L2MPKI_2	0.376
CORE_L2MPKI_3	0.348
CORE_L2MPKI_4	0.410
CORE_L2MPKI_5	0.364
CORE_L2MPKI_6	0.342
CORE_L2MPKI_7	0.349
CORE_L2MPKI_8	0.348
CORE_L2MPKI_9	0.443
CORE_L2MPKI_10	0.281
CORE_L2MPKI_11	0.269
CORE_L2MPKI_12	0.292
CORE_L2MPKI_13	0.283
CORE_L2MPKI_14	0.300
CORE_L2MPKI_15	0.265
CORE_L2MPKI_16	0.294
CORE_L2MPKI_17	0.299
CORE_L2MPKI_18	0.251
CORE_L2MPKI_19	0.283
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.282
CORE_L2MPKI_22	0.313
CORE_L2MPKI_23	0.280
CORE_L2MPKI_24	0.248
CORE_L2MPKI_25	0.279
CORE_L2MPKI_26	0.250
CORE_L2MPKI_27	0.282
CORE_L2MPKI_28	0.270
CORE_L2MPKI_29	0.254
CORE_L2MPKI_30	0.249
CORE_L2MPKI_31	0.240
CORE_L2MPKI_32	0.263
CORE_L2MPKI_33	0.261
CORE_L2MPKI_34	0.281
CORE_L2MPKI_35	0.281
CORE_L2MPKI_36	0.292
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.275
CORE_L2MPKI_39	0.278
CORE_L2MPKI_40	0.265
CORE_L2MPKI_41	0.256
CORE_L2MPKI_42	0.282
CORE_L2MPKI_43	0.274
CORE_L2MPKI_44	0.225
CORE_L2MPKI_45	0.247
CORE_L2MPKI_46	0.277
CORE_L2MPKI_47	0.259
CORE_L2MPKI_48	0.270
CORE_L2MPKI_49	0.241
CORE_L2MPKI_50	0.247
CORE_L2MPKI_51	0.246
CORE_L2MPKI_52	0.247
CORE_L2MPKI_53	0.240
CORE_L2MPKI_54	0.246
CORE_L2MPKI_55	0.285
CORE_L2MPKI_56	0.270
CORE_L2MPKI_57	0.277
CORE_L2MPKI_58	0.271
CORE_L2MPKI_59	0.280
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.263
MISSES-CORES
CORE_MISSES_0	1272
CORE_MISSES_1	814
CORE_MISSES_2	744
CORE_MISSES_3	586
CORE_MISSES_4	833
CORE_MISSES_5	686
CORE_MISSES_6	669
CORE_MISSES_7	579
CORE_MISSES_8	679
CORE_MISSES_9	819
CORE_MISSES_10	2485
CORE_MISSES_11	2400
CORE_MISSES_12	2582
CORE_MISSES_13	2509
CORE_MISSES_14	2695
CORE_MISSES_15	2347
CORE_MISSES_16	2659
CORE_MISSES_17	2700
CORE_MISSES_18	2254
CORE_MISSES_19	2552
CORE_MISSES_20	2594
CORE_MISSES_21	3177
CORE_MISSES_22	3092
CORE_MISSES_23	3129
CORE_MISSES_24	2478
CORE_MISSES_25	3195
CORE_MISSES_26	2477
CORE_MISSES_27	3204
CORE_MISSES_28	2671
CORE_MISSES_29	2865
CORE_MISSES_30	2977
CORE_MISSES_31	2874
CORE_MISSES_32	3155
CORE_MISSES_33	3138
CORE_MISSES_34	3419
CORE_MISSES_35	3381
CORE_MISSES_36	3508
CORE_MISSES_37	3255
CORE_MISSES_38	3347
CORE_MISSES_39	3286
CORE_MISSES_40	3176
CORE_MISSES_41	3083
CORE_MISSES_42	3395
CORE_MISSES_43	3291
CORE_MISSES_44	2703
CORE_MISSES_45	2930
CORE_MISSES_46	3324
CORE_MISSES_47	3116
CORE_MISSES_48	3194
CORE_MISSES_49	2855
CORE_MISSES_50	2974
CORE_MISSES_51	2949
CORE_MISSES_52	2961
CORE_MISSES_53	2858
CORE_MISSES_54	2946
CORE_MISSES_55	3383
CORE_MISSES_56	3275
CORE_MISSES_57	3367
CORE_MISSES_58	3243
CORE_MISSES_59	3402
L2_MISSES = 156511
L2_total_cache_accesses = 648659
L2_total_cache_misses = 156511
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 111965
L2_total_cache_reservation_fails = 26492
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 286546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9686
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 33528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1323
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2842
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 501
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 374
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15253
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2544143
icnt_total_pkts_simt_to_mem=1022751
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      48.2280
gpu_ipc_2 =    1356.7166
gpu_tot_sim_cycle_stream_1 = 542875
gpu_tot_sim_cycle_stream_2 = 542780
gpu_sim_insn_1 = 26181796
gpu_sim_insn_2 = 736398592
gpu_sim_cycle = 542878
gpu_sim_insn = 762580388
gpu_ipc =    1404.6995
gpu_tot_sim_cycle = 542878
gpu_tot_sim_insn = 762580388
gpu_tot_ipc =    1404.6995
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 858844
gpu_stall_icnt2sh    = 2772468
gpu_total_sim_rate=386508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14736739
	L1I_total_cache_misses = 43873
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17088
L1D_cache:
	L1D_cache_core[0]: Access = 5729, Miss = 3690, Miss_rate = 0.644, Pending_hits = 239, Reservation_fails = 47263
	L1D_cache_core[1]: Access = 5391, Miss = 3221, Miss_rate = 0.597, Pending_hits = 316, Reservation_fails = 44290
	L1D_cache_core[2]: Access = 5351, Miss = 3455, Miss_rate = 0.646, Pending_hits = 289, Reservation_fails = 55510
	L1D_cache_core[3]: Access = 4829, Miss = 3211, Miss_rate = 0.665, Pending_hits = 175, Reservation_fails = 48302
	L1D_cache_core[4]: Access = 5479, Miss = 3560, Miss_rate = 0.650, Pending_hits = 301, Reservation_fails = 48838
	L1D_cache_core[5]: Access = 5391, Miss = 3328, Miss_rate = 0.617, Pending_hits = 238, Reservation_fails = 45041
	L1D_cache_core[6]: Access = 5367, Miss = 3456, Miss_rate = 0.644, Pending_hits = 284, Reservation_fails = 52138
	L1D_cache_core[7]: Access = 4702, Miss = 3106, Miss_rate = 0.661, Pending_hits = 214, Reservation_fails = 52050
	L1D_cache_core[8]: Access = 5288, Miss = 3426, Miss_rate = 0.648, Pending_hits = 244, Reservation_fails = 50388
	L1D_cache_core[9]: Access = 5164, Miss = 3322, Miss_rate = 0.643, Pending_hits = 234, Reservation_fails = 46310
	L1D_cache_core[10]: Access = 14041, Miss = 13777, Miss_rate = 0.981, Pending_hits = 58, Reservation_fails = 144418
	L1D_cache_core[11]: Access = 13947, Miss = 13705, Miss_rate = 0.983, Pending_hits = 23, Reservation_fails = 144210
	L1D_cache_core[12]: Access = 14109, Miss = 13825, Miss_rate = 0.980, Pending_hits = 32, Reservation_fails = 149047
	L1D_cache_core[13]: Access = 14587, Miss = 14379, Miss_rate = 0.986, Pending_hits = 15, Reservation_fails = 136854
	L1D_cache_core[14]: Access = 14370, Miss = 14065, Miss_rate = 0.979, Pending_hits = 37, Reservation_fails = 140425
	L1D_cache_core[15]: Access = 14468, Miss = 14228, Miss_rate = 0.983, Pending_hits = 18, Reservation_fails = 143159
	L1D_cache_core[16]: Access = 15016, Miss = 14726, Miss_rate = 0.981, Pending_hits = 22, Reservation_fails = 143236
	L1D_cache_core[17]: Access = 13927, Miss = 13697, Miss_rate = 0.983, Pending_hits = 28, Reservation_fails = 139914
	L1D_cache_core[18]: Access = 14876, Miss = 14607, Miss_rate = 0.982, Pending_hits = 40, Reservation_fails = 144608
	L1D_cache_core[19]: Access = 14327, Miss = 14154, Miss_rate = 0.988, Pending_hits = 43, Reservation_fails = 145364
	L1D_cache_core[20]: Access = 14367, Miss = 14283, Miss_rate = 0.994, Pending_hits = 38, Reservation_fails = 143930
	L1D_cache_core[21]: Access = 16530, Miss = 16493, Miss_rate = 0.998, Pending_hits = 22, Reservation_fails = 156332
	L1D_cache_core[22]: Access = 15382, Miss = 15306, Miss_rate = 0.995, Pending_hits = 29, Reservation_fails = 146345
	L1D_cache_core[23]: Access = 16932, Miss = 16928, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 158993
	L1D_cache_core[24]: Access = 15267, Miss = 15194, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 142938
	L1D_cache_core[25]: Access = 16726, Miss = 16719, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 152863
	L1D_cache_core[26]: Access = 15241, Miss = 15190, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 143888
	L1D_cache_core[27]: Access = 16473, Miss = 16457, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 153922
	L1D_cache_core[28]: Access = 14720, Miss = 14637, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 142508
	L1D_cache_core[29]: Access = 15872, Miss = 15850, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 156610
	L1D_cache_core[30]: Access = 16731, Miss = 16715, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 155770
	L1D_cache_core[31]: Access = 16930, Miss = 16905, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 160399
	L1D_cache_core[32]: Access = 16881, Miss = 16850, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 155883
	L1D_cache_core[33]: Access = 16740, Miss = 16730, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 154830
	L1D_cache_core[34]: Access = 16845, Miss = 16825, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 155996
	L1D_cache_core[35]: Access = 16827, Miss = 16807, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 164691
	L1D_cache_core[36]: Access = 17097, Miss = 17093, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 159221
	L1D_cache_core[37]: Access = 17125, Miss = 17110, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 163769
	L1D_cache_core[38]: Access = 17220, Miss = 17204, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 156530
	L1D_cache_core[39]: Access = 16892, Miss = 16882, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 166263
	L1D_cache_core[40]: Access = 17224, Miss = 17213, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 166634
	L1D_cache_core[41]: Access = 16667, Miss = 16656, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 162673
	L1D_cache_core[42]: Access = 16921, Miss = 16902, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 160395
	L1D_cache_core[43]: Access = 17043, Miss = 17039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 156373
	L1D_cache_core[44]: Access = 17129, Miss = 17113, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 161040
	L1D_cache_core[45]: Access = 16670, Miss = 16664, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 163730
	L1D_cache_core[46]: Access = 16898, Miss = 16881, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 156877
	L1D_cache_core[47]: Access = 16539, Miss = 16518, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 157863
	L1D_cache_core[48]: Access = 17132, Miss = 17114, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 165892
	L1D_cache_core[49]: Access = 16635, Miss = 16612, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 164097
	L1D_cache_core[50]: Access = 16651, Miss = 16636, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 156764
	L1D_cache_core[51]: Access = 17058, Miss = 17032, Miss_rate = 0.998, Pending_hits = 13, Reservation_fails = 158898
	L1D_cache_core[52]: Access = 16841, Miss = 16812, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 160872
	L1D_cache_core[53]: Access = 16472, Miss = 16464, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 163421
	L1D_cache_core[54]: Access = 16752, Miss = 16740, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 166182
	L1D_cache_core[55]: Access = 17175, Miss = 17167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[56]: Access = 16819, Miss = 16815, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 155427
	L1D_cache_core[57]: Access = 17045, Miss = 17022, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 155853
	L1D_cache_core[58]: Access = 17306, Miss = 17300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165086
	L1D_cache_core[59]: Access = 17091, Miss = 17063, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 156800
	L1D_total_cache_accesses = 861225
	L1D_total_cache_misses = 838879
	L1D_total_cache_miss_rate = 0.9741
	L1D_total_cache_pending_hits = 3261
	L1D_total_cache_reservation_fails = 8230603
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 2004659
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7770140
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2003455
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 460463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14692866
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43873
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17088
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
40425, 17529, 1428, 1428, 1428, 1428, 1428, 1428, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 
gpgpu_n_tot_thrd_icount = 921836160
gpgpu_n_tot_w_icount = 28807380
gpgpu_n_stall_shd_mem = 8896451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 622194
gpgpu_n_mem_write_global = 230825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2349712
gpgpu_n_shmem_insn = 44394944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61973440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126784
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8768027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16165466	W0_Idle:10207353	W0_Scoreboard:9307036	W1:1968	W2:1848	W3:1728	W4:1608	W5:1488	W6:1368	W7:1248	W8:1128	W9:47136	W10:888	W11:768	W12:648	W13:48032	W14:1898664	W15:240	W16:337623	W17:0	W18:140672	W19:0	W20:53088	W21:0	W22:0	W23:0	W24:3841368	W25:0	W26:144800	W27:0	W28:6436016	W29:0	W30:473344	W31:0	W32:15371724
Warp Occupancy Distribution:
Stall:6648445	W0_Idle:9489596	W0_Scoreboard:4941092	W1:1968	W2:1848	W3:1728	W4:1608	W5:1488	W6:1368	W7:1248	W8:1128	W9:16140	W10:888	W11:768	W12:648	W13:17416	W14:697500	W15:240	W16:282551	W17:0	W18:45904	W19:0	W20:17367	W21:0	W22:0	W23:0	W24:1325240	W25:0	W26:51252	W27:0	W28:2357741	W29:0	W30:173760	W31:0	W32:6057184
Warp Occupancy Distribution:
Stall:9517021	W0_Idle:717757	W0_Scoreboard:4365944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:30996	W10:0	W11:0	W12:0	W13:30616	W14:1201164	W15:0	W16:55072	W17:0	W18:94768	W19:0	W20:35721	W21:0	W22:0	W23:0	W24:2516128	W25:0	W26:93548	W27:0	W28:4078275	W29:0	W30:299584	W31:0	W32:9314540
warp_utilization0: 0.446715
warp_utilization1: 0.344067
warp_utilization2: 0.548680
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4977552 {8:622194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17667976 {40:77824,72:97705,136:55296,}
traffic_breakdown_coretomem[INST_ACC_R] = 37904 {8:4738,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84618384 {136:622194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1846600 {8:230825,}
traffic_breakdown_memtocore[INST_ACC_R] = 644368 {136:4738,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 310 
averagemflatency_1 = 323 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 541745 
mrq_lat_table:191150 	12625 	12047 	20424 	37422 	40445 	40115 	25487 	2066 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	357087 	415196 	77388 	3407 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	387088 	128401 	116742 	92508 	75821 	43699 	12847 	710 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	68197 	490922 	62710 	425 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	10157 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	646 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105       107       103       100       101        99       109        99       107        99       100       106       109       114       104 
dram[1]:        96       117       103       105       102       100       108        98        89        98       112        97       108       108       100       107 
dram[2]:       103        95       106       103        97        96       115        99        99        99       100       103       113       106       102       105 
dram[3]:       119        93       103       102       101       101        99       105        98        91        95       109       109        99       109       102 
dram[4]:        98       100       104       101        99       109        97       110        95       105        97       102       107       113       107       104 
dram[5]:        99       112       104       104       106       105       108       102        92       101       111        95       101       107       100       104 
maximum service time to same row:
dram[0]:     12309     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 10.068703 11.669617 10.122137 12.141105  9.630922 12.462733  8.100000 11.224138  8.429193  7.274047  7.684210  8.392485  7.861057  8.723311  8.105263  9.893564 
dram[1]: 11.036212 11.497143 10.785326 12.671925  9.716381 12.211657 10.401575 10.216710  6.592775  7.761719  7.326165  9.857500  7.659176  9.202299  7.988142  9.466507 
dram[2]: 11.194915  9.735294 11.877612 11.005571 10.477691 10.117801 10.455764  7.993865  7.349353  8.221276  8.384615  7.856859  8.935412  7.523540  9.245939  8.611231 
dram[3]: 10.557895 10.312661 11.125000 11.277620 10.657754 10.678378  9.604423 10.083969  7.509470  6.945017  8.970454  7.227513  9.090909  7.377256  9.207459  7.920949 
dram[4]:  9.910000 11.186969 10.521276 11.614035 10.524457 11.734513  8.294243 10.728767  8.027140  7.579848  8.417022  8.187373  8.475687  8.615880  8.190574  9.549161 
dram[5]: 11.234464 10.961749 10.910082 11.341808 10.597333 11.369628 10.534575 10.144703  6.773109  8.224742  7.955166  8.159091  8.192771  8.384937  8.009901  9.464115 
average row locality = 381808/41483 = 9.203963
average row locality_1 = 192051/27281 = 7.039735
average row locality_2 = 189757/14202 = 13.361287
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2085      2082      2061      2048      2068      2068      2193      2176      2208      2230      2219      2208      2237      2208      2262      2208 
dram[1]:      2082      2082      2060      2048      2068      2068      2174      2176      2255      2230      2240      2208      2240      2208      2241      2208 
dram[2]:      2082      2082      2060      2048      2068      2074      2174      2195      2230      2208      2208      2220      2208      2236      2208      2261 
dram[3]:      2082      2082      2060      2048      2068      2072      2174      2178      2230      2252      2208      2240      2208      2240      2208      2240 
dram[4]:      2082      2082      2060      2055      2069      2072      2192      2178      2208      2228      2221      2208      2238      2208      2265      2208 
dram[5]:      2070      2082      2062      2062      2068      2072      2176      2178      2254      2228      2240      2208      2240      2208      2241      2208 
total reads: 207472
bank skew: 2265/2048 = 1.11
chip skew: 34597/34561 = 1.00
number of total write accesses:
dram[0]:      1872      1874      1917      1910      1794      1945      1695      1730      1661      1778      1723      1812      1780      1796      1742      1789 
dram[1]:      1880      1942      1909      1969      1906      1913      1789      1737      1760      1744      1848      1735      1850      1795      1801      1749 
dram[2]:      1881      1890      1919      1903      1924      1791      1726      1714      1746      1656      1825      1732      1804      1759      1777      1726 
dram[3]:      1930      1909      1945      1933      1918      1879      1735      1785      1735      1790      1739      1858      1792      1847      1742      1768 
dram[4]:      1882      1867      1896      1917      1804      1906      1698      1738      1637      1759      1735      1812      1771      1807      1732      1774 
dram[5]:      1907      1930      1942      1953      1906      1896      1785      1748      1776      1761      1841      1741      1840      1800      1804      1748 
total reads: 174336
bank skew: 1969/1637 = 1.20
chip skew: 29378/28735 = 1.02
average mf latency per bank:
dram[0]:        599       595       594       602       634       621       776       759       737       684       682       659       687       667       664       641
dram[1]:        693       588       704       585       746       612       875       755       783       664       771       654       762       654       742       635
dram[2]:        614       610       622       606       638       663       780       805       701       765       655       710       664       731       654       693
dram[3]:        609       714       605       733       634       781       751       917       674       815       658       809       652       799       648       781
dram[4]:        575       636       568       653       612       663       761       802       737       709       679       684       686       687       649       670
dram[5]:        671       643       675       627       715       671       848       820       772       703       758       685       758       680       737       676
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1183      1701      1095
dram[1]:       1308      1399      1397      1687      1478      1662      1432      1528      1286      1711      1391      1379      1319      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1174      1949      1095      1772
dram[3]:       1557      1387      1551      1512      1678      1490      1393      1516      1203      1359      1321      1437      1366      1454      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1475      1933      1648      1758      1440      1538      1142      1570      1248
dram[5]:       1317      1703      1344      1672      1477      1709      1369      1494      1193      1674      1433      1376      1278      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=589063 n_act=6873 n_pre=6857 n_req=52986 n_req_1=3175 n_req_2=49811 n_req_3=0 n_rd=69122 n_write=44683 bw_util=0.2596 bw_util_1=0.01584 bw_util_2=0.2438 bw_util_3=0 blp=2.367991 blp_1= 1.301646 blp_2= 1.963871 blp_3= -nan
 n_activity=561649 dram_eff=0.3312 dram_eff_1=0.02022 dram_eff_2=0.311 dram_eff_3=0
bk0: 4170a 643674i bk1: 4164a 642880i bk2: 4122a 644073i bk3: 4096a 643589i bk4: 4136a 644345i bk5: 4136a 643737i bk6: 4386a 642381i bk7: 4352a 645047i bk8: 4416a 646029i bk9: 4460a 644079i bk10: 4438a 641905i bk11: 4416a 641845i bk12: 4474a 639790i bk13: 4416a 641992i bk14: 4524a 638974i bk15: 4416a 641696i 
bw_dist = 0.016	0.244	0.000	0.524	0.216
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58336
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=588055 n_act=6865 n_pre=6849 n_req=53092 n_req_1=2842 n_req_2=50250 n_req_3=0 n_rd=69176 n_write=45653 bw_util=0.2601 bw_util_1=0.01467 bw_util_2=0.2454 bw_util_3=0 blp=2.390197 blp_1= 1.185731 blp_2= 1.985561 blp_3= -nan
 n_activity=561006 dram_eff=0.3322 dram_eff_1=0.01874 dram_eff_2=0.3135 dram_eff_3=0
bk0: 4164a 643972i bk1: 4164a 643063i bk2: 4120a 642623i bk3: 4096a 640979i bk4: 4136a 643742i bk5: 4136a 643330i bk6: 4348a 644281i bk7: 4352a 642725i bk8: 4510a 641853i bk9: 4460a 643581i bk10: 4480a 639732i bk11: 4416a 643001i bk12: 4480a 639505i bk13: 4416a 642907i bk14: 4482a 638002i bk15: 4416a 641170i 
bw_dist = 0.015	0.245	0.000	0.523	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51753
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=588950 n_act=6950 n_pre=6934 n_req=52977 n_req_1=3183 n_req_2=49794 n_req_3=0 n_rd=69124 n_write=44640 bw_util=0.2597 bw_util_1=0.01586 bw_util_2=0.2438 bw_util_3=0 blp=2.366608 blp_1= 1.316621 blp_2= 1.964003 blp_3= -nan
 n_activity=561860 dram_eff=0.3312 dram_eff_1=0.02023 dram_eff_2=0.311 dram_eff_3=0
bk0: 4164a 644271i bk1: 4164a 641915i bk2: 4120a 644794i bk3: 4096a 642747i bk4: 4136a 645208i bk5: 4148a 642828i bk6: 4348a 646775i bk7: 4390a 641075i bk8: 4460a 643981i bk9: 4416a 643727i bk10: 4416a 644397i bk11: 4440a 641233i bk12: 4416a 643060i bk13: 4472a 638308i bk14: 4416a 641927i bk15: 4522a 637639i 
bw_dist = 0.016	0.244	0.000	0.524	0.216
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.62666
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=587620 n_act=7070 n_pre=7054 n_req=53037 n_req_1=2847 n_req_2=50190 n_req_3=0 n_rd=69180 n_write=45674 bw_util=0.2599 bw_util_1=0.01469 bw_util_2=0.2453 bw_util_3=0 blp=2.403071 blp_1= 1.189896 blp_2= 1.990027 blp_3= -nan
 n_activity=563789 dram_eff=0.3304 dram_eff_1=0.01867 dram_eff_2=0.3117 dram_eff_3=0
bk0: 4164a 643642i bk1: 4164a 640633i bk2: 4120a 642448i bk3: 4096a 638907i bk4: 4136a 641885i bk5: 4144a 642432i bk6: 4348a 643751i bk7: 4356a 641202i bk8: 4460a 645233i bk9: 4504a 639079i bk10: 4416a 644303i bk11: 4480a 637813i bk12: 4416a 643853i bk13: 4480a 637179i bk14: 4416a 643047i bk15: 4480a 636744i 
bw_dist = 0.015	0.245	0.000	0.527	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51269
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=589253 n_act=6822 n_pre=6806 n_req=52938 n_req_1=3196 n_req_2=49742 n_req_3=0 n_rd=69148 n_write=44569 bw_util=0.2595 bw_util_1=0.01593 bw_util_2=0.2436 bw_util_3=0 blp=2.378528 blp_1= 1.307855 blp_2= 1.973431 blp_3= -nan
 n_activity=560045 dram_eff=0.332 dram_eff_1=0.02039 dram_eff_2=0.3116 dram_eff_3=0
bk0: 4164a 643586i bk1: 4164a 641175i bk2: 4120a 644033i bk3: 4110a 641979i bk4: 4138a 643994i bk5: 4144a 644137i bk6: 4384a 643235i bk7: 4356a 645715i bk8: 4416a 646276i bk9: 4456a 643841i bk10: 4442a 643784i bk11: 4416a 641459i bk12: 4476a 641428i bk13: 4416a 640945i bk14: 4530a 637650i bk15: 4416a 640319i 
bw_dist = 0.016	0.244	0.000	0.522	0.218
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58885
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=587883 n_act=6904 n_pre=6888 n_req=53164 n_req_1=2818 n_req_2=50346 n_req_3=0 n_rd=69194 n_write=45729 bw_util=0.2604 bw_util_1=0.01455 bw_util_2=0.2459 bw_util_3=0 blp=2.423033 blp_1= 1.180259 blp_2= 2.016512 blp_3= -nan
 n_activity=560796 dram_eff=0.3327 dram_eff_1=0.01859 dram_eff_2=0.3142 dram_eff_3=0
bk0: 4140a 642637i bk1: 4164a 641809i bk2: 4124a 641259i bk3: 4124a 638971i bk4: 4136a 641879i bk5: 4144a 642828i bk6: 4352a 644215i bk7: 4356a 642207i bk8: 4508a 640484i bk9: 4456a 643234i bk10: 4480a 641062i bk11: 4416a 640409i bk12: 4480a 639453i bk13: 4416a 640771i bk14: 4482a 638287i bk15: 4416a 642104i 
bw_dist = 0.015	0.246	0.000	0.522	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68190, Miss = 17333, Miss_rate = 0.254, Pending_hits = 11567, Reservation_fails = 2765
L2_cache_bank[1]: Access = 71375, Miss = 17228, Miss_rate = 0.241, Pending_hits = 12310, Reservation_fails = 2171
L2_cache_bank[2]: Access = 73816, Miss = 17360, Miss_rate = 0.235, Pending_hits = 12555, Reservation_fails = 2632
L2_cache_bank[3]: Access = 70674, Miss = 17228, Miss_rate = 0.244, Pending_hits = 12534, Reservation_fails = 1920
L2_cache_bank[4]: Access = 71672, Miss = 17238, Miss_rate = 0.241, Pending_hits = 12464, Reservation_fails = 3200
L2_cache_bank[5]: Access = 69073, Miss = 17324, Miss_rate = 0.251, Pending_hits = 11443, Reservation_fails = 3633
L2_cache_bank[6]: Access = 71031, Miss = 17238, Miss_rate = 0.243, Pending_hits = 12637, Reservation_fails = 2237
L2_cache_bank[7]: Access = 74886, Miss = 17352, Miss_rate = 0.232, Pending_hits = 12429, Reservation_fails = 2748
L2_cache_bank[8]: Access = 68074, Miss = 17335, Miss_rate = 0.255, Pending_hits = 11430, Reservation_fails = 2913
L2_cache_bank[9]: Access = 72892, Miss = 17239, Miss_rate = 0.237, Pending_hits = 12319, Reservation_fails = 2886
L2_cache_bank[10]: Access = 73783, Miss = 17351, Miss_rate = 0.235, Pending_hits = 12474, Reservation_fails = 2922
L2_cache_bank[11]: Access = 72351, Miss = 17246, Miss_rate = 0.238, Pending_hits = 12778, Reservation_fails = 2843
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68190, Miss = 17333 (0.254), PendingHit = 11567 (0.17)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71375, Miss = 17228 (0.241), PendingHit = 12310 (0.172)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73816, Miss = 17360 (0.235), PendingHit = 12555 (0.17)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70674, Miss = 17228 (0.244), PendingHit = 12534 (0.177)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71672, Miss = 17238 (0.241), PendingHit = 12464 (0.174)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69073, Miss = 17324 (0.251), PendingHit = 11443 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71031, Miss = 17238 (0.243), PendingHit = 12637 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74886, Miss = 17352 (0.232), PendingHit = 12429 (0.166)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68074, Miss = 17335 (0.255), PendingHit = 11430 (0.168)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72892, Miss = 17239 (0.237), PendingHit = 12319 (0.169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73783, Miss = 17351 (0.235), PendingHit = 12474 (0.169)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72351, Miss = 17246 (0.238), PendingHit = 12778 (0.177)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 349103
Stream 1: Misses  = 83486
Stream 2: Accesses  = 508714
Stream 2: Misses  = 123986
Stream 1+2: Accesses  = 857817
Stream 1+2: Misses  = 207472
Total Accesses  = 857817
MPKI-CORES
CORE_L2MPKI_0	0.615
CORE_L2MPKI_1	0.437
CORE_L2MPKI_2	0.379
CORE_L2MPKI_3	0.368
CORE_L2MPKI_4	0.429
CORE_L2MPKI_5	0.349
CORE_L2MPKI_6	0.352
CORE_L2MPKI_7	0.353
CORE_L2MPKI_8	0.371
CORE_L2MPKI_9	0.425
CORE_L2MPKI_10	0.283
CORE_L2MPKI_11	0.283
CORE_L2MPKI_12	0.277
CORE_L2MPKI_13	0.277
CORE_L2MPKI_14	0.287
CORE_L2MPKI_15	0.274
CORE_L2MPKI_16	0.288
CORE_L2MPKI_17	0.282
CORE_L2MPKI_18	0.246
CORE_L2MPKI_19	0.267
CORE_L2MPKI_20	0.261
CORE_L2MPKI_21	0.258
CORE_L2MPKI_22	0.306
CORE_L2MPKI_23	0.284
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.284
CORE_L2MPKI_26	0.264
CORE_L2MPKI_27	0.270
CORE_L2MPKI_28	0.279
CORE_L2MPKI_29	0.253
CORE_L2MPKI_30	0.266
CORE_L2MPKI_31	0.254
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.257
CORE_L2MPKI_34	0.282
CORE_L2MPKI_35	0.277
CORE_L2MPKI_36	0.286
CORE_L2MPKI_37	0.276
CORE_L2MPKI_38	0.260
CORE_L2MPKI_39	0.283
CORE_L2MPKI_40	0.269
CORE_L2MPKI_41	0.257
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.287
CORE_L2MPKI_44	0.229
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.273
CORE_L2MPKI_47	0.263
CORE_L2MPKI_48	0.265
CORE_L2MPKI_49	0.251
CORE_L2MPKI_50	0.248
CORE_L2MPKI_51	0.248
CORE_L2MPKI_52	0.260
CORE_L2MPKI_53	0.247
CORE_L2MPKI_54	0.244
CORE_L2MPKI_55	0.286
CORE_L2MPKI_56	0.274
CORE_L2MPKI_57	0.271
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.272
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.264
MISSES-CORES
CORE_MISSES_0	1618
CORE_MISSES_1	974
CORE_MISSES_2	918
CORE_MISSES_3	755
CORE_MISSES_4	1061
CORE_MISSES_5	777
CORE_MISSES_6	856
CORE_MISSES_7	697
CORE_MISSES_8	879
CORE_MISSES_9	940
CORE_MISSES_10	3542
CORE_MISSES_11	3599
CORE_MISSES_12	3460
CORE_MISSES_13	3492
CORE_MISSES_14	3661
CORE_MISSES_15	3490
CORE_MISSES_16	3691
CORE_MISSES_17	3604
CORE_MISSES_18	3128
CORE_MISSES_19	3375
CORE_MISSES_20	3569
CORE_MISSES_21	3846
CORE_MISSES_22	4155
CORE_MISSES_23	4249
CORE_MISSES_24	3487
CORE_MISSES_25	4298
CORE_MISSES_26	3622
CORE_MISSES_27	4077
CORE_MISSES_28	3854
CORE_MISSES_29	3812
CORE_MISSES_30	4193
CORE_MISSES_31	3969
CORE_MISSES_32	4095
CORE_MISSES_33	4045
CORE_MISSES_34	4450
CORE_MISSES_35	4301
CORE_MISSES_36	4506
CORE_MISSES_37	4270
CORE_MISSES_38	4115
CORE_MISSES_39	4361
CORE_MISSES_40	4214
CORE_MISSES_41	4012
CORE_MISSES_42	4352
CORE_MISSES_43	4490
CORE_MISSES_44	3580
CORE_MISSES_45	3793
CORE_MISSES_46	4287
CORE_MISSES_47	4140
CORE_MISSES_48	4071
CORE_MISSES_49	3896
CORE_MISSES_50	3887
CORE_MISSES_51	3879
CORE_MISSES_52	4062
CORE_MISSES_53	3832
CORE_MISSES_54	3782
CORE_MISSES_55	4432
CORE_MISSES_56	4307
CORE_MISSES_57	4283
CORE_MISSES_58	4077
CORE_MISSES_59	4305
L2_MISSES = 207472
L2_total_cache_accesses = 857817
L2_total_cache_misses = 207472
L2_total_cache_miss_rate = 0.2419
L2_total_cache_pending_hits = 146940
L2_total_cache_reservation_fails = 32870
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12350
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1730
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3601
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 492
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18560
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3365665
icnt_total_pkts_simt_to_mem=1352235
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      48.2280
gpu_ipc_2 =    1356.7166
gpu_tot_sim_cycle_stream_1 = 542875
gpu_tot_sim_cycle_stream_2 = 542780
gpu_sim_insn_1 = 26181796
gpu_sim_insn_2 = 736398592
gpu_sim_cycle = 542878
gpu_sim_insn = 762580388
gpu_ipc =    1404.6995
gpu_tot_sim_cycle = 542878
gpu_tot_sim_insn = 762580388
gpu_tot_ipc =    1404.6995
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 858844
gpu_stall_icnt2sh    = 2772468
gpu_total_sim_rate=386508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14736739
	L1I_total_cache_misses = 43873
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17088
L1D_cache:
	L1D_cache_core[0]: Access = 5729, Miss = 3690, Miss_rate = 0.644, Pending_hits = 239, Reservation_fails = 47263
	L1D_cache_core[1]: Access = 5391, Miss = 3221, Miss_rate = 0.597, Pending_hits = 316, Reservation_fails = 44290
	L1D_cache_core[2]: Access = 5351, Miss = 3455, Miss_rate = 0.646, Pending_hits = 289, Reservation_fails = 55510
	L1D_cache_core[3]: Access = 4829, Miss = 3211, Miss_rate = 0.665, Pending_hits = 175, Reservation_fails = 48302
	L1D_cache_core[4]: Access = 5479, Miss = 3560, Miss_rate = 0.650, Pending_hits = 301, Reservation_fails = 48838
	L1D_cache_core[5]: Access = 5391, Miss = 3328, Miss_rate = 0.617, Pending_hits = 238, Reservation_fails = 45041
	L1D_cache_core[6]: Access = 5367, Miss = 3456, Miss_rate = 0.644, Pending_hits = 284, Reservation_fails = 52138
	L1D_cache_core[7]: Access = 4702, Miss = 3106, Miss_rate = 0.661, Pending_hits = 214, Reservation_fails = 52050
	L1D_cache_core[8]: Access = 5288, Miss = 3426, Miss_rate = 0.648, Pending_hits = 244, Reservation_fails = 50388
	L1D_cache_core[9]: Access = 5164, Miss = 3322, Miss_rate = 0.643, Pending_hits = 234, Reservation_fails = 46310
	L1D_cache_core[10]: Access = 14041, Miss = 13777, Miss_rate = 0.981, Pending_hits = 58, Reservation_fails = 144418
	L1D_cache_core[11]: Access = 13947, Miss = 13705, Miss_rate = 0.983, Pending_hits = 23, Reservation_fails = 144210
	L1D_cache_core[12]: Access = 14109, Miss = 13825, Miss_rate = 0.980, Pending_hits = 32, Reservation_fails = 149047
	L1D_cache_core[13]: Access = 14587, Miss = 14379, Miss_rate = 0.986, Pending_hits = 15, Reservation_fails = 136854
	L1D_cache_core[14]: Access = 14370, Miss = 14065, Miss_rate = 0.979, Pending_hits = 37, Reservation_fails = 140425
	L1D_cache_core[15]: Access = 14468, Miss = 14228, Miss_rate = 0.983, Pending_hits = 18, Reservation_fails = 143159
	L1D_cache_core[16]: Access = 15016, Miss = 14726, Miss_rate = 0.981, Pending_hits = 22, Reservation_fails = 143236
	L1D_cache_core[17]: Access = 13927, Miss = 13697, Miss_rate = 0.983, Pending_hits = 28, Reservation_fails = 139914
	L1D_cache_core[18]: Access = 14876, Miss = 14607, Miss_rate = 0.982, Pending_hits = 40, Reservation_fails = 144608
	L1D_cache_core[19]: Access = 14327, Miss = 14154, Miss_rate = 0.988, Pending_hits = 43, Reservation_fails = 145364
	L1D_cache_core[20]: Access = 14367, Miss = 14283, Miss_rate = 0.994, Pending_hits = 38, Reservation_fails = 143930
	L1D_cache_core[21]: Access = 16530, Miss = 16493, Miss_rate = 0.998, Pending_hits = 22, Reservation_fails = 156332
	L1D_cache_core[22]: Access = 15382, Miss = 15306, Miss_rate = 0.995, Pending_hits = 29, Reservation_fails = 146345
	L1D_cache_core[23]: Access = 16932, Miss = 16928, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 158993
	L1D_cache_core[24]: Access = 15267, Miss = 15194, Miss_rate = 0.995, Pending_hits = 36, Reservation_fails = 142938
	L1D_cache_core[25]: Access = 16726, Miss = 16719, Miss_rate = 1.000, Pending_hits = 2, Reservation_fails = 152863
	L1D_cache_core[26]: Access = 15241, Miss = 15190, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 143888
	L1D_cache_core[27]: Access = 16473, Miss = 16457, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 153922
	L1D_cache_core[28]: Access = 14720, Miss = 14637, Miss_rate = 0.994, Pending_hits = 43, Reservation_fails = 142508
	L1D_cache_core[29]: Access = 15872, Miss = 15850, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 156610
	L1D_cache_core[30]: Access = 16731, Miss = 16715, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 155770
	L1D_cache_core[31]: Access = 16930, Miss = 16905, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 160399
	L1D_cache_core[32]: Access = 16881, Miss = 16850, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 155883
	L1D_cache_core[33]: Access = 16740, Miss = 16730, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 154830
	L1D_cache_core[34]: Access = 16845, Miss = 16825, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 155996
	L1D_cache_core[35]: Access = 16827, Miss = 16807, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 164691
	L1D_cache_core[36]: Access = 17097, Miss = 17093, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 159221
	L1D_cache_core[37]: Access = 17125, Miss = 17110, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 163769
	L1D_cache_core[38]: Access = 17220, Miss = 17204, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 156530
	L1D_cache_core[39]: Access = 16892, Miss = 16882, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 166263
	L1D_cache_core[40]: Access = 17224, Miss = 17213, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 166634
	L1D_cache_core[41]: Access = 16667, Miss = 16656, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 162673
	L1D_cache_core[42]: Access = 16921, Miss = 16902, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 160395
	L1D_cache_core[43]: Access = 17043, Miss = 17039, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 156373
	L1D_cache_core[44]: Access = 17129, Miss = 17113, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 161040
	L1D_cache_core[45]: Access = 16670, Miss = 16664, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 163730
	L1D_cache_core[46]: Access = 16898, Miss = 16881, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 156877
	L1D_cache_core[47]: Access = 16539, Miss = 16518, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 157863
	L1D_cache_core[48]: Access = 17132, Miss = 17114, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 165892
	L1D_cache_core[49]: Access = 16635, Miss = 16612, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 164097
	L1D_cache_core[50]: Access = 16651, Miss = 16636, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 156764
	L1D_cache_core[51]: Access = 17058, Miss = 17032, Miss_rate = 0.998, Pending_hits = 13, Reservation_fails = 158898
	L1D_cache_core[52]: Access = 16841, Miss = 16812, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 160872
	L1D_cache_core[53]: Access = 16472, Miss = 16464, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 163421
	L1D_cache_core[54]: Access = 16752, Miss = 16740, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 166182
	L1D_cache_core[55]: Access = 17175, Miss = 17167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[56]: Access = 16819, Miss = 16815, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 155427
	L1D_cache_core[57]: Access = 17045, Miss = 17022, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 155853
	L1D_cache_core[58]: Access = 17306, Miss = 17300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165086
	L1D_cache_core[59]: Access = 17091, Miss = 17063, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 156800
	L1D_total_cache_accesses = 861225
	L1D_total_cache_misses = 838879
	L1D_total_cache_miss_rate = 0.9741
	L1D_total_cache_pending_hits = 3261
	L1D_total_cache_reservation_fails = 8230603
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 2004659
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7770140
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2003455
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 460463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14692866
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43873
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17088
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
40425, 17529, 1428, 1428, 1428, 1428, 1428, 1428, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 1020, 
gpgpu_n_tot_thrd_icount = 921836160
gpgpu_n_tot_w_icount = 28807380
gpgpu_n_stall_shd_mem = 8896451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 622194
gpgpu_n_mem_write_global = 230825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 7143424
gpgpu_n_store_insn = 2349712
gpgpu_n_shmem_insn = 44394944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61973440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 126784
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8768027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16165466	W0_Idle:10207353	W0_Scoreboard:9307036	W1:1968	W2:1848	W3:1728	W4:1608	W5:1488	W6:1368	W7:1248	W8:1128	W9:47136	W10:888	W11:768	W12:648	W13:48032	W14:1898664	W15:240	W16:337623	W17:0	W18:140672	W19:0	W20:53088	W21:0	W22:0	W23:0	W24:3841368	W25:0	W26:144800	W27:0	W28:6436016	W29:0	W30:473344	W31:0	W32:15371724
Warp Occupancy Distribution:
Stall:6648445	W0_Idle:9489596	W0_Scoreboard:4941092	W1:1968	W2:1848	W3:1728	W4:1608	W5:1488	W6:1368	W7:1248	W8:1128	W9:16140	W10:888	W11:768	W12:648	W13:17416	W14:697500	W15:240	W16:282551	W17:0	W18:45904	W19:0	W20:17367	W21:0	W22:0	W23:0	W24:1325240	W25:0	W26:51252	W27:0	W28:2357741	W29:0	W30:173760	W31:0	W32:6057184
Warp Occupancy Distribution:
Stall:9517021	W0_Idle:717757	W0_Scoreboard:4365944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:30996	W10:0	W11:0	W12:0	W13:30616	W14:1201164	W15:0	W16:55072	W17:0	W18:94768	W19:0	W20:35721	W21:0	W22:0	W23:0	W24:2516128	W25:0	W26:93548	W27:0	W28:4078275	W29:0	W30:299584	W31:0	W32:9314540
warp_utilization0: 0.446715
warp_utilization1: 0.344067
warp_utilization2: 0.548680
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4977552 {8:622194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17667976 {40:77824,72:97705,136:55296,}
traffic_breakdown_coretomem[INST_ACC_R] = 37904 {8:4738,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84618384 {136:622194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1846600 {8:230825,}
traffic_breakdown_memtocore[INST_ACC_R] = 644368 {136:4738,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 310 
averagemflatency_1 = 323 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 541745 
mrq_lat_table:191150 	12625 	12047 	20424 	37422 	40445 	40115 	25487 	2066 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	357087 	415196 	77388 	3407 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	387088 	128401 	116742 	92508 	75821 	43699 	12847 	710 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	68197 	490922 	62710 	425 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	10157 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	646 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105       107       103       100       101        99       109        99       107        99       100       106       109       114       104 
dram[1]:        96       117       103       105       102       100       108        98        89        98       112        97       108       108       100       107 
dram[2]:       103        95       106       103        97        96       115        99        99        99       100       103       113       106       102       105 
dram[3]:       119        93       103       102       101       101        99       105        98        91        95       109       109        99       109       102 
dram[4]:        98       100       104       101        99       109        97       110        95       105        97       102       107       113       107       104 
dram[5]:        99       112       104       104       106       105       108       102        92       101       111        95       101       107       100       104 
maximum service time to same row:
dram[0]:     12309     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 10.068703 11.669617 10.122137 12.141105  9.630922 12.462733  8.100000 11.224138  8.429193  7.274047  7.684210  8.392485  7.861057  8.723311  8.105263  9.893564 
dram[1]: 11.036212 11.497143 10.785326 12.671925  9.716381 12.211657 10.401575 10.216710  6.592775  7.761719  7.326165  9.857500  7.659176  9.202299  7.988142  9.466507 
dram[2]: 11.194915  9.735294 11.877612 11.005571 10.477691 10.117801 10.455764  7.993865  7.349353  8.221276  8.384615  7.856859  8.935412  7.523540  9.245939  8.611231 
dram[3]: 10.557895 10.312661 11.125000 11.277620 10.657754 10.678378  9.604423 10.083969  7.509470  6.945017  8.970454  7.227513  9.090909  7.377256  9.207459  7.920949 
dram[4]:  9.910000 11.186969 10.521276 11.614035 10.524457 11.734513  8.294243 10.728767  8.027140  7.579848  8.417022  8.187373  8.475687  8.615880  8.190574  9.549161 
dram[5]: 11.234464 10.961749 10.910082 11.341808 10.597333 11.369628 10.534575 10.144703  6.773109  8.224742  7.955166  8.159091  8.192771  8.384937  8.009901  9.464115 
average row locality = 381808/41483 = 9.203963
average row locality_1 = 192051/27281 = 7.039735
average row locality_2 = 189757/14202 = 13.361287
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2085      2082      2061      2048      2068      2068      2193      2176      2208      2230      2219      2208      2237      2208      2262      2208 
dram[1]:      2082      2082      2060      2048      2068      2068      2174      2176      2255      2230      2240      2208      2240      2208      2241      2208 
dram[2]:      2082      2082      2060      2048      2068      2074      2174      2195      2230      2208      2208      2220      2208      2236      2208      2261 
dram[3]:      2082      2082      2060      2048      2068      2072      2174      2178      2230      2252      2208      2240      2208      2240      2208      2240 
dram[4]:      2082      2082      2060      2055      2069      2072      2192      2178      2208      2228      2221      2208      2238      2208      2265      2208 
dram[5]:      2070      2082      2062      2062      2068      2072      2176      2178      2254      2228      2240      2208      2240      2208      2241      2208 
total reads: 207472
bank skew: 2265/2048 = 1.11
chip skew: 34597/34561 = 1.00
number of total write accesses:
dram[0]:      1872      1874      1917      1910      1794      1945      1695      1730      1661      1778      1723      1812      1780      1796      1742      1789 
dram[1]:      1880      1942      1909      1969      1906      1913      1789      1737      1760      1744      1848      1735      1850      1795      1801      1749 
dram[2]:      1881      1890      1919      1903      1924      1791      1726      1714      1746      1656      1825      1732      1804      1759      1777      1726 
dram[3]:      1930      1909      1945      1933      1918      1879      1735      1785      1735      1790      1739      1858      1792      1847      1742      1768 
dram[4]:      1882      1867      1896      1917      1804      1906      1698      1738      1637      1759      1735      1812      1771      1807      1732      1774 
dram[5]:      1907      1930      1942      1953      1906      1896      1785      1748      1776      1761      1841      1741      1840      1800      1804      1748 
total reads: 174336
bank skew: 1969/1637 = 1.20
chip skew: 29378/28735 = 1.02
average mf latency per bank:
dram[0]:        599       595       594       602       634       621       776       759       737       684       682       659       687       667       664       641
dram[1]:        693       588       704       585       746       612       875       755       783       664       771       654       762       654       742       635
dram[2]:        614       610       622       606       638       663       780       805       701       765       655       710       664       731       654       693
dram[3]:        609       714       605       733       634       781       751       917       674       815       658       809       652       799       648       781
dram[4]:        575       636       568       653       612       663       761       802       737       709       679       684       686       687       649       670
dram[5]:        671       643       675       627       715       671       848       820       772       703       758       685       758       680       737       676
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1183      1701      1095
dram[1]:       1308      1399      1397      1687      1478      1662      1432      1528      1286      1711      1391      1379      1319      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1174      1949      1095      1772
dram[3]:       1557      1387      1551      1512      1678      1490      1393      1516      1203      1359      1321      1437      1366      1454      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1475      1933      1648      1758      1440      1538      1142      1570      1248
dram[5]:       1317      1703      1344      1672      1477      1709      1369      1494      1193      1674      1433      1376      1278      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=589063 n_act=6873 n_pre=6857 n_req=52986 n_req_1=3175 n_req_2=49811 n_req_3=0 n_rd=69122 n_write=44683 bw_util=0.2596 bw_util_1=0.01584 bw_util_2=0.2438 bw_util_3=0 blp=2.367991 blp_1= 1.301646 blp_2= 1.963871 blp_3= -nan
 n_activity=561649 dram_eff=0.3312 dram_eff_1=0.02022 dram_eff_2=0.311 dram_eff_3=0
bk0: 4170a 643674i bk1: 4164a 642880i bk2: 4122a 644073i bk3: 4096a 643589i bk4: 4136a 644345i bk5: 4136a 643737i bk6: 4386a 642381i bk7: 4352a 645047i bk8: 4416a 646029i bk9: 4460a 644079i bk10: 4438a 641905i bk11: 4416a 641845i bk12: 4474a 639790i bk13: 4416a 641992i bk14: 4524a 638974i bk15: 4416a 641696i 
bw_dist = 0.016	0.244	0.000	0.524	0.216
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58336
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=588055 n_act=6865 n_pre=6849 n_req=53092 n_req_1=2842 n_req_2=50250 n_req_3=0 n_rd=69176 n_write=45653 bw_util=0.2601 bw_util_1=0.01467 bw_util_2=0.2454 bw_util_3=0 blp=2.390197 blp_1= 1.185731 blp_2= 1.985561 blp_3= -nan
 n_activity=561006 dram_eff=0.3322 dram_eff_1=0.01874 dram_eff_2=0.3135 dram_eff_3=0
bk0: 4164a 643972i bk1: 4164a 643063i bk2: 4120a 642623i bk3: 4096a 640979i bk4: 4136a 643742i bk5: 4136a 643330i bk6: 4348a 644281i bk7: 4352a 642725i bk8: 4510a 641853i bk9: 4460a 643581i bk10: 4480a 639732i bk11: 4416a 643001i bk12: 4480a 639505i bk13: 4416a 642907i bk14: 4482a 638002i bk15: 4416a 641170i 
bw_dist = 0.015	0.245	0.000	0.523	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51753
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=588950 n_act=6950 n_pre=6934 n_req=52977 n_req_1=3183 n_req_2=49794 n_req_3=0 n_rd=69124 n_write=44640 bw_util=0.2597 bw_util_1=0.01586 bw_util_2=0.2438 bw_util_3=0 blp=2.366608 blp_1= 1.316621 blp_2= 1.964003 blp_3= -nan
 n_activity=561860 dram_eff=0.3312 dram_eff_1=0.02023 dram_eff_2=0.311 dram_eff_3=0
bk0: 4164a 644271i bk1: 4164a 641915i bk2: 4120a 644794i bk3: 4096a 642747i bk4: 4136a 645208i bk5: 4148a 642828i bk6: 4348a 646775i bk7: 4390a 641075i bk8: 4460a 643981i bk9: 4416a 643727i bk10: 4416a 644397i bk11: 4440a 641233i bk12: 4416a 643060i bk13: 4472a 638308i bk14: 4416a 641927i bk15: 4522a 637639i 
bw_dist = 0.016	0.244	0.000	0.524	0.216
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.62666
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=587620 n_act=7070 n_pre=7054 n_req=53037 n_req_1=2847 n_req_2=50190 n_req_3=0 n_rd=69180 n_write=45674 bw_util=0.2599 bw_util_1=0.01469 bw_util_2=0.2453 bw_util_3=0 blp=2.403071 blp_1= 1.189896 blp_2= 1.990027 blp_3= -nan
 n_activity=563789 dram_eff=0.3304 dram_eff_1=0.01867 dram_eff_2=0.3117 dram_eff_3=0
bk0: 4164a 643642i bk1: 4164a 640633i bk2: 4120a 642448i bk3: 4096a 638907i bk4: 4136a 641885i bk5: 4144a 642432i bk6: 4348a 643751i bk7: 4356a 641202i bk8: 4460a 645233i bk9: 4504a 639079i bk10: 4416a 644303i bk11: 4480a 637813i bk12: 4416a 643853i bk13: 4480a 637179i bk14: 4416a 643047i bk15: 4480a 636744i 
bw_dist = 0.015	0.245	0.000	0.527	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51269
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=589253 n_act=6822 n_pre=6806 n_req=52938 n_req_1=3196 n_req_2=49742 n_req_3=0 n_rd=69148 n_write=44569 bw_util=0.2595 bw_util_1=0.01593 bw_util_2=0.2436 bw_util_3=0 blp=2.378528 blp_1= 1.307855 blp_2= 1.973431 blp_3= -nan
 n_activity=560045 dram_eff=0.332 dram_eff_1=0.02039 dram_eff_2=0.3116 dram_eff_3=0
bk0: 4164a 643586i bk1: 4164a 641175i bk2: 4120a 644033i bk3: 4110a 641979i bk4: 4138a 643994i bk5: 4144a 644137i bk6: 4384a 643235i bk7: 4356a 645715i bk8: 4416a 646276i bk9: 4456a 643841i bk10: 4442a 643784i bk11: 4416a 641459i bk12: 4476a 641428i bk13: 4416a 640945i bk14: 4530a 637650i bk15: 4416a 640319i 
bw_dist = 0.016	0.244	0.000	0.522	0.218
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58885
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=716598 n_nop=587883 n_act=6904 n_pre=6888 n_req=53164 n_req_1=2818 n_req_2=50346 n_req_3=0 n_rd=69194 n_write=45729 bw_util=0.2604 bw_util_1=0.01455 bw_util_2=0.2459 bw_util_3=0 blp=2.423033 blp_1= 1.180259 blp_2= 2.016512 blp_3= -nan
 n_activity=560796 dram_eff=0.3327 dram_eff_1=0.01859 dram_eff_2=0.3142 dram_eff_3=0
bk0: 4140a 642637i bk1: 4164a 641809i bk2: 4124a 641259i bk3: 4124a 638971i bk4: 4136a 641879i bk5: 4144a 642828i bk6: 4352a 644215i bk7: 4356a 642207i bk8: 4508a 640484i bk9: 4456a 643234i bk10: 4480a 641062i bk11: 4416a 640409i bk12: 4480a 639453i bk13: 4416a 640771i bk14: 4482a 638287i bk15: 4416a 642104i 
bw_dist = 0.015	0.246	0.000	0.522	0.217
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.51139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68190, Miss = 17333, Miss_rate = 0.254, Pending_hits = 11567, Reservation_fails = 2765
L2_cache_bank[1]: Access = 71375, Miss = 17228, Miss_rate = 0.241, Pending_hits = 12310, Reservation_fails = 2171
L2_cache_bank[2]: Access = 73816, Miss = 17360, Miss_rate = 0.235, Pending_hits = 12555, Reservation_fails = 2632
L2_cache_bank[3]: Access = 70674, Miss = 17228, Miss_rate = 0.244, Pending_hits = 12534, Reservation_fails = 1920
L2_cache_bank[4]: Access = 71672, Miss = 17238, Miss_rate = 0.241, Pending_hits = 12464, Reservation_fails = 3200
L2_cache_bank[5]: Access = 69073, Miss = 17324, Miss_rate = 0.251, Pending_hits = 11443, Reservation_fails = 3633
L2_cache_bank[6]: Access = 71031, Miss = 17238, Miss_rate = 0.243, Pending_hits = 12637, Reservation_fails = 2237
L2_cache_bank[7]: Access = 74886, Miss = 17352, Miss_rate = 0.232, Pending_hits = 12429, Reservation_fails = 2748
L2_cache_bank[8]: Access = 68074, Miss = 17335, Miss_rate = 0.255, Pending_hits = 11430, Reservation_fails = 2913
L2_cache_bank[9]: Access = 72892, Miss = 17239, Miss_rate = 0.237, Pending_hits = 12319, Reservation_fails = 2886
L2_cache_bank[10]: Access = 73783, Miss = 17351, Miss_rate = 0.235, Pending_hits = 12474, Reservation_fails = 2922
L2_cache_bank[11]: Access = 72351, Miss = 17246, Miss_rate = 0.238, Pending_hits = 12778, Reservation_fails = 2843
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68190, Miss = 17333 (0.254), PendingHit = 11567 (0.17)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71375, Miss = 17228 (0.241), PendingHit = 12310 (0.172)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73816, Miss = 17360 (0.235), PendingHit = 12555 (0.17)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 70674, Miss = 17228 (0.244), PendingHit = 12534 (0.177)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71672, Miss = 17238 (0.241), PendingHit = 12464 (0.174)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69073, Miss = 17324 (0.251), PendingHit = 11443 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71031, Miss = 17238 (0.243), PendingHit = 12637 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 74886, Miss = 17352 (0.232), PendingHit = 12429 (0.166)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68074, Miss = 17335 (0.255), PendingHit = 11430 (0.168)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72892, Miss = 17239 (0.237), PendingHit = 12319 (0.169)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 73783, Miss = 17351 (0.235), PendingHit = 12474 (0.169)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72351, Miss = 17246 (0.238), PendingHit = 12778 (0.177)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 349103
Stream 1: Misses  = 83486
Stream 2: Accesses  = 508714
Stream 2: Misses  = 123986
Stream 1+2: Accesses  = 857817
Stream 1+2: Misses  = 207472
Total Accesses  = 857817
MPKI-CORES
CORE_L2MPKI_0	0.615
CORE_L2MPKI_1	0.437
CORE_L2MPKI_2	0.379
CORE_L2MPKI_3	0.368
CORE_L2MPKI_4	0.429
CORE_L2MPKI_5	0.349
CORE_L2MPKI_6	0.352
CORE_L2MPKI_7	0.353
CORE_L2MPKI_8	0.371
CORE_L2MPKI_9	0.425
CORE_L2MPKI_10	0.283
CORE_L2MPKI_11	0.283
CORE_L2MPKI_12	0.277
CORE_L2MPKI_13	0.277
CORE_L2MPKI_14	0.287
CORE_L2MPKI_15	0.274
CORE_L2MPKI_16	0.288
CORE_L2MPKI_17	0.282
CORE_L2MPKI_18	0.246
CORE_L2MPKI_19	0.267
CORE_L2MPKI_20	0.261
CORE_L2MPKI_21	0.258
CORE_L2MPKI_22	0.306
CORE_L2MPKI_23	0.284
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.284
CORE_L2MPKI_26	0.264
CORE_L2MPKI_27	0.270
CORE_L2MPKI_28	0.279
CORE_L2MPKI_29	0.253
CORE_L2MPKI_30	0.266
CORE_L2MPKI_31	0.254
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.257
CORE_L2MPKI_34	0.282
CORE_L2MPKI_35	0.277
CORE_L2MPKI_36	0.286
CORE_L2MPKI_37	0.276
CORE_L2MPKI_38	0.260
CORE_L2MPKI_39	0.283
CORE_L2MPKI_40	0.269
CORE_L2MPKI_41	0.257
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.287
CORE_L2MPKI_44	0.229
CORE_L2MPKI_45	0.245
CORE_L2MPKI_46	0.273
CORE_L2MPKI_47	0.263
CORE_L2MPKI_48	0.265
CORE_L2MPKI_49	0.251
CORE_L2MPKI_50	0.248
CORE_L2MPKI_51	0.248
CORE_L2MPKI_52	0.260
CORE_L2MPKI_53	0.247
CORE_L2MPKI_54	0.244
CORE_L2MPKI_55	0.286
CORE_L2MPKI_56	0.274
CORE_L2MPKI_57	0.271
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.272
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.264
MISSES-CORES
CORE_MISSES_0	1618
CORE_MISSES_1	974
CORE_MISSES_2	918
CORE_MISSES_3	755
CORE_MISSES_4	1061
CORE_MISSES_5	777
CORE_MISSES_6	856
CORE_MISSES_7	697
CORE_MISSES_8	879
CORE_MISSES_9	940
CORE_MISSES_10	3542
CORE_MISSES_11	3599
CORE_MISSES_12	3460
CORE_MISSES_13	3492
CORE_MISSES_14	3661
CORE_MISSES_15	3490
CORE_MISSES_16	3691
CORE_MISSES_17	3604
CORE_MISSES_18	3128
CORE_MISSES_19	3375
CORE_MISSES_20	3569
CORE_MISSES_21	3846
CORE_MISSES_22	4155
CORE_MISSES_23	4249
CORE_MISSES_24	3487
CORE_MISSES_25	4298
CORE_MISSES_26	3622
CORE_MISSES_27	4077
CORE_MISSES_28	3854
CORE_MISSES_29	3812
CORE_MISSES_30	4193
CORE_MISSES_31	3969
CORE_MISSES_32	4095
CORE_MISSES_33	4045
CORE_MISSES_34	4450
CORE_MISSES_35	4301
CORE_MISSES_36	4506
CORE_MISSES_37	4270
CORE_MISSES_38	4115
CORE_MISSES_39	4361
CORE_MISSES_40	4214
CORE_MISSES_41	4012
CORE_MISSES_42	4352
CORE_MISSES_43	4490
CORE_MISSES_44	3580
CORE_MISSES_45	3793
CORE_MISSES_46	4287
CORE_MISSES_47	4140
CORE_MISSES_48	4071
CORE_MISSES_49	3896
CORE_MISSES_50	3887
CORE_MISSES_51	3879
CORE_MISSES_52	4062
CORE_MISSES_53	3832
CORE_MISSES_54	3782
CORE_MISSES_55	4432
CORE_MISSES_56	4307
CORE_MISSES_57	4283
CORE_MISSES_58	4077
CORE_MISSES_59	4305
L2_MISSES = 207472
L2_total_cache_accesses = 857817
L2_total_cache_misses = 207472
L2_total_cache_miss_rate = 0.2419
L2_total_cache_pending_hits = 146940
L2_total_cache_reservation_fails = 32870
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12350
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1730
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3601
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 492
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18560
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3365665
icnt_total_pkts_simt_to_mem=1352235
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      47.5048
gpu_ipc_2 =    1372.3146
gpu_tot_sim_cycle_stream_1 = 670901
gpu_tot_sim_cycle_stream_2 = 670710
gpu_sim_insn_1 = 31871034
gpu_sim_insn_2 = 920425060
gpu_sim_cycle = 670904
gpu_sim_insn = 952296094
gpu_ipc =    1419.4222
gpu_tot_sim_cycle = 670904
gpu_tot_sim_insn = 952296094
gpu_tot_ipc =    1419.4222
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1070270
gpu_stall_icnt2sh    = 3471382
gpu_total_sim_rate=385701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18403464
	L1I_total_cache_misses = 53642
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21631
L1D_cache:
	L1D_cache_core[0]: Access = 7074, Miss = 4497, Miss_rate = 0.636, Pending_hits = 357, Reservation_fails = 61157
	L1D_cache_core[1]: Access = 6863, Miss = 4020, Miss_rate = 0.586, Pending_hits = 423, Reservation_fails = 54457
	L1D_cache_core[2]: Access = 6659, Miss = 4260, Miss_rate = 0.640, Pending_hits = 391, Reservation_fails = 71151
	L1D_cache_core[3]: Access = 6027, Miss = 3980, Miss_rate = 0.660, Pending_hits = 269, Reservation_fails = 63923
	L1D_cache_core[4]: Access = 6772, Miss = 4373, Miss_rate = 0.646, Pending_hits = 385, Reservation_fails = 63336
	L1D_cache_core[5]: Access = 6671, Miss = 4113, Miss_rate = 0.617, Pending_hits = 357, Reservation_fails = 59512
	L1D_cache_core[6]: Access = 6565, Miss = 4189, Miss_rate = 0.638, Pending_hits = 431, Reservation_fails = 66966
	L1D_cache_core[7]: Access = 5918, Miss = 3901, Miss_rate = 0.659, Pending_hits = 331, Reservation_fails = 66633
	L1D_cache_core[8]: Access = 6422, Miss = 4165, Miss_rate = 0.649, Pending_hits = 328, Reservation_fails = 65876
	L1D_cache_core[9]: Access = 6362, Miss = 4088, Miss_rate = 0.643, Pending_hits = 329, Reservation_fails = 63888
	L1D_cache_core[10]: Access = 18431, Miss = 18165, Miss_rate = 0.986, Pending_hits = 58, Reservation_fails = 184166
	L1D_cache_core[11]: Access = 18283, Miss = 18035, Miss_rate = 0.986, Pending_hits = 25, Reservation_fails = 183151
	L1D_cache_core[12]: Access = 18385, Miss = 18101, Miss_rate = 0.985, Pending_hits = 32, Reservation_fails = 189352
	L1D_cache_core[13]: Access = 18699, Miss = 18486, Miss_rate = 0.989, Pending_hits = 17, Reservation_fails = 175057
	L1D_cache_core[14]: Access = 18515, Miss = 18206, Miss_rate = 0.983, Pending_hits = 39, Reservation_fails = 181561
	L1D_cache_core[15]: Access = 18203, Miss = 17963, Miss_rate = 0.987, Pending_hits = 18, Reservation_fails = 184834
	L1D_cache_core[16]: Access = 19084, Miss = 18794, Miss_rate = 0.985, Pending_hits = 22, Reservation_fails = 180882
	L1D_cache_core[17]: Access = 18111, Miss = 17875, Miss_rate = 0.987, Pending_hits = 28, Reservation_fails = 181389
	L1D_cache_core[18]: Access = 18900, Miss = 18627, Miss_rate = 0.986, Pending_hits = 43, Reservation_fails = 184345
	L1D_cache_core[19]: Access = 18272, Miss = 18093, Miss_rate = 0.990, Pending_hits = 46, Reservation_fails = 184838
	L1D_cache_core[20]: Access = 18437, Miss = 18352, Miss_rate = 0.995, Pending_hits = 39, Reservation_fails = 182306
	L1D_cache_core[21]: Access = 20802, Miss = 20761, Miss_rate = 0.998, Pending_hits = 22, Reservation_fails = 196276
	L1D_cache_core[22]: Access = 19444, Miss = 19366, Miss_rate = 0.996, Pending_hits = 29, Reservation_fails = 187404
	L1D_cache_core[23]: Access = 21065, Miss = 21055, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 197760
	L1D_cache_core[24]: Access = 19108, Miss = 19031, Miss_rate = 0.996, Pending_hits = 40, Reservation_fails = 180957
	L1D_cache_core[25]: Access = 20886, Miss = 20871, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 189505
	L1D_cache_core[26]: Access = 19347, Miss = 19294, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 180450
	L1D_cache_core[27]: Access = 20260, Miss = 20244, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 192282
	L1D_cache_core[28]: Access = 18529, Miss = 18442, Miss_rate = 0.995, Pending_hits = 43, Reservation_fails = 183311
	L1D_cache_core[29]: Access = 19835, Miss = 19813, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 196329
	L1D_cache_core[30]: Access = 21043, Miss = 21021, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 194910
	L1D_cache_core[31]: Access = 20572, Miss = 20547, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 198972
	L1D_cache_core[32]: Access = 20729, Miss = 20698, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 192815
	L1D_cache_core[33]: Access = 20406, Miss = 20385, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 195063
	L1D_cache_core[34]: Access = 20583, Miss = 20563, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 192357
	L1D_cache_core[35]: Access = 20614, Miss = 20590, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 203818
	L1D_cache_core[36]: Access = 20853, Miss = 20847, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 198032
	L1D_cache_core[37]: Access = 20957, Miss = 20938, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 204227
	L1D_cache_core[38]: Access = 21307, Miss = 21289, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194223
	L1D_cache_core[39]: Access = 20899, Miss = 20887, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 204363
	L1D_cache_core[40]: Access = 21168, Miss = 21148, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 205358
	L1D_cache_core[41]: Access = 20802, Miss = 20778, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 201872
	L1D_cache_core[42]: Access = 21058, Miss = 21037, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 197746
	L1D_cache_core[43]: Access = 21050, Miss = 21030, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 194129
	L1D_cache_core[44]: Access = 21183, Miss = 21167, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 200131
	L1D_cache_core[45]: Access = 20698, Miss = 20682, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 204375
	L1D_cache_core[46]: Access = 20924, Miss = 20907, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 198140
	L1D_cache_core[47]: Access = 20548, Miss = 20525, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 197465
	L1D_cache_core[48]: Access = 21196, Miss = 21178, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 206265
	L1D_cache_core[49]: Access = 20310, Miss = 20287, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 204892
	L1D_cache_core[50]: Access = 20857, Miss = 20838, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 193767
	L1D_cache_core[51]: Access = 21039, Miss = 21009, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 195702
	L1D_cache_core[52]: Access = 20480, Miss = 20446, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 197230
	L1D_cache_core[53]: Access = 20580, Miss = 20572, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 197681
	L1D_cache_core[54]: Access = 20727, Miss = 20706, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 202187
	L1D_cache_core[55]: Access = 21376, Miss = 21362, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 200583
	L1D_cache_core[56]: Access = 20710, Miss = 20700, Miss_rate = 1.000, Pending_hits = 9, Reservation_fails = 195182
	L1D_cache_core[57]: Access = 21223, Miss = 21200, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 194228
	L1D_cache_core[58]: Access = 21130, Miss = 21114, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 203844
	L1D_cache_core[59]: Access = 21092, Miss = 21062, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 195807
	L1D_total_cache_accesses = 1074043
	L1D_total_cache_misses = 1046673
	L1D_total_cache_miss_rate = 0.9745
	L1D_total_cache_pending_hits = 4399
	L1D_total_cache_reservation_fails = 10318418
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 2505010
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 775748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9734535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2503806
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 270925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 583883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18349822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53642
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21631
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
50403, 24264, 1836, 1836, 1836, 1836, 1836, 1836, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 
gpgpu_n_tot_thrd_icount = 1151262656
gpgpu_n_tot_w_icount = 35976958
gpgpu_n_stall_shd_mem = 11154254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 775748
gpgpu_n_mem_write_global = 288085
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 8896608
gpgpu_n_store_insn = 2930000
gpgpu_n_shmem_insn = 55199624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77440736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10989150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20265343	W0_Idle:12001013	W0_Scoreboard:11467629	W1:2296	W2:2156	W3:2016	W4:1876	W5:1736	W6:1596	W7:1456	W8:1316	W9:58836	W10:1036	W11:896	W12:756	W13:59996	W14:2373296	W15:280	W16:417973	W17:0	W18:175840	W19:0	W20:66360	W21:0	W22:0	W23:0	W24:4801710	W25:0	W26:181000	W27:0	W28:8045020	W29:0	W30:591680	W31:0	W32:19187832
Warp Occupancy Distribution:
Stall:8460725	W0_Idle:11081457	W0_Scoreboard:6090049	W1:2296	W2:2156	W3:2016	W4:1876	W5:1736	W6:1596	W7:1456	W8:1316	W9:20786	W10:1036	W11:896	W12:756	W13:22306	W14:890890	W15:280	W16:351381	W17:0	W18:59712	W19:0	W20:22596	W21:0	W22:0	W23:0	W24:1724260	W25:0	W26:65956	W27:0	W28:3011981	W29:0	W30:221696	W31:0	W32:7694349
Warp Occupancy Distribution:
Stall:11804618	W0_Idle:919556	W0_Scoreboard:5377580	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:38050	W10:0	W11:0	W12:0	W13:37690	W14:1482406	W15:0	W16:66592	W17:0	W18:116128	W19:0	W20:43764	W21:0	W22:0	W23:0	W24:3077450	W25:0	W26:115044	W27:0	W28:5033039	W29:0	W30:369984	W31:0	W32:11493483
warp_utilization0: 0.451343
warp_utilization1: 0.354930
warp_utilization2: 0.547177
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6205984 {8:775748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22052840 {40:97280,72:121685,136:69120,}
traffic_breakdown_coretomem[INST_ACC_R] = 45888 {8:5736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105501592 {136:775747,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2304680 {8:288085,}
traffic_breakdown_memtocore[INST_ACC_R] = 780096 {136:5736,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 310 
averagemflatency_1 = 322 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 670171 
mrq_lat_table:239784 	15783 	15007 	25461 	46565 	50571 	49495 	30942 	2578 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	445008 	518290 	96646 	3947 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	479650 	160689 	145381 	116372 	95607 	55502 	15638 	789 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84217 	612451 	78604 	535 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	67417 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	498 	801 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105       107       103       100       107        99       109        99       107        99       108       106       109       114       104 
dram[1]:        97       117       103       105       102       100       108        98       102        98       112        97       108       108       100       107 
dram[2]:       103        95       106       103       108        96       115        99        99        99       108       103       113       106       102       105 
dram[3]:       119        96       103       104       101       101        99       108        98       104        95       109       109        99       109       102 
dram[4]:        98       100       104       101        99       109        97       110        95       105        97       105       107       113       107       104 
dram[5]:       100       112       104       104       106       105       113       102       106       101       111       101       101       107       100       104 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 10.949115 12.000000 10.982340 12.486146 10.740000 12.925065  9.231214 11.579327  9.191120  7.367257  8.481675  8.459099  8.998181  8.785095  8.922242  9.104693 
dram[1]: 11.136465 11.863529 10.293388 12.892031  9.594174 12.631043 10.935267 11.018349  6.746939  7.505295  7.091539  9.471265  7.573551  8.705882  7.412537  9.080000 
dram[2]: 11.571095 10.586354 12.141463 11.968523 10.641026 11.242424 11.016018  9.173664  7.396423  8.998110  8.561551  8.771172  8.828671  8.550347  8.757840  9.451923 
dram[3]: 10.943356 10.673774 11.737705 10.813853 10.808279 10.247916 10.214893 10.760440  7.518182  7.112376  8.695958  7.139276  8.630584  7.309455  8.859929  7.330435 
dram[4]: 10.807860 11.461894 11.445727 11.842483 11.311476 11.698113  9.515873 11.406619  8.911654  7.550681  9.312977  8.105769  9.597277  8.635434  8.961749  9.112523 
dram[5]: 11.876190 11.283146 10.592827 12.059952 10.158111 11.591549 11.445222 10.747767  6.890582  7.832025  7.768293  7.912140  7.993721  8.064102  7.534024  9.180147 
average row locality = 476218/50518 = 9.426700
average row locality_1 = 240073/33334 = 7.202046
average row locality_2 = 236145/17184 = 13.742144
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2605      2604      2575      2560      2580      2580      2705      2688      2720      2784      2731      2784      2749      2784      2774      2784 
dram[1]:      2602      2604      2574      2560      2580      2580      2686      2688      2792      2784      2816      2784      2816      2784      2826      2784 
dram[2]:      2602      2602      2574      2560      2580      2586      2686      2707      2782      2720      2784      2732      2784      2748      2784      2773 
dram[3]:      2602      2602      2574      2560      2580      2584      2686      2690      2782      2794      2784      2816      2784      2816      2784      2824 
dram[4]:      2602      2602      2574      2568      2581      2584      2704      2690      2720      2786      2733      2784      2750      2784      2777      2784 
dram[5]:      2588      2602      2576      2576      2580      2584      2688      2690      2792      2786      2816      2784      2816      2784      2827      2784 
total reads: 258829
bank skew: 2827/2560 = 1.10
chip skew: 43273/43004 = 1.01
number of total write accesses:
dram[0]:      2344      2364      2400      2397      2253      2422      2086      2129      2041      2211      2129      2283      2200      2285      2160      2260 
dram[1]:      2376      2438      2408      2455      2361      2384      2213      2116      2167      2177      2297      2160      2281      2248      2259      2210 
dram[2]:      2362      2363      2404      2383      2400      2237      2128      2100      2181      2040      2293      2136      2266      2177      2243      2142 
dram[3]:      2421      2404      2438      2436      2381      2335      2115      2206      2180      2206      2164      2310      2239      2286      2213      2234 
dram[4]:      2348      2361      2382      2394      2249      2376      2092      2135      2021      2205      2147      2274      2183      2285      2143      2237 
dram[5]:      2400      2419      2445      2453      2367      2354      2222      2125      2183      2203      2280      2169      2276      2248      2266      2210 
total reads: 217389
bank skew: 2455/2021 = 1.21
chip skew: 36620/35832 = 1.02
average mf latency per bank:
dram[0]:        584       599       583       604       614       619       751       753       704       694       659       663       668       674       646       640
dram[1]:        701       589       721       583       749       609       875       742       791       673       801       655       797       657       761       635
dram[2]:        616       595       622       596       638       644       774       780       712       734       658       691       677       712       657       676
dram[3]:        606       731       602       753       628       786       743       920       679       833       658       844       654       838       647       805
dram[4]:        561       631       559       651       597       659       735       797       703       718       657       688       670       697       631       669
dram[5]:        679       648       688       629       722       666       843       814       779       712       793       693       797       683       754       676
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1186      1701      1112
dram[1]:       1398      1399      1469      1687      1478      1662      1432      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1174      1949      1185      1772
dram[3]:       1557      1460      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1475      1933      1648      1758      1440      1538      1278      1570      1248
dram[5]:       1412      1703      1344      1672      1477      1709      1369      1494      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727560 n_act=8091 n_pre=8075 n_req=65951 n_req_1=3457 n_req_2=62494 n_req_3=0 n_rd=86014 n_write=55852 bw_util=0.2616 bw_util_1=0.01403 bw_util_2=0.2476 bw_util_3=0 blp=2.364877 blp_1= 1.278439 blp_2= 1.969038 blp_3= -nan
 n_activity=697117 dram_eff=0.3323 dram_eff_1=0.01782 dram_eff_2=0.3145 dram_eff_3=0
bk0: 5210a 794526i bk1: 5208a 794025i bk2: 5150a 795315i bk3: 5120a 794105i bk4: 5160a 795400i bk5: 5160a 794607i bk6: 5410a 794818i bk7: 5376a 796718i bk8: 5440a 799660i bk9: 5568a 794661i bk10: 5462a 795291i bk11: 5568a 791820i bk12: 5498a 792239i bk13: 5568a 791454i bk14: 5548a 791227i bk15: 5568a 790010i 
bw_dist = 0.014	0.248	0.000	0.526	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58001
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724910 n_act=8663 n_pre=8647 n_req=66329 n_req_1=3474 n_req_2=62855 n_req_3=0 n_rd=86520 n_write=56852 bw_util=0.2629 bw_util_1=0.01438 bw_util_2=0.2485 bw_util_3=0 blp=2.397789 blp_1= 1.196655 blp_2= 1.988391 blp_3= -nan
 n_activity=698976 dram_eff=0.3331 dram_eff_1=0.01822 dram_eff_2=0.3149 dram_eff_3=0
bk0: 5204a 794562i bk1: 5208a 793624i bk2: 5148a 792449i bk3: 5120a 791194i bk4: 5160a 794258i bk5: 5160a 794268i bk6: 5372a 796979i bk7: 5376a 794978i bk8: 5584a 793300i bk9: 5568a 793380i bk10: 5632a 789141i bk11: 5568a 793775i bk12: 5632a 788385i bk13: 5568a 792291i bk14: 5652a 784930i bk15: 5568a 789418i 
bw_dist = 0.014	0.249	0.000	0.526	0.211
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49881
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727534 n_act=8169 n_pre=8153 n_req=65877 n_req_1=3461 n_req_2=62416 n_req_3=0 n_rd=86008 n_write=55728 bw_util=0.2615 bw_util_1=0.01402 bw_util_2=0.2474 bw_util_3=0 blp=2.355364 blp_1= 1.291206 blp_2= 1.962694 blp_3= -nan
 n_activity=697402 dram_eff=0.332 dram_eff_1=0.01781 dram_eff_2=0.3142 dram_eff_3=0
bk0: 5204a 795444i bk1: 5204a 792757i bk2: 5148a 795787i bk3: 5120a 794108i bk4: 5160a 796005i bk5: 5172a 794017i bk6: 5372a 799226i bk7: 5414a 793731i bk8: 5564a 795241i bk9: 5440a 796551i bk10: 5568a 795304i bk11: 5464a 793657i bk12: 5568a 793776i bk13: 5496a 790844i bk14: 5568a 791337i bk15: 5546a 789656i 
bw_dist = 0.014	0.247	0.000	0.526	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60421
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724435 n_act=8865 n_pre=8849 n_req=66314 n_req_1=3480 n_req_2=62834 n_req_3=0 n_rd=86524 n_write=56919 bw_util=0.2629 bw_util_1=0.0144 bw_util_2=0.2485 bw_util_3=0 blp=2.409089 blp_1= 1.201600 blp_2= 1.990310 blp_3= -nan
 n_activity=702425 dram_eff=0.3315 dram_eff_1=0.01815 dram_eff_2=0.3133 dram_eff_3=0
bk0: 5204a 793820i bk1: 5204a 790663i bk2: 5148a 793696i bk3: 5120a 787885i bk4: 5160a 793063i bk5: 5168a 792038i bk6: 5372a 796533i bk7: 5380a 793562i bk8: 5564a 795937i bk9: 5588a 790222i bk10: 5568a 795299i bk11: 5632a 786357i bk12: 5568a 793979i bk13: 5632a 785975i bk14: 5568a 791018i bk15: 5648a 782795i 
bw_dist = 0.014	0.249	0.000	0.530	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49215
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727748 n_act=8063 n_pre=8047 n_req=65853 n_req_1=3481 n_req_2=62372 n_req_3=0 n_rd=86046 n_write=55688 bw_util=0.2614 bw_util_1=0.01411 bw_util_2=0.2473 bw_util_3=0 blp=2.367300 blp_1= 1.282984 blp_2= 1.971903 blp_3= -nan
 n_activity=696390 dram_eff=0.3324 dram_eff_1=0.01794 dram_eff_2=0.3144 dram_eff_3=0
bk0: 5204a 795356i bk1: 5204a 792372i bk2: 5148a 795329i bk3: 5136a 792238i bk4: 5162a 795436i bk5: 5168a 794618i bk6: 5408a 795659i bk7: 5380a 798132i bk8: 5440a 799841i bk9: 5572a 794448i bk10: 5466a 796940i bk11: 5568a 791406i bk12: 5500a 794600i bk13: 5568a 790463i bk14: 5554a 790053i bk15: 5568a 788960i 
bw_dist = 0.014	0.247	0.000	0.525	0.214
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.57053
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724787 n_act=8668 n_pre=8652 n_req=66425 n_req_1=3454 n_req_2=62971 n_req_3=0 n_rd=86546 n_write=56939 bw_util=0.2632 bw_util_1=0.01429 bw_util_2=0.2489 bw_util_3=0 blp=2.426232 blp_1= 1.193599 blp_2= 2.013548 blp_3= -nan
 n_activity=699483 dram_eff=0.3332 dram_eff_1=0.01809 dram_eff_2=0.3151 dram_eff_3=0
bk0: 5176a 793359i bk1: 5204a 792305i bk2: 5152a 791161i bk3: 5152a 789498i bk4: 5160a 792258i bk5: 5168a 793912i bk6: 5376a 796842i bk7: 5380a 794625i bk8: 5584a 791321i bk9: 5572a 792959i bk10: 5632a 790499i bk11: 5568a 790448i bk12: 5632a 788522i bk13: 5568a 789900i bk14: 5654a 785663i bk15: 5568a 789891i 
bw_dist = 0.014	0.249	0.000	0.527	0.210
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83936, Miss = 21439, Miss_rate = 0.255, Pending_hits = 14220, Reservation_fails = 3289
L2_cache_bank[1]: Access = 89333, Miss = 21568, Miss_rate = 0.241, Pending_hits = 15319, Reservation_fails = 2537
L2_cache_bank[2]: Access = 92494, Miss = 21692, Miss_rate = 0.235, Pending_hits = 15505, Reservation_fails = 3458
L2_cache_bank[3]: Access = 88454, Miss = 21568, Miss_rate = 0.244, Pending_hits = 15336, Reservation_fails = 2553
L2_cache_bank[4]: Access = 89654, Miss = 21576, Miss_rate = 0.241, Pending_hits = 15504, Reservation_fails = 3860
L2_cache_bank[5]: Access = 85052, Miss = 21428, Miss_rate = 0.252, Pending_hits = 14090, Reservation_fails = 4298
L2_cache_bank[6]: Access = 88854, Miss = 21576, Miss_rate = 0.243, Pending_hits = 15473, Reservation_fails = 2542
L2_cache_bank[7]: Access = 93856, Miss = 21686, Miss_rate = 0.231, Pending_hits = 15422, Reservation_fails = 3387
L2_cache_bank[8]: Access = 83790, Miss = 21441, Miss_rate = 0.256, Pending_hits = 14025, Reservation_fails = 3149
L2_cache_bank[9]: Access = 91213, Miss = 21582, Miss_rate = 0.237, Pending_hits = 15311, Reservation_fails = 3396
L2_cache_bank[10]: Access = 92466, Miss = 21683, Miss_rate = 0.234, Pending_hits = 15441, Reservation_fails = 3530
L2_cache_bank[11]: Access = 90526, Miss = 21590, Miss_rate = 0.238, Pending_hits = 15624, Reservation_fails = 3617
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83936, Miss = 21439 (0.255), PendingHit = 14220 (0.169)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89333, Miss = 21568 (0.241), PendingHit = 15319 (0.171)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92494, Miss = 21692 (0.235), PendingHit = 15505 (0.168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88454, Miss = 21568 (0.244), PendingHit = 15336 (0.173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89654, Miss = 21576 (0.241), PendingHit = 15504 (0.173)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85052, Miss = 21428 (0.252), PendingHit = 14090 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88854, Miss = 21576 (0.243), PendingHit = 15473 (0.174)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93856, Miss = 21686 (0.231), PendingHit = 15422 (0.164)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83790, Miss = 21441 (0.256), PendingHit = 14025 (0.167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91213, Miss = 21582 (0.237), PendingHit = 15311 (0.168)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92466, Miss = 21683 (0.234), PendingHit = 15441 (0.167)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90526, Miss = 21590 (0.238), PendingHit = 15624 (0.173)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 441835
Stream 1: Misses  = 105619
Stream 2: Accesses  = 627793
Stream 2: Misses  = 153210
Stream 1+2: Accesses  = 1069628
Stream 1+2: Misses  = 258829
Total Accesses  = 1069628
MPKI-CORES
CORE_L2MPKI_0	0.605
CORE_L2MPKI_1	0.440
CORE_L2MPKI_2	0.393
CORE_L2MPKI_3	0.369
CORE_L2MPKI_4	0.400
CORE_L2MPKI_5	0.348
CORE_L2MPKI_6	0.340
CORE_L2MPKI_7	0.368
CORE_L2MPKI_8	0.364
CORE_L2MPKI_9	0.399
CORE_L2MPKI_10	0.285
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.282
CORE_L2MPKI_13	0.282
CORE_L2MPKI_14	0.271
CORE_L2MPKI_15	0.274
CORE_L2MPKI_16	0.283
CORE_L2MPKI_17	0.284
CORE_L2MPKI_18	0.255
CORE_L2MPKI_19	0.262
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.255
CORE_L2MPKI_22	0.296
CORE_L2MPKI_23	0.281
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.269
CORE_L2MPKI_26	0.267
CORE_L2MPKI_27	0.263
CORE_L2MPKI_28	0.287
CORE_L2MPKI_29	0.256
CORE_L2MPKI_30	0.272
CORE_L2MPKI_31	0.257
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.265
CORE_L2MPKI_34	0.275
CORE_L2MPKI_35	0.280
CORE_L2MPKI_36	0.278
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.268
CORE_L2MPKI_39	0.276
CORE_L2MPKI_40	0.266
CORE_L2MPKI_41	0.259
CORE_L2MPKI_42	0.287
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.260
CORE_L2MPKI_46	0.270
CORE_L2MPKI_47	0.268
CORE_L2MPKI_48	0.261
CORE_L2MPKI_49	0.253
CORE_L2MPKI_50	0.246
CORE_L2MPKI_51	0.252
CORE_L2MPKI_52	0.258
CORE_L2MPKI_53	0.248
CORE_L2MPKI_54	0.247
CORE_L2MPKI_55	0.285
CORE_L2MPKI_56	0.280
CORE_L2MPKI_57	0.266
CORE_L2MPKI_58	0.255
CORE_L2MPKI_59	0.273
Avg_MPKI_Stream1= 0.316
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	1997
CORE_MISSES_1	1245
CORE_MISSES_2	1204
CORE_MISSES_3	958
CORE_MISSES_4	1234
CORE_MISSES_5	956
CORE_MISSES_6	1011
CORE_MISSES_7	908
CORE_MISSES_8	1052
CORE_MISSES_9	1100
CORE_MISSES_10	4623
CORE_MISSES_11	4570
CORE_MISSES_12	4565
CORE_MISSES_13	4631
CORE_MISSES_14	4478
CORE_MISSES_15	4518
CORE_MISSES_16	4678
CORE_MISSES_17	4694
CORE_MISSES_18	4209
CORE_MISSES_19	4302
CORE_MISSES_20	4535
CORE_MISSES_21	4727
CORE_MISSES_22	5099
CORE_MISSES_23	5256
CORE_MISSES_24	4452
CORE_MISSES_25	5104
CORE_MISSES_26	4677
CORE_MISSES_27	4964
CORE_MISSES_28	5032
CORE_MISSES_29	4840
CORE_MISSES_30	5260
CORE_MISSES_31	4970
CORE_MISSES_32	5022
CORE_MISSES_33	5104
CORE_MISSES_34	5365
CORE_MISSES_35	5347
CORE_MISSES_36	5378
CORE_MISSES_37	5210
CORE_MISSES_38	5229
CORE_MISSES_39	5265
CORE_MISSES_40	5151
CORE_MISSES_41	4987
CORE_MISSES_42	5528
CORE_MISSES_43	5372
CORE_MISSES_44	4524
CORE_MISSES_45	4961
CORE_MISSES_46	5211
CORE_MISSES_47	5178
CORE_MISSES_48	4943
CORE_MISSES_49	4822
CORE_MISSES_50	4765
CORE_MISSES_51	4869
CORE_MISSES_52	4990
CORE_MISSES_53	4793
CORE_MISSES_54	4728
CORE_MISSES_55	5469
CORE_MISSES_56	5418
CORE_MISSES_57	5153
CORE_MISSES_58	4890
CORE_MISSES_59	5308
L2_MISSES = 258829
L2_total_cache_accesses = 1069628
L2_total_cache_misses = 258829
L2_total_cache_miss_rate = 0.2420
L2_total_cache_pending_hits = 181270
L2_total_cache_reservation_fails = 39616
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 126571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14605
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2211
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 786
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 605
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22570
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4195680
icnt_total_pkts_simt_to_mem=1686759
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      47.5048
gpu_ipc_2 =    1372.3146
gpu_tot_sim_cycle_stream_1 = 670901
gpu_tot_sim_cycle_stream_2 = 670710
gpu_sim_insn_1 = 31871034
gpu_sim_insn_2 = 920425060
gpu_sim_cycle = 670904
gpu_sim_insn = 952296094
gpu_ipc =    1419.4222
gpu_tot_sim_cycle = 670904
gpu_tot_sim_insn = 952296094
gpu_tot_ipc =    1419.4222
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1070270
gpu_stall_icnt2sh    = 3471382
gpu_total_sim_rate=385701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18403464
	L1I_total_cache_misses = 53642
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21631
L1D_cache:
	L1D_cache_core[0]: Access = 7074, Miss = 4497, Miss_rate = 0.636, Pending_hits = 357, Reservation_fails = 61157
	L1D_cache_core[1]: Access = 6863, Miss = 4020, Miss_rate = 0.586, Pending_hits = 423, Reservation_fails = 54457
	L1D_cache_core[2]: Access = 6659, Miss = 4260, Miss_rate = 0.640, Pending_hits = 391, Reservation_fails = 71151
	L1D_cache_core[3]: Access = 6027, Miss = 3980, Miss_rate = 0.660, Pending_hits = 269, Reservation_fails = 63923
	L1D_cache_core[4]: Access = 6772, Miss = 4373, Miss_rate = 0.646, Pending_hits = 385, Reservation_fails = 63336
	L1D_cache_core[5]: Access = 6671, Miss = 4113, Miss_rate = 0.617, Pending_hits = 357, Reservation_fails = 59512
	L1D_cache_core[6]: Access = 6565, Miss = 4189, Miss_rate = 0.638, Pending_hits = 431, Reservation_fails = 66966
	L1D_cache_core[7]: Access = 5918, Miss = 3901, Miss_rate = 0.659, Pending_hits = 331, Reservation_fails = 66633
	L1D_cache_core[8]: Access = 6422, Miss = 4165, Miss_rate = 0.649, Pending_hits = 328, Reservation_fails = 65876
	L1D_cache_core[9]: Access = 6362, Miss = 4088, Miss_rate = 0.643, Pending_hits = 329, Reservation_fails = 63888
	L1D_cache_core[10]: Access = 18431, Miss = 18165, Miss_rate = 0.986, Pending_hits = 58, Reservation_fails = 184166
	L1D_cache_core[11]: Access = 18283, Miss = 18035, Miss_rate = 0.986, Pending_hits = 25, Reservation_fails = 183151
	L1D_cache_core[12]: Access = 18385, Miss = 18101, Miss_rate = 0.985, Pending_hits = 32, Reservation_fails = 189352
	L1D_cache_core[13]: Access = 18699, Miss = 18486, Miss_rate = 0.989, Pending_hits = 17, Reservation_fails = 175057
	L1D_cache_core[14]: Access = 18515, Miss = 18206, Miss_rate = 0.983, Pending_hits = 39, Reservation_fails = 181561
	L1D_cache_core[15]: Access = 18203, Miss = 17963, Miss_rate = 0.987, Pending_hits = 18, Reservation_fails = 184834
	L1D_cache_core[16]: Access = 19084, Miss = 18794, Miss_rate = 0.985, Pending_hits = 22, Reservation_fails = 180882
	L1D_cache_core[17]: Access = 18111, Miss = 17875, Miss_rate = 0.987, Pending_hits = 28, Reservation_fails = 181389
	L1D_cache_core[18]: Access = 18900, Miss = 18627, Miss_rate = 0.986, Pending_hits = 43, Reservation_fails = 184345
	L1D_cache_core[19]: Access = 18272, Miss = 18093, Miss_rate = 0.990, Pending_hits = 46, Reservation_fails = 184838
	L1D_cache_core[20]: Access = 18437, Miss = 18352, Miss_rate = 0.995, Pending_hits = 39, Reservation_fails = 182306
	L1D_cache_core[21]: Access = 20802, Miss = 20761, Miss_rate = 0.998, Pending_hits = 22, Reservation_fails = 196276
	L1D_cache_core[22]: Access = 19444, Miss = 19366, Miss_rate = 0.996, Pending_hits = 29, Reservation_fails = 187404
	L1D_cache_core[23]: Access = 21065, Miss = 21055, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 197760
	L1D_cache_core[24]: Access = 19108, Miss = 19031, Miss_rate = 0.996, Pending_hits = 40, Reservation_fails = 180957
	L1D_cache_core[25]: Access = 20886, Miss = 20871, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 189505
	L1D_cache_core[26]: Access = 19347, Miss = 19294, Miss_rate = 0.997, Pending_hits = 14, Reservation_fails = 180450
	L1D_cache_core[27]: Access = 20260, Miss = 20244, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 192282
	L1D_cache_core[28]: Access = 18529, Miss = 18442, Miss_rate = 0.995, Pending_hits = 43, Reservation_fails = 183311
	L1D_cache_core[29]: Access = 19835, Miss = 19813, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 196329
	L1D_cache_core[30]: Access = 21043, Miss = 21021, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 194910
	L1D_cache_core[31]: Access = 20572, Miss = 20547, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 198972
	L1D_cache_core[32]: Access = 20729, Miss = 20698, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 192815
	L1D_cache_core[33]: Access = 20406, Miss = 20385, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 195063
	L1D_cache_core[34]: Access = 20583, Miss = 20563, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 192357
	L1D_cache_core[35]: Access = 20614, Miss = 20590, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 203818
	L1D_cache_core[36]: Access = 20853, Miss = 20847, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 198032
	L1D_cache_core[37]: Access = 20957, Miss = 20938, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 204227
	L1D_cache_core[38]: Access = 21307, Miss = 21289, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 194223
	L1D_cache_core[39]: Access = 20899, Miss = 20887, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 204363
	L1D_cache_core[40]: Access = 21168, Miss = 21148, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 205358
	L1D_cache_core[41]: Access = 20802, Miss = 20778, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 201872
	L1D_cache_core[42]: Access = 21058, Miss = 21037, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 197746
	L1D_cache_core[43]: Access = 21050, Miss = 21030, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 194129
	L1D_cache_core[44]: Access = 21183, Miss = 21167, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 200131
	L1D_cache_core[45]: Access = 20698, Miss = 20682, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 204375
	L1D_cache_core[46]: Access = 20924, Miss = 20907, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 198140
	L1D_cache_core[47]: Access = 20548, Miss = 20525, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 197465
	L1D_cache_core[48]: Access = 21196, Miss = 21178, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 206265
	L1D_cache_core[49]: Access = 20310, Miss = 20287, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 204892
	L1D_cache_core[50]: Access = 20857, Miss = 20838, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 193767
	L1D_cache_core[51]: Access = 21039, Miss = 21009, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 195702
	L1D_cache_core[52]: Access = 20480, Miss = 20446, Miss_rate = 0.998, Pending_hits = 23, Reservation_fails = 197230
	L1D_cache_core[53]: Access = 20580, Miss = 20572, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 197681
	L1D_cache_core[54]: Access = 20727, Miss = 20706, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 202187
	L1D_cache_core[55]: Access = 21376, Miss = 21362, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 200583
	L1D_cache_core[56]: Access = 20710, Miss = 20700, Miss_rate = 1.000, Pending_hits = 9, Reservation_fails = 195182
	L1D_cache_core[57]: Access = 21223, Miss = 21200, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 194228
	L1D_cache_core[58]: Access = 21130, Miss = 21114, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 203844
	L1D_cache_core[59]: Access = 21092, Miss = 21062, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 195807
	L1D_total_cache_accesses = 1074043
	L1D_total_cache_misses = 1046673
	L1D_total_cache_miss_rate = 0.9745
	L1D_total_cache_pending_hits = 4399
	L1D_total_cache_reservation_fails = 10318418
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 2505010
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 775748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9734535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2503806
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 270925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 583883
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18349822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 53642
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21631
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
50403, 24264, 1836, 1836, 1836, 1836, 1836, 1836, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 1224, 
gpgpu_n_tot_thrd_icount = 1151262656
gpgpu_n_tot_w_icount = 35976958
gpgpu_n_stall_shd_mem = 11154254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 775748
gpgpu_n_mem_write_global = 288085
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 8896608
gpgpu_n_store_insn = 2930000
gpgpu_n_shmem_insn = 55199624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77440736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 163464
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10989150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20265343	W0_Idle:12001013	W0_Scoreboard:11467629	W1:2296	W2:2156	W3:2016	W4:1876	W5:1736	W6:1596	W7:1456	W8:1316	W9:58836	W10:1036	W11:896	W12:756	W13:59996	W14:2373296	W15:280	W16:417973	W17:0	W18:175840	W19:0	W20:66360	W21:0	W22:0	W23:0	W24:4801710	W25:0	W26:181000	W27:0	W28:8045020	W29:0	W30:591680	W31:0	W32:19187832
Warp Occupancy Distribution:
Stall:8460725	W0_Idle:11081457	W0_Scoreboard:6090049	W1:2296	W2:2156	W3:2016	W4:1876	W5:1736	W6:1596	W7:1456	W8:1316	W9:20786	W10:1036	W11:896	W12:756	W13:22306	W14:890890	W15:280	W16:351381	W17:0	W18:59712	W19:0	W20:22596	W21:0	W22:0	W23:0	W24:1724260	W25:0	W26:65956	W27:0	W28:3011981	W29:0	W30:221696	W31:0	W32:7694349
Warp Occupancy Distribution:
Stall:11804618	W0_Idle:919556	W0_Scoreboard:5377580	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:38050	W10:0	W11:0	W12:0	W13:37690	W14:1482406	W15:0	W16:66592	W17:0	W18:116128	W19:0	W20:43764	W21:0	W22:0	W23:0	W24:3077450	W25:0	W26:115044	W27:0	W28:5033039	W29:0	W30:369984	W31:0	W32:11493483
warp_utilization0: 0.451343
warp_utilization1: 0.354930
warp_utilization2: 0.547177
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6205984 {8:775748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22052840 {40:97280,72:121685,136:69120,}
traffic_breakdown_coretomem[INST_ACC_R] = 45888 {8:5736,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105501592 {136:775747,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2304680 {8:288085,}
traffic_breakdown_memtocore[INST_ACC_R] = 780096 {136:5736,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 310 
averagemflatency_1 = 322 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 670171 
mrq_lat_table:239784 	15783 	15007 	25461 	46565 	50571 	49495 	30942 	2578 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	445008 	518290 	96646 	3947 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	479650 	160689 	145381 	116372 	95607 	55502 	15638 	789 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	84217 	612451 	78604 	535 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	67417 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	498 	801 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        97       105       107       103       100       107        99       109        99       107        99       108       106       109       114       104 
dram[1]:        97       117       103       105       102       100       108        98       102        98       112        97       108       108       100       107 
dram[2]:       103        95       106       103       108        96       115        99        99        99       108       103       113       106       102       105 
dram[3]:       119        96       103       104       101       101        99       108        98       104        95       109       109        99       109       102 
dram[4]:        98       100       104       101        99       109        97       110        95       105        97       105       107       113       107       104 
dram[5]:       100       112       104       104       106       105       113       102       106       101       111       101       101       107       100       104 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 10.949115 12.000000 10.982340 12.486146 10.740000 12.925065  9.231214 11.579327  9.191120  7.367257  8.481675  8.459099  8.998181  8.785095  8.922242  9.104693 
dram[1]: 11.136465 11.863529 10.293388 12.892031  9.594174 12.631043 10.935267 11.018349  6.746939  7.505295  7.091539  9.471265  7.573551  8.705882  7.412537  9.080000 
dram[2]: 11.571095 10.586354 12.141463 11.968523 10.641026 11.242424 11.016018  9.173664  7.396423  8.998110  8.561551  8.771172  8.828671  8.550347  8.757840  9.451923 
dram[3]: 10.943356 10.673774 11.737705 10.813853 10.808279 10.247916 10.214893 10.760440  7.518182  7.112376  8.695958  7.139276  8.630584  7.309455  8.859929  7.330435 
dram[4]: 10.807860 11.461894 11.445727 11.842483 11.311476 11.698113  9.515873 11.406619  8.911654  7.550681  9.312977  8.105769  9.597277  8.635434  8.961749  9.112523 
dram[5]: 11.876190 11.283146 10.592827 12.059952 10.158111 11.591549 11.445222 10.747767  6.890582  7.832025  7.768293  7.912140  7.993721  8.064102  7.534024  9.180147 
average row locality = 476218/50518 = 9.426700
average row locality_1 = 240073/33334 = 7.202046
average row locality_2 = 236145/17184 = 13.742144
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2605      2604      2575      2560      2580      2580      2705      2688      2720      2784      2731      2784      2749      2784      2774      2784 
dram[1]:      2602      2604      2574      2560      2580      2580      2686      2688      2792      2784      2816      2784      2816      2784      2826      2784 
dram[2]:      2602      2602      2574      2560      2580      2586      2686      2707      2782      2720      2784      2732      2784      2748      2784      2773 
dram[3]:      2602      2602      2574      2560      2580      2584      2686      2690      2782      2794      2784      2816      2784      2816      2784      2824 
dram[4]:      2602      2602      2574      2568      2581      2584      2704      2690      2720      2786      2733      2784      2750      2784      2777      2784 
dram[5]:      2588      2602      2576      2576      2580      2584      2688      2690      2792      2786      2816      2784      2816      2784      2827      2784 
total reads: 258829
bank skew: 2827/2560 = 1.10
chip skew: 43273/43004 = 1.01
number of total write accesses:
dram[0]:      2344      2364      2400      2397      2253      2422      2086      2129      2041      2211      2129      2283      2200      2285      2160      2260 
dram[1]:      2376      2438      2408      2455      2361      2384      2213      2116      2167      2177      2297      2160      2281      2248      2259      2210 
dram[2]:      2362      2363      2404      2383      2400      2237      2128      2100      2181      2040      2293      2136      2266      2177      2243      2142 
dram[3]:      2421      2404      2438      2436      2381      2335      2115      2206      2180      2206      2164      2310      2239      2286      2213      2234 
dram[4]:      2348      2361      2382      2394      2249      2376      2092      2135      2021      2205      2147      2274      2183      2285      2143      2237 
dram[5]:      2400      2419      2445      2453      2367      2354      2222      2125      2183      2203      2280      2169      2276      2248      2266      2210 
total reads: 217389
bank skew: 2455/2021 = 1.21
chip skew: 36620/35832 = 1.02
average mf latency per bank:
dram[0]:        584       599       583       604       614       619       751       753       704       694       659       663       668       674       646       640
dram[1]:        701       589       721       583       749       609       875       742       791       673       801       655       797       657       761       635
dram[2]:        616       595       622       596       638       644       774       780       712       734       658       691       677       712       657       676
dram[3]:        606       731       602       753       628       786       743       920       679       833       658       844       654       838       647       805
dram[4]:        561       631       559       651       597       659       735       797       703       718       657       688       670       697       631       669
dram[5]:        679       648       688       629       722       666       843       814       779       712       793       693       797       683       754       676
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1186      1701      1112
dram[1]:       1398      1399      1469      1687      1478      1662      1432      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1174      1949      1185      1772
dram[3]:       1557      1460      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1475      1933      1648      1758      1440      1538      1278      1570      1248
dram[5]:       1412      1703      1344      1672      1477      1709      1369      1494      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727560 n_act=8091 n_pre=8075 n_req=65951 n_req_1=3457 n_req_2=62494 n_req_3=0 n_rd=86014 n_write=55852 bw_util=0.2616 bw_util_1=0.01403 bw_util_2=0.2476 bw_util_3=0 blp=2.364877 blp_1= 1.278439 blp_2= 1.969038 blp_3= -nan
 n_activity=697117 dram_eff=0.3323 dram_eff_1=0.01782 dram_eff_2=0.3145 dram_eff_3=0
bk0: 5210a 794526i bk1: 5208a 794025i bk2: 5150a 795315i bk3: 5120a 794105i bk4: 5160a 795400i bk5: 5160a 794607i bk6: 5410a 794818i bk7: 5376a 796718i bk8: 5440a 799660i bk9: 5568a 794661i bk10: 5462a 795291i bk11: 5568a 791820i bk12: 5498a 792239i bk13: 5568a 791454i bk14: 5548a 791227i bk15: 5568a 790010i 
bw_dist = 0.014	0.248	0.000	0.526	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.58001
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724910 n_act=8663 n_pre=8647 n_req=66329 n_req_1=3474 n_req_2=62855 n_req_3=0 n_rd=86520 n_write=56852 bw_util=0.2629 bw_util_1=0.01438 bw_util_2=0.2485 bw_util_3=0 blp=2.397789 blp_1= 1.196655 blp_2= 1.988391 blp_3= -nan
 n_activity=698976 dram_eff=0.3331 dram_eff_1=0.01822 dram_eff_2=0.3149 dram_eff_3=0
bk0: 5204a 794562i bk1: 5208a 793624i bk2: 5148a 792449i bk3: 5120a 791194i bk4: 5160a 794258i bk5: 5160a 794268i bk6: 5372a 796979i bk7: 5376a 794978i bk8: 5584a 793300i bk9: 5568a 793380i bk10: 5632a 789141i bk11: 5568a 793775i bk12: 5632a 788385i bk13: 5568a 792291i bk14: 5652a 784930i bk15: 5568a 789418i 
bw_dist = 0.014	0.249	0.000	0.526	0.211
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49881
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727534 n_act=8169 n_pre=8153 n_req=65877 n_req_1=3461 n_req_2=62416 n_req_3=0 n_rd=86008 n_write=55728 bw_util=0.2615 bw_util_1=0.01402 bw_util_2=0.2474 bw_util_3=0 blp=2.355364 blp_1= 1.291206 blp_2= 1.962694 blp_3= -nan
 n_activity=697402 dram_eff=0.332 dram_eff_1=0.01781 dram_eff_2=0.3142 dram_eff_3=0
bk0: 5204a 795444i bk1: 5204a 792757i bk2: 5148a 795787i bk3: 5120a 794108i bk4: 5160a 796005i bk5: 5172a 794017i bk6: 5372a 799226i bk7: 5414a 793731i bk8: 5564a 795241i bk9: 5440a 796551i bk10: 5568a 795304i bk11: 5464a 793657i bk12: 5568a 793776i bk13: 5496a 790844i bk14: 5568a 791337i bk15: 5546a 789656i 
bw_dist = 0.014	0.247	0.000	0.526	0.213
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60421
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724435 n_act=8865 n_pre=8849 n_req=66314 n_req_1=3480 n_req_2=62834 n_req_3=0 n_rd=86524 n_write=56919 bw_util=0.2629 bw_util_1=0.0144 bw_util_2=0.2485 bw_util_3=0 blp=2.409089 blp_1= 1.201600 blp_2= 1.990310 blp_3= -nan
 n_activity=702425 dram_eff=0.3315 dram_eff_1=0.01815 dram_eff_2=0.3133 dram_eff_3=0
bk0: 5204a 793820i bk1: 5204a 790663i bk2: 5148a 793696i bk3: 5120a 787885i bk4: 5160a 793063i bk5: 5168a 792038i bk6: 5372a 796533i bk7: 5380a 793562i bk8: 5564a 795937i bk9: 5588a 790222i bk10: 5568a 795299i bk11: 5632a 786357i bk12: 5568a 793979i bk13: 5632a 785975i bk14: 5568a 791018i bk15: 5648a 782795i 
bw_dist = 0.014	0.249	0.000	0.530	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49215
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=727748 n_act=8063 n_pre=8047 n_req=65853 n_req_1=3481 n_req_2=62372 n_req_3=0 n_rd=86046 n_write=55688 bw_util=0.2614 bw_util_1=0.01411 bw_util_2=0.2473 bw_util_3=0 blp=2.367300 blp_1= 1.282984 blp_2= 1.971903 blp_3= -nan
 n_activity=696390 dram_eff=0.3324 dram_eff_1=0.01794 dram_eff_2=0.3144 dram_eff_3=0
bk0: 5204a 795356i bk1: 5204a 792372i bk2: 5148a 795329i bk3: 5136a 792238i bk4: 5162a 795436i bk5: 5168a 794618i bk6: 5408a 795659i bk7: 5380a 798132i bk8: 5440a 799841i bk9: 5572a 794448i bk10: 5466a 796940i bk11: 5568a 791406i bk12: 5500a 794600i bk13: 5568a 790463i bk14: 5554a 790053i bk15: 5568a 788960i 
bw_dist = 0.014	0.247	0.000	0.525	0.214
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.57053
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885592 n_nop=724787 n_act=8668 n_pre=8652 n_req=66425 n_req_1=3454 n_req_2=62971 n_req_3=0 n_rd=86546 n_write=56939 bw_util=0.2632 bw_util_1=0.01429 bw_util_2=0.2489 bw_util_3=0 blp=2.426232 blp_1= 1.193599 blp_2= 2.013548 blp_3= -nan
 n_activity=699483 dram_eff=0.3332 dram_eff_1=0.01809 dram_eff_2=0.3151 dram_eff_3=0
bk0: 5176a 793359i bk1: 5204a 792305i bk2: 5152a 791161i bk3: 5152a 789498i bk4: 5160a 792258i bk5: 5168a 793912i bk6: 5376a 796842i bk7: 5380a 794625i bk8: 5584a 791321i bk9: 5572a 792959i bk10: 5632a 790499i bk11: 5568a 790448i bk12: 5632a 788522i bk13: 5568a 789900i bk14: 5654a 785663i bk15: 5568a 789891i 
bw_dist = 0.014	0.249	0.000	0.527	0.210
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.49031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83936, Miss = 21439, Miss_rate = 0.255, Pending_hits = 14220, Reservation_fails = 3289
L2_cache_bank[1]: Access = 89333, Miss = 21568, Miss_rate = 0.241, Pending_hits = 15319, Reservation_fails = 2537
L2_cache_bank[2]: Access = 92494, Miss = 21692, Miss_rate = 0.235, Pending_hits = 15505, Reservation_fails = 3458
L2_cache_bank[3]: Access = 88454, Miss = 21568, Miss_rate = 0.244, Pending_hits = 15336, Reservation_fails = 2553
L2_cache_bank[4]: Access = 89654, Miss = 21576, Miss_rate = 0.241, Pending_hits = 15504, Reservation_fails = 3860
L2_cache_bank[5]: Access = 85052, Miss = 21428, Miss_rate = 0.252, Pending_hits = 14090, Reservation_fails = 4298
L2_cache_bank[6]: Access = 88854, Miss = 21576, Miss_rate = 0.243, Pending_hits = 15473, Reservation_fails = 2542
L2_cache_bank[7]: Access = 93856, Miss = 21686, Miss_rate = 0.231, Pending_hits = 15422, Reservation_fails = 3387
L2_cache_bank[8]: Access = 83790, Miss = 21441, Miss_rate = 0.256, Pending_hits = 14025, Reservation_fails = 3149
L2_cache_bank[9]: Access = 91213, Miss = 21582, Miss_rate = 0.237, Pending_hits = 15311, Reservation_fails = 3396
L2_cache_bank[10]: Access = 92466, Miss = 21683, Miss_rate = 0.234, Pending_hits = 15441, Reservation_fails = 3530
L2_cache_bank[11]: Access = 90526, Miss = 21590, Miss_rate = 0.238, Pending_hits = 15624, Reservation_fails = 3617
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83936, Miss = 21439 (0.255), PendingHit = 14220 (0.169)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89333, Miss = 21568 (0.241), PendingHit = 15319 (0.171)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92494, Miss = 21692 (0.235), PendingHit = 15505 (0.168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88454, Miss = 21568 (0.244), PendingHit = 15336 (0.173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 89654, Miss = 21576 (0.241), PendingHit = 15504 (0.173)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 85052, Miss = 21428 (0.252), PendingHit = 14090 (0.166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 88854, Miss = 21576 (0.243), PendingHit = 15473 (0.174)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93856, Miss = 21686 (0.231), PendingHit = 15422 (0.164)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 83790, Miss = 21441 (0.256), PendingHit = 14025 (0.167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 91213, Miss = 21582 (0.237), PendingHit = 15311 (0.168)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92466, Miss = 21683 (0.234), PendingHit = 15441 (0.167)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 90526, Miss = 21590 (0.238), PendingHit = 15624 (0.173)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.239
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 441835
Stream 1: Misses  = 105619
Stream 2: Accesses  = 627793
Stream 2: Misses  = 153210
Stream 1+2: Accesses  = 1069628
Stream 1+2: Misses  = 258829
Total Accesses  = 1069628
MPKI-CORES
CORE_L2MPKI_0	0.605
CORE_L2MPKI_1	0.440
CORE_L2MPKI_2	0.393
CORE_L2MPKI_3	0.369
CORE_L2MPKI_4	0.400
CORE_L2MPKI_5	0.348
CORE_L2MPKI_6	0.340
CORE_L2MPKI_7	0.368
CORE_L2MPKI_8	0.364
CORE_L2MPKI_9	0.399
CORE_L2MPKI_10	0.285
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.282
CORE_L2MPKI_13	0.282
CORE_L2MPKI_14	0.271
CORE_L2MPKI_15	0.274
CORE_L2MPKI_16	0.283
CORE_L2MPKI_17	0.284
CORE_L2MPKI_18	0.255
CORE_L2MPKI_19	0.262
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.255
CORE_L2MPKI_22	0.296
CORE_L2MPKI_23	0.281
CORE_L2MPKI_24	0.252
CORE_L2MPKI_25	0.269
CORE_L2MPKI_26	0.267
CORE_L2MPKI_27	0.263
CORE_L2MPKI_28	0.287
CORE_L2MPKI_29	0.256
CORE_L2MPKI_30	0.272
CORE_L2MPKI_31	0.257
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.265
CORE_L2MPKI_34	0.275
CORE_L2MPKI_35	0.280
CORE_L2MPKI_36	0.278
CORE_L2MPKI_37	0.273
CORE_L2MPKI_38	0.268
CORE_L2MPKI_39	0.276
CORE_L2MPKI_40	0.266
CORE_L2MPKI_41	0.259
CORE_L2MPKI_42	0.287
CORE_L2MPKI_43	0.278
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.260
CORE_L2MPKI_46	0.270
CORE_L2MPKI_47	0.268
CORE_L2MPKI_48	0.261
CORE_L2MPKI_49	0.253
CORE_L2MPKI_50	0.246
CORE_L2MPKI_51	0.252
CORE_L2MPKI_52	0.258
CORE_L2MPKI_53	0.248
CORE_L2MPKI_54	0.247
CORE_L2MPKI_55	0.285
CORE_L2MPKI_56	0.280
CORE_L2MPKI_57	0.266
CORE_L2MPKI_58	0.255
CORE_L2MPKI_59	0.273
Avg_MPKI_Stream1= 0.316
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	1997
CORE_MISSES_1	1245
CORE_MISSES_2	1204
CORE_MISSES_3	958
CORE_MISSES_4	1234
CORE_MISSES_5	956
CORE_MISSES_6	1011
CORE_MISSES_7	908
CORE_MISSES_8	1052
CORE_MISSES_9	1100
CORE_MISSES_10	4623
CORE_MISSES_11	4570
CORE_MISSES_12	4565
CORE_MISSES_13	4631
CORE_MISSES_14	4478
CORE_MISSES_15	4518
CORE_MISSES_16	4678
CORE_MISSES_17	4694
CORE_MISSES_18	4209
CORE_MISSES_19	4302
CORE_MISSES_20	4535
CORE_MISSES_21	4727
CORE_MISSES_22	5099
CORE_MISSES_23	5256
CORE_MISSES_24	4452
CORE_MISSES_25	5104
CORE_MISSES_26	4677
CORE_MISSES_27	4964
CORE_MISSES_28	5032
CORE_MISSES_29	4840
CORE_MISSES_30	5260
CORE_MISSES_31	4970
CORE_MISSES_32	5022
CORE_MISSES_33	5104
CORE_MISSES_34	5365
CORE_MISSES_35	5347
CORE_MISSES_36	5378
CORE_MISSES_37	5210
CORE_MISSES_38	5229
CORE_MISSES_39	5265
CORE_MISSES_40	5151
CORE_MISSES_41	4987
CORE_MISSES_42	5528
CORE_MISSES_43	5372
CORE_MISSES_44	4524
CORE_MISSES_45	4961
CORE_MISSES_46	5211
CORE_MISSES_47	5178
CORE_MISSES_48	4943
CORE_MISSES_49	4822
CORE_MISSES_50	4765
CORE_MISSES_51	4869
CORE_MISSES_52	4990
CORE_MISSES_53	4793
CORE_MISSES_54	4728
CORE_MISSES_55	5469
CORE_MISSES_56	5418
CORE_MISSES_57	5153
CORE_MISSES_58	4890
CORE_MISSES_59	5308
L2_MISSES = 258829
L2_total_cache_accesses = 1069628
L2_total_cache_misses = 258829
L2_total_cache_miss_rate = 0.2420
L2_total_cache_pending_hits = 181270
L2_total_cache_reservation_fails = 39616
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 474971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 126571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14605
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2211
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 786
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 605
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22570
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4195680
icnt_total_pkts_simt_to_mem=1686759
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      42.7998
gpu_ipc_2 =    1387.4375
gpu_tot_sim_cycle_stream_1 = 796232
gpu_tot_sim_cycle_stream_2 = 796037
gpu_sim_insn_1 = 34078582
gpu_sim_insn_2 = 1104451528
gpu_sim_cycle = 796235
gpu_sim_insn = 1138530110
gpu_ipc =    1429.8920
gpu_tot_sim_cycle = 796235
gpu_tot_sim_insn = 1138530110
gpu_tot_ipc =    1429.8920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1267697
gpu_stall_icnt2sh    = 4144783
gpu_total_sim_rate=385811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22006430
	L1I_total_cache_misses = 61836
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23825
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 4891, Miss_rate = 0.633, Pending_hits = 432, Reservation_fails = 67345
	L1D_cache_core[1]: Access = 7311, Miss = 4280, Miss_rate = 0.585, Pending_hits = 446, Reservation_fails = 58724
	L1D_cache_core[2]: Access = 7221, Miss = 4623, Miss_rate = 0.640, Pending_hits = 443, Reservation_fails = 76938
	L1D_cache_core[3]: Access = 6411, Miss = 4234, Miss_rate = 0.660, Pending_hits = 309, Reservation_fails = 68623
	L1D_cache_core[4]: Access = 7255, Miss = 4708, Miss_rate = 0.649, Pending_hits = 410, Reservation_fails = 68798
	L1D_cache_core[5]: Access = 7119, Miss = 4405, Miss_rate = 0.619, Pending_hits = 390, Reservation_fails = 64811
	L1D_cache_core[6]: Access = 7048, Miss = 4528, Miss_rate = 0.642, Pending_hits = 461, Reservation_fails = 73840
	L1D_cache_core[7]: Access = 6430, Miss = 4235, Miss_rate = 0.659, Pending_hits = 365, Reservation_fails = 72304
	L1D_cache_core[8]: Access = 6905, Miss = 4500, Miss_rate = 0.652, Pending_hits = 358, Reservation_fails = 73509
	L1D_cache_core[9]: Access = 6848, Miss = 4434, Miss_rate = 0.647, Pending_hits = 360, Reservation_fails = 70646
	L1D_cache_core[10]: Access = 22709, Miss = 22441, Miss_rate = 0.988, Pending_hits = 58, Reservation_fails = 221883
	L1D_cache_core[11]: Access = 22366, Miss = 22118, Miss_rate = 0.989, Pending_hits = 25, Reservation_fails = 218826
	L1D_cache_core[12]: Access = 22279, Miss = 21987, Miss_rate = 0.987, Pending_hits = 34, Reservation_fails = 225268
	L1D_cache_core[13]: Access = 22810, Miss = 22593, Miss_rate = 0.990, Pending_hits = 21, Reservation_fails = 211604
	L1D_cache_core[14]: Access = 22654, Miss = 22343, Miss_rate = 0.986, Pending_hits = 39, Reservation_fails = 217729
	L1D_cache_core[15]: Access = 22413, Miss = 22162, Miss_rate = 0.989, Pending_hits = 20, Reservation_fails = 221628
	L1D_cache_core[16]: Access = 23141, Miss = 22846, Miss_rate = 0.987, Pending_hits = 23, Reservation_fails = 217797
	L1D_cache_core[17]: Access = 22216, Miss = 21976, Miss_rate = 0.989, Pending_hits = 32, Reservation_fails = 219685
	L1D_cache_core[18]: Access = 23076, Miss = 22800, Miss_rate = 0.988, Pending_hits = 45, Reservation_fails = 219735
	L1D_cache_core[19]: Access = 22145, Miss = 21964, Miss_rate = 0.992, Pending_hits = 46, Reservation_fails = 220790
	L1D_cache_core[20]: Access = 22493, Miss = 22403, Miss_rate = 0.996, Pending_hits = 40, Reservation_fails = 216619
	L1D_cache_core[21]: Access = 24711, Miss = 24662, Miss_rate = 0.998, Pending_hits = 26, Reservation_fails = 231764
	L1D_cache_core[22]: Access = 23537, Miss = 23459, Miss_rate = 0.997, Pending_hits = 29, Reservation_fails = 222556
	L1D_cache_core[23]: Access = 25137, Miss = 25125, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 235774
	L1D_cache_core[24]: Access = 22940, Miss = 22861, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 218067
	L1D_cache_core[25]: Access = 25518, Miss = 25501, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 227309
	L1D_cache_core[26]: Access = 23055, Miss = 23000, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 216060
	L1D_cache_core[27]: Access = 24145, Miss = 24129, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 228346
	L1D_cache_core[28]: Access = 22341, Miss = 22254, Miss_rate = 0.996, Pending_hits = 43, Reservation_fails = 218492
	L1D_cache_core[29]: Access = 23862, Miss = 23835, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 234520
	L1D_cache_core[30]: Access = 25247, Miss = 25221, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 232563
	L1D_cache_core[31]: Access = 24571, Miss = 24535, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 235282
	L1D_cache_core[32]: Access = 24736, Miss = 24701, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 227585
	L1D_cache_core[33]: Access = 24253, Miss = 24232, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 229542
	L1D_cache_core[34]: Access = 24493, Miss = 24473, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 228908
	L1D_cache_core[35]: Access = 24817, Miss = 24793, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 243178
	L1D_cache_core[36]: Access = 24827, Miss = 24819, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 236540
	L1D_cache_core[37]: Access = 25163, Miss = 25143, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 238773
	L1D_cache_core[38]: Access = 24921, Miss = 24899, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 230609
	L1D_cache_core[39]: Access = 24807, Miss = 24791, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 240196
	L1D_cache_core[40]: Access = 25318, Miss = 25295, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 242116
	L1D_cache_core[41]: Access = 24858, Miss = 24832, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 239484
	L1D_cache_core[42]: Access = 25175, Miss = 25144, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 235203
	L1D_cache_core[43]: Access = 25122, Miss = 25090, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 231123
	L1D_cache_core[44]: Access = 25053, Miss = 25037, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 238998
	L1D_cache_core[45]: Access = 24559, Miss = 24539, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 240129
	L1D_cache_core[46]: Access = 25054, Miss = 25034, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 236485
	L1D_cache_core[47]: Access = 24535, Miss = 24508, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 232330
	L1D_cache_core[48]: Access = 25001, Miss = 24979, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 241852
	L1D_cache_core[49]: Access = 24177, Miss = 24150, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 239700
	L1D_cache_core[50]: Access = 24793, Miss = 24774, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 230908
	L1D_cache_core[51]: Access = 25039, Miss = 24999, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 235070
	L1D_cache_core[52]: Access = 24264, Miss = 24230, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 231741
	L1D_cache_core[53]: Access = 24719, Miss = 24705, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 233397
	L1D_cache_core[54]: Access = 24436, Miss = 24405, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 239220
	L1D_cache_core[55]: Access = 25514, Miss = 25500, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 238313
	L1D_cache_core[56]: Access = 24821, Miss = 24799, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 232227
	L1D_cache_core[57]: Access = 25351, Miss = 25321, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 231540
	L1D_cache_core[58]: Access = 24825, Miss = 24799, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 242251
	L1D_cache_core[59]: Access = 24889, Miss = 24854, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 233169
	L1D_total_cache_accesses = 1279157
	L1D_total_cache_misses = 1249898
	L1D_total_cache_miss_rate = 0.9771
	L1D_total_cache_pending_hits = 4869
	L1D_total_cache_reservation_fails = 12208422
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3002568
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 925053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11536519
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3001364
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 671903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21944594
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61836
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23825
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60809, 28287, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 
gpgpu_n_tot_thrd_icount = 1376822496
gpgpu_n_tot_w_icount = 43025703
gpgpu_n_stall_shd_mem = 13190062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 925053
gpgpu_n_mem_write_global = 343147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10561696
gpgpu_n_store_insn = 3475120
gpgpu_n_shmem_insn = 64876888
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92818704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179704
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13008718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23989487	W0_Idle:14132865	W0_Scoreboard:13486339	W1:2952	W2:2772	W3:2592	W4:2412	W5:2232	W6:2052	W7:1872	W8:1692	W9:70704	W10:1332	W11:1152	W12:972	W13:72048	W14:2847996	W15:360	W16:470148	W17:0	W18:211008	W19:0	W20:79632	W21:0	W22:0	W23:0	W24:5762052	W25:0	W26:217200	W27:0	W28:9654024	W29:0	W30:710016	W31:0	W32:22908487
Warp Occupancy Distribution:
Stall:10004012	W0_Idle:13048220	W0_Scoreboard:7103403	W1:2952	W2:2772	W3:2592	W4:2412	W5:2232	W6:2052	W7:1872	W8:1692	W9:25984	W10:1332	W11:1152	W12:972	W13:27296	W14:1083690	W15:360	W16:390596	W17:0	W18:74672	W19:0	W20:28161	W21:0	W22:0	W23:0	W24:2122810	W25:0	W26:80696	W27:0	W28:3663943	W29:0	W30:269664	W31:0	W32:9236259
Warp Occupancy Distribution:
Stall:13985475	W0_Idle:1084645	W0_Scoreboard:6382936	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:44720	W10:0	W11:0	W12:0	W13:44752	W14:1764306	W15:0	W16:79552	W17:0	W18:136336	W19:0	W20:51471	W21:0	W22:0	W23:0	W24:3639242	W25:0	W26:136504	W27:0	W28:5990081	W29:0	W30:440352	W31:0	W32:13672228
warp_utilization0: 0.454652
warp_utilization1: 0.360863
warp_utilization2: 0.547906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7400424 {8:925053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26279448 {40:116736,72:143467,136:82944,}
traffic_breakdown_coretomem[INST_ACC_R] = 52808 {8:6601,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125806664 {136:925049,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2745176 {8:343147,}
traffic_breakdown_memtocore[INST_ACC_R] = 897328 {136:6598,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 308 
averagemflatency_1 = 318 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 794894 
mrq_lat_table:286746 	18760 	17792 	30291 	55379 	60806 	59736 	37444 	3213 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	532950 	619364 	111452 	4489 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	576142 	193415 	174806 	138395 	110873 	62837 	17569 	823 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	99885 	731561 	93082 	581 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	122479 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	589 	951 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109        99       107        99       113       106       109       114       105 
dram[1]:        97       117       103       105       102       100       108        98       105        98       112        97       108       110       100       107 
dram[2]:       103        98       106       107       108        96       115        99        99        99       109       103       113       106       103       105 
dram[3]:       119        96       103       104       101       101        99       108        98       104        95       109       109       100       109       102 
dram[4]:        98       100       105       101        99       109        97       110        95       105        97       117       107       113       107       106 
dram[5]:       100       112       104       104       106       105       113       102       106       101       111       101       101       107       100       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 11.597656 11.920000 12.078788 11.788955 11.606787 12.409938 10.378181 12.154989  9.818653  8.002703  9.212121  8.044387  9.889075  8.802593  9.750831  8.759366 
dram[1]: 11.111732 11.794118 10.106599 11.948413 10.105802 12.418750 11.731462 11.715747  7.584833  8.105624  7.184179  8.953732  7.901555  8.863636  7.515451  9.168196 
dram[2]: 11.745563 11.216573 11.316384 13.079121 10.569912 12.165966 11.376985 10.230769  8.141079  9.431893  7.998703  9.409756  8.998523  9.377600  8.514045 10.181500 
dram[3]: 10.842676 10.872958 10.744643 10.673797 10.841530 10.711433 10.910476 11.539526  8.157458  7.853175  8.282759  7.361548  8.695966  7.601494  8.800294  7.464858 
dram[4]: 11.275143 11.648438 12.343685 11.164179 12.255274 11.695481 10.567468 11.884297  9.633731  8.178423 10.036332  7.766414 10.426288  8.801153  9.712625  8.799418 
dram[5]: 11.861111 11.345936 10.226576 11.240224 10.608229 11.724752 12.236402 11.463074  7.754915  8.456491  7.897135  7.720513  8.443213  8.292181  7.569652  9.191718 
average row locality = 570226/58668 = 9.719541
average row locality_1 = 289029/38683 = 7.471732
average row locality_2 = 281197/19985 = 14.070403
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3125      3124      3089      3072      3092      3092      3217      3200      3232      3296      3243      3351      3261      3328      3286      3328 
dram[1]:      3122      3124      3088      3072      3092      3092      3198      3200      3304      3296      3356      3347      3360      3328      3370      3328 
dram[2]:      3122      3124      3088      3072      3092      3098      3198      3219      3294      3232      3351      3244      3328      3260      3328      3285 
dram[3]:      3122      3124      3088      3072      3092      3096      3198      3202      3294      3306      3348      3355      3328      3360      3328      3368 
dram[4]:      3122      3124      3088      3081      3093      3096      3216      3202      3232      3298      3245      3348      3262      3328      3289      3328 
dram[5]:      3106      3122      3090      3090      3092      3096      3200      3202      3304      3298      3355      3347      3360      3328      3371      3328 
total reads: 309070
bank skew: 3371/3072 = 1.10
chip skew: 51689/51335 = 1.01
number of total write accesses:
dram[0]:      2813      2836      2890      2905      2723      2902      2491      2525      2453      2626      2533      2811      2623      2781      2584      2751 
dram[1]:      2845      2891      2885      2950      2830      2869      2656      2529      2597      2613      2729      2652      2740      2717      2710      2668 
dram[2]:      2833      2832      2921      2879      2880      2693      2536      2500      2592      2446      2816      2543      2764      2601      2734      2549 
dram[3]:      2874      2867      2929      2916      2860      2806      2530      2637      2612      2631      2657      2733      2707      2744      2665      2686 
dram[4]:      2820      2840      2874      2903      2716      2857      2501      2550      2423      2615      2556      2803      2608      2780      2558      2726 
dram[5]:      2872      2880      2913      2946      2838      2825      2649      2541      2613      2630      2710      2675      2736      2717      2715      2665 
total reads: 261156
bank skew: 2950/2423 = 1.22
chip skew: 43925/43119 = 1.02
average mf latency per bank:
dram[0]:        577       602       575       606       599       619       729       750       680       687       646       665       658       675       634       641
dram[1]:        697       589       714       585       734       608       856       733       772       660       789       653       789       657       752       634
dram[2]:        615       587       616       586       631       631       766       761       699       708       661       677       674       698       657       662
dram[3]:        605       728       608       745       628       769       739       904       670       818       660       832       655       828       647       791
dram[4]:        553       633       551       649       583       662       715       794       680       710       645       693       659       701       620       669
dram[5]:        682       647       688       637       711       670       832       811       769       702       784       691       792       687       749       678
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1186      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1279      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1440      1538      1278      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862563 n_act=9317 n_pre=9301 n_req=78928 n_req_1=3617 n_req_2=75311 n_req_3=0 n_rd=102672 n_write=67176 bw_util=0.2636 bw_util_1=0.01238 bw_util_2=0.2512 bw_util_3=0 blp=2.369457 blp_1= 1.271571 blp_2= 1.980558 blp_3= -nan
 n_activity=831187 dram_eff=0.3333 dram_eff_1=0.01565 dram_eff_2=0.3177 dram_eff_3=0
bk0: 6250a 941965i bk1: 6248a 939377i bk2: 6178a 942577i bk3: 6144a 939735i bk4: 6184a 943474i bk5: 6184a 941108i bk6: 6434a 943575i bk7: 6400a 945703i bk8: 6464a 950048i bk9: 6592a 943382i bk10: 6486a 944980i bk11: 6702a 936564i bk12: 6522a 939986i bk13: 6656a 937528i bk14: 6572a 939829i bk15: 6656a 935315i 
bw_dist = 0.012	0.251	0.000	0.527	0.209
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65351
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=859257 n_act=10137 n_pre=10121 n_req=79461 n_req_1=3764 n_req_2=75697 n_req_3=0 n_rd=103354 n_write=68160 bw_util=0.2651 bw_util_1=0.01309 bw_util_2=0.252 bw_util_3=0 blp=2.393801 blp_1= 1.207150 blp_2= 1.990390 blp_3= -nan
 n_activity=834319 dram_eff=0.334 dram_eff_1=0.01649 dram_eff_2=0.3175 dram_eff_3=0
bk0: 6244a 941691i bk1: 6248a 940395i bk2: 6176a 938548i bk3: 6144a 936763i bk4: 6184a 941153i bk5: 6184a 941520i bk6: 6396a 946642i bk7: 6400a 943323i bk8: 6608a 943651i bk9: 6592a 942833i bk10: 6712a 935947i bk11: 6694a 939138i bk12: 6720a 935559i bk13: 6656a 938738i bk14: 6740a 931417i bk15: 6656a 936815i 
bw_dist = 0.013	0.252	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.55504
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862505 n_act=9426 n_pre=9410 n_req=78851 n_req_1=3623 n_req_2=75228 n_req_3=0 n_rd=102670 n_write=67018 bw_util=0.2635 bw_util_1=0.01239 bw_util_2=0.2511 bw_util_3=0 blp=2.356050 blp_1= 1.285008 blp_2= 1.970531 blp_3= -nan
 n_activity=832003 dram_eff=0.3329 dram_eff_1=0.01565 dram_eff_2=0.3172 dram_eff_3=0
bk0: 6244a 942191i bk1: 6248a 939303i bk2: 6176a 940999i bk3: 6144a 941629i bk4: 6184a 942766i bk5: 6196a 942079i bk6: 6396a 948644i bk7: 6438a 943124i bk8: 6588a 945899i bk9: 6464a 945586i bk10: 6702a 940449i bk11: 6488a 941678i bk12: 6656a 939980i bk13: 6520a 939095i bk14: 6656a 937738i bk15: 6570a 938354i 
bw_dist = 0.012	0.251	0.000	0.528	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67111
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=858739 n_act=10377 n_pre=10361 n_req=79383 n_req_1=3773 n_req_2=75610 n_req_3=0 n_rd=103361 n_write=68191 bw_util=0.265 bw_util_1=0.01311 bw_util_2=0.2519 bw_util_3=0 blp=2.402708 blp_1= 1.209867 blp_2= 1.990709 blp_3= -nan
 n_activity=838608 dram_eff=0.3321 dram_eff_1=0.01644 dram_eff_2=0.3157 dram_eff_3=0
bk0: 6244a 940840i bk1: 6248a 937220i bk2: 6176a 938415i bk3: 6144a 933590i bk4: 6184a 940093i bk5: 6192a 939129i bk6: 6396a 946217i bk7: 6404a 942869i bk8: 6588a 945772i bk9: 6612a 939828i bk10: 6695a 941446i bk11: 6710a 933882i bk12: 6656a 940139i bk13: 6720a 932407i bk14: 6656a 938335i bk15: 6736a 928247i 
bw_dist = 0.013	0.252	0.000	0.533	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.54999
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862735 n_act=9293 n_pre=9277 n_req=78859 n_req_1=3640 n_req_2=75219 n_req_3=0 n_rd=102704 n_write=67020 bw_util=0.2635 bw_util_1=0.01245 bw_util_2=0.2511 bw_util_3=0 blp=2.372560 blp_1= 1.276219 blp_2= 1.986147 blp_3= -nan
 n_activity=829857 dram_eff=0.3337 dram_eff_1=0.01576 dram_eff_2=0.318 dram_eff_3=0
bk0: 6244a 941740i bk1: 6248a 938694i bk2: 6176a 942731i bk3: 6162a 937543i bk4: 6186a 943715i bk5: 6192a 941411i bk6: 6432a 944892i bk7: 6404a 947399i bk8: 6464a 950373i bk9: 6596a 943947i bk10: 6490a 945893i bk11: 6696a 936130i bk12: 6524a 942990i bk13: 6656a 935626i bk14: 6578a 939161i bk15: 6656a 934423i 
bw_dist = 0.012	0.251	0.000	0.526	0.210
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.63999
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=859185 n_act=10119 n_pre=10103 n_req=79518 n_req_1=3742 n_req_2=75776 n_req_3=0 n_rd=103378 n_write=68244 bw_util=0.2653 bw_util_1=0.01301 bw_util_2=0.2523 bw_util_3=0 blp=2.417741 blp_1= 1.204806 blp_2= 2.012843 blp_3= -nan
 n_activity=834501 dram_eff=0.3342 dram_eff_1=0.01638 dram_eff_2=0.3178 dram_eff_3=0
bk0: 6212a 940501i bk1: 6244a 939301i bk2: 6180a 937571i bk3: 6180a 935152i bk4: 6184a 939449i bk5: 6192a 941039i bk6: 6400a 946011i bk7: 6404a 944168i bk8: 6608a 941442i bk9: 6596a 942908i bk10: 6710a 937660i bk11: 6694a 935334i bk12: 6720a 936227i bk13: 6656a 935669i bk14: 6742a 931604i bk15: 6656a 937335i 
bw_dist = 0.013	0.252	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.56073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99666, Miss = 25545, Miss_rate = 0.256, Pending_hits = 17192, Reservation_fails = 3954
L2_cache_bank[1]: Access = 106690, Miss = 25791, Miss_rate = 0.242, Pending_hits = 18571, Reservation_fails = 3173
L2_cache_bank[2]: Access = 110194, Miss = 25890, Miss_rate = 0.235, Pending_hits = 18792, Reservation_fails = 4121
L2_cache_bank[3]: Access = 105619, Miss = 25787, Miss_rate = 0.244, Pending_hits = 18560, Reservation_fails = 3037
L2_cache_bank[4]: Access = 107068, Miss = 25801, Miss_rate = 0.241, Pending_hits = 18768, Reservation_fails = 4431
L2_cache_bank[5]: Access = 101024, Miss = 25534, Miss_rate = 0.253, Pending_hits = 17051, Reservation_fails = 4537
L2_cache_bank[6]: Access = 106091, Miss = 25799, Miss_rate = 0.243, Pending_hits = 18669, Reservation_fails = 3061
L2_cache_bank[7]: Access = 111833, Miss = 25883, Miss_rate = 0.231, Pending_hits = 18654, Reservation_fails = 3958
L2_cache_bank[8]: Access = 99498, Miss = 25547, Miss_rate = 0.257, Pending_hits = 16995, Reservation_fails = 3551
L2_cache_bank[9]: Access = 108929, Miss = 25805, Miss_rate = 0.237, Pending_hits = 18640, Reservation_fails = 4183
L2_cache_bank[10]: Access = 110169, Miss = 25878, Miss_rate = 0.235, Pending_hits = 18675, Reservation_fails = 4453
L2_cache_bank[11]: Access = 108076, Miss = 25811, Miss_rate = 0.239, Pending_hits = 18862, Reservation_fails = 5011
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99666, Miss = 25545 (0.256), PendingHit = 17192 (0.172)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106690, Miss = 25791 (0.242), PendingHit = 18571 (0.174)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110194, Miss = 25890 (0.235), PendingHit = 18792 (0.171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105619, Miss = 25787 (0.244), PendingHit = 18560 (0.176)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107068, Miss = 25801 (0.241), PendingHit = 18768 (0.175)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101024, Miss = 25534 (0.253), PendingHit = 17051 (0.169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106091, Miss = 25799 (0.243), PendingHit = 18669 (0.176)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111833, Miss = 25883 (0.231), PendingHit = 18654 (0.167)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99498, Miss = 25547 (0.257), PendingHit = 16995 (0.171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108929, Miss = 25805 (0.237), PendingHit = 18640 (0.171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110169, Miss = 25878 (0.235), PendingHit = 18675 (0.17)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108076, Miss = 25811 (0.239), PendingHit = 18862 (0.175)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 527526
Stream 1: Misses  = 126709
Stream 2: Accesses  = 747331
Stream 2: Misses  = 182362
Stream 1+2: Accesses  = 1274857
Stream 1+2: Misses  = 309071
Total Accesses  = 1274857
MPKI-CORES
CORE_L2MPKI_0	0.632
CORE_L2MPKI_1	0.446
CORE_L2MPKI_2	0.387
CORE_L2MPKI_3	0.378
CORE_L2MPKI_4	0.399
CORE_L2MPKI_5	0.359
CORE_L2MPKI_6	0.333
CORE_L2MPKI_7	0.370
CORE_L2MPKI_8	0.355
CORE_L2MPKI_9	0.421
CORE_L2MPKI_10	0.280
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.284
CORE_L2MPKI_14	0.267
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.284
CORE_L2MPKI_17	0.286
CORE_L2MPKI_18	0.257
CORE_L2MPKI_19	0.271
CORE_L2MPKI_20	0.256
CORE_L2MPKI_21	0.265
CORE_L2MPKI_22	0.286
CORE_L2MPKI_23	0.273
CORE_L2MPKI_24	0.254
CORE_L2MPKI_25	0.268
CORE_L2MPKI_26	0.263
CORE_L2MPKI_27	0.270
CORE_L2MPKI_28	0.285
CORE_L2MPKI_29	0.264
CORE_L2MPKI_30	0.264
CORE_L2MPKI_31	0.260
CORE_L2MPKI_32	0.272
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.279
CORE_L2MPKI_36	0.278
CORE_L2MPKI_37	0.275
CORE_L2MPKI_38	0.264
CORE_L2MPKI_39	0.273
CORE_L2MPKI_40	0.276
CORE_L2MPKI_41	0.259
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.279
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.272
CORE_L2MPKI_46	0.263
CORE_L2MPKI_47	0.274
CORE_L2MPKI_48	0.264
CORE_L2MPKI_49	0.261
CORE_L2MPKI_50	0.249
CORE_L2MPKI_51	0.249
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.245
CORE_L2MPKI_55	0.280
CORE_L2MPKI_56	0.279
CORE_L2MPKI_57	0.259
CORE_L2MPKI_58	0.260
CORE_L2MPKI_59	0.271
Avg_MPKI_Stream1= 0.317
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2290
CORE_MISSES_1	1341
CORE_MISSES_2	1292
CORE_MISSES_3	1039
CORE_MISSES_4	1318
CORE_MISSES_5	1052
CORE_MISSES_6	1064
CORE_MISSES_7	991
CORE_MISSES_8	1102
CORE_MISSES_9	1251
CORE_MISSES_10	5582
CORE_MISSES_11	5594
CORE_MISSES_12	5422
CORE_MISSES_13	5724
CORE_MISSES_14	5400
CORE_MISSES_15	5391
CORE_MISSES_16	5751
CORE_MISSES_17	5790
CORE_MISSES_18	5219
CORE_MISSES_19	5451
CORE_MISSES_20	5425
CORE_MISSES_21	5907
CORE_MISSES_22	5995
CORE_MISSES_23	6104
CORE_MISSES_24	5404
CORE_MISSES_25	6081
CORE_MISSES_26	5591
CORE_MISSES_27	6101
CORE_MISSES_28	6082
CORE_MISSES_29	5955
CORE_MISSES_30	6060
CORE_MISSES_31	5954
CORE_MISSES_32	6260
CORE_MISSES_33	6048
CORE_MISSES_34	6141
CORE_MISSES_35	6344
CORE_MISSES_36	6385
CORE_MISSES_37	6263
CORE_MISSES_38	6109
CORE_MISSES_39	6219
CORE_MISSES_40	6358
CORE_MISSES_41	5928
CORE_MISSES_42	6372
CORE_MISSES_43	6404
CORE_MISSES_44	5372
CORE_MISSES_45	6168
CORE_MISSES_46	6014
CORE_MISSES_47	6316
CORE_MISSES_48	5966
CORE_MISSES_49	5923
CORE_MISSES_50	5707
CORE_MISSES_51	5717
CORE_MISSES_52	5868
CORE_MISSES_53	5926
CORE_MISSES_54	5586
CORE_MISSES_55	6394
CORE_MISSES_56	6416
CORE_MISSES_57	5961
CORE_MISSES_58	5923
CORE_MISSES_59	6260
L2_MISSES = 309071
L2_total_cache_accesses = 1274857
L2_total_cache_misses = 309071
L2_total_cache_miss_rate = 0.2424
L2_total_cache_pending_hits = 219429
L2_total_cache_reservation_fails = 47470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 153154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 207730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17283
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4924
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 954
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 720
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27292
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5001562
icnt_total_pkts_simt_to_mem=2010307
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      42.7998
gpu_ipc_2 =    1387.4375
gpu_tot_sim_cycle_stream_1 = 796232
gpu_tot_sim_cycle_stream_2 = 796037
gpu_sim_insn_1 = 34078582
gpu_sim_insn_2 = 1104451528
gpu_sim_cycle = 796235
gpu_sim_insn = 1138530110
gpu_ipc =    1429.8920
gpu_tot_sim_cycle = 796235
gpu_tot_sim_insn = 1138530110
gpu_tot_ipc =    1429.8920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1267697
gpu_stall_icnt2sh    = 4144783
gpu_total_sim_rate=385811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22006430
	L1I_total_cache_misses = 61836
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23825
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 4891, Miss_rate = 0.633, Pending_hits = 432, Reservation_fails = 67345
	L1D_cache_core[1]: Access = 7311, Miss = 4280, Miss_rate = 0.585, Pending_hits = 446, Reservation_fails = 58724
	L1D_cache_core[2]: Access = 7221, Miss = 4623, Miss_rate = 0.640, Pending_hits = 443, Reservation_fails = 76938
	L1D_cache_core[3]: Access = 6411, Miss = 4234, Miss_rate = 0.660, Pending_hits = 309, Reservation_fails = 68623
	L1D_cache_core[4]: Access = 7255, Miss = 4708, Miss_rate = 0.649, Pending_hits = 410, Reservation_fails = 68798
	L1D_cache_core[5]: Access = 7119, Miss = 4405, Miss_rate = 0.619, Pending_hits = 390, Reservation_fails = 64811
	L1D_cache_core[6]: Access = 7048, Miss = 4528, Miss_rate = 0.642, Pending_hits = 461, Reservation_fails = 73840
	L1D_cache_core[7]: Access = 6430, Miss = 4235, Miss_rate = 0.659, Pending_hits = 365, Reservation_fails = 72304
	L1D_cache_core[8]: Access = 6905, Miss = 4500, Miss_rate = 0.652, Pending_hits = 358, Reservation_fails = 73509
	L1D_cache_core[9]: Access = 6848, Miss = 4434, Miss_rate = 0.647, Pending_hits = 360, Reservation_fails = 70646
	L1D_cache_core[10]: Access = 22709, Miss = 22441, Miss_rate = 0.988, Pending_hits = 58, Reservation_fails = 221883
	L1D_cache_core[11]: Access = 22366, Miss = 22118, Miss_rate = 0.989, Pending_hits = 25, Reservation_fails = 218826
	L1D_cache_core[12]: Access = 22279, Miss = 21987, Miss_rate = 0.987, Pending_hits = 34, Reservation_fails = 225268
	L1D_cache_core[13]: Access = 22810, Miss = 22593, Miss_rate = 0.990, Pending_hits = 21, Reservation_fails = 211604
	L1D_cache_core[14]: Access = 22654, Miss = 22343, Miss_rate = 0.986, Pending_hits = 39, Reservation_fails = 217729
	L1D_cache_core[15]: Access = 22413, Miss = 22162, Miss_rate = 0.989, Pending_hits = 20, Reservation_fails = 221628
	L1D_cache_core[16]: Access = 23141, Miss = 22846, Miss_rate = 0.987, Pending_hits = 23, Reservation_fails = 217797
	L1D_cache_core[17]: Access = 22216, Miss = 21976, Miss_rate = 0.989, Pending_hits = 32, Reservation_fails = 219685
	L1D_cache_core[18]: Access = 23076, Miss = 22800, Miss_rate = 0.988, Pending_hits = 45, Reservation_fails = 219735
	L1D_cache_core[19]: Access = 22145, Miss = 21964, Miss_rate = 0.992, Pending_hits = 46, Reservation_fails = 220790
	L1D_cache_core[20]: Access = 22493, Miss = 22403, Miss_rate = 0.996, Pending_hits = 40, Reservation_fails = 216619
	L1D_cache_core[21]: Access = 24711, Miss = 24662, Miss_rate = 0.998, Pending_hits = 26, Reservation_fails = 231764
	L1D_cache_core[22]: Access = 23537, Miss = 23459, Miss_rate = 0.997, Pending_hits = 29, Reservation_fails = 222556
	L1D_cache_core[23]: Access = 25137, Miss = 25125, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 235774
	L1D_cache_core[24]: Access = 22940, Miss = 22861, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 218067
	L1D_cache_core[25]: Access = 25518, Miss = 25501, Miss_rate = 0.999, Pending_hits = 2, Reservation_fails = 227309
	L1D_cache_core[26]: Access = 23055, Miss = 23000, Miss_rate = 0.998, Pending_hits = 14, Reservation_fails = 216060
	L1D_cache_core[27]: Access = 24145, Miss = 24129, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 228346
	L1D_cache_core[28]: Access = 22341, Miss = 22254, Miss_rate = 0.996, Pending_hits = 43, Reservation_fails = 218492
	L1D_cache_core[29]: Access = 23862, Miss = 23835, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 234520
	L1D_cache_core[30]: Access = 25247, Miss = 25221, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 232563
	L1D_cache_core[31]: Access = 24571, Miss = 24535, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 235282
	L1D_cache_core[32]: Access = 24736, Miss = 24701, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 227585
	L1D_cache_core[33]: Access = 24253, Miss = 24232, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 229542
	L1D_cache_core[34]: Access = 24493, Miss = 24473, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 228908
	L1D_cache_core[35]: Access = 24817, Miss = 24793, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 243178
	L1D_cache_core[36]: Access = 24827, Miss = 24819, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 236540
	L1D_cache_core[37]: Access = 25163, Miss = 25143, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 238773
	L1D_cache_core[38]: Access = 24921, Miss = 24899, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 230609
	L1D_cache_core[39]: Access = 24807, Miss = 24791, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 240196
	L1D_cache_core[40]: Access = 25318, Miss = 25295, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 242116
	L1D_cache_core[41]: Access = 24858, Miss = 24832, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 239484
	L1D_cache_core[42]: Access = 25175, Miss = 25144, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 235203
	L1D_cache_core[43]: Access = 25122, Miss = 25090, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 231123
	L1D_cache_core[44]: Access = 25053, Miss = 25037, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 238998
	L1D_cache_core[45]: Access = 24559, Miss = 24539, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 240129
	L1D_cache_core[46]: Access = 25054, Miss = 25034, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 236485
	L1D_cache_core[47]: Access = 24535, Miss = 24508, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 232330
	L1D_cache_core[48]: Access = 25001, Miss = 24979, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 241852
	L1D_cache_core[49]: Access = 24177, Miss = 24150, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 239700
	L1D_cache_core[50]: Access = 24793, Miss = 24774, Miss_rate = 0.999, Pending_hits = 3, Reservation_fails = 230908
	L1D_cache_core[51]: Access = 25039, Miss = 24999, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 235070
	L1D_cache_core[52]: Access = 24264, Miss = 24230, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 231741
	L1D_cache_core[53]: Access = 24719, Miss = 24705, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 233397
	L1D_cache_core[54]: Access = 24436, Miss = 24405, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 239220
	L1D_cache_core[55]: Access = 25514, Miss = 25500, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 238313
	L1D_cache_core[56]: Access = 24821, Miss = 24799, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 232227
	L1D_cache_core[57]: Access = 25351, Miss = 25321, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 231540
	L1D_cache_core[58]: Access = 24825, Miss = 24799, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 242251
	L1D_cache_core[59]: Access = 24889, Miss = 24854, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 233169
	L1D_total_cache_accesses = 1279157
	L1D_total_cache_misses = 1249898
	L1D_total_cache_miss_rate = 0.9771
	L1D_total_cache_pending_hits = 4869
	L1D_total_cache_reservation_fails = 12208422
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3002568
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 925053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11536519
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3001364
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 324845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 671903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21944594
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 61836
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23825
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60809, 28287, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1530, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 1326, 
gpgpu_n_tot_thrd_icount = 1376822496
gpgpu_n_tot_w_icount = 43025703
gpgpu_n_stall_shd_mem = 13190062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 925053
gpgpu_n_mem_write_global = 343147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10561696
gpgpu_n_store_insn = 3475120
gpgpu_n_shmem_insn = 64876888
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92818704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 179704
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13008718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23989487	W0_Idle:14132865	W0_Scoreboard:13486339	W1:2952	W2:2772	W3:2592	W4:2412	W5:2232	W6:2052	W7:1872	W8:1692	W9:70704	W10:1332	W11:1152	W12:972	W13:72048	W14:2847996	W15:360	W16:470148	W17:0	W18:211008	W19:0	W20:79632	W21:0	W22:0	W23:0	W24:5762052	W25:0	W26:217200	W27:0	W28:9654024	W29:0	W30:710016	W31:0	W32:22908487
Warp Occupancy Distribution:
Stall:10004012	W0_Idle:13048220	W0_Scoreboard:7103403	W1:2952	W2:2772	W3:2592	W4:2412	W5:2232	W6:2052	W7:1872	W8:1692	W9:25984	W10:1332	W11:1152	W12:972	W13:27296	W14:1083690	W15:360	W16:390596	W17:0	W18:74672	W19:0	W20:28161	W21:0	W22:0	W23:0	W24:2122810	W25:0	W26:80696	W27:0	W28:3663943	W29:0	W30:269664	W31:0	W32:9236259
Warp Occupancy Distribution:
Stall:13985475	W0_Idle:1084645	W0_Scoreboard:6382936	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:44720	W10:0	W11:0	W12:0	W13:44752	W14:1764306	W15:0	W16:79552	W17:0	W18:136336	W19:0	W20:51471	W21:0	W22:0	W23:0	W24:3639242	W25:0	W26:136504	W27:0	W28:5990081	W29:0	W30:440352	W31:0	W32:13672228
warp_utilization0: 0.454652
warp_utilization1: 0.360863
warp_utilization2: 0.547906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7400424 {8:925053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26279448 {40:116736,72:143467,136:82944,}
traffic_breakdown_coretomem[INST_ACC_R] = 52808 {8:6601,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125806664 {136:925049,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2745176 {8:343147,}
traffic_breakdown_memtocore[INST_ACC_R] = 897328 {136:6598,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 308 
averagemflatency_1 = 318 
averagemflatency_2= 301 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 794894 
mrq_lat_table:286746 	18760 	17792 	30291 	55379 	60806 	59736 	37444 	3213 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	532950 	619364 	111452 	4489 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	576142 	193415 	174806 	138395 	110873 	62837 	17569 	823 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	99885 	731561 	93082 	581 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	122479 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	589 	951 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109        99       107        99       113       106       109       114       105 
dram[1]:        97       117       103       105       102       100       108        98       105        98       112        97       108       110       100       107 
dram[2]:       103        98       106       107       108        96       115        99        99        99       109       103       113       106       103       105 
dram[3]:       119        96       103       104       101       101        99       108        98       104        95       109       109       100       109       102 
dram[4]:        98       100       105       101        99       109        97       110        95       105        97       117       107       113       107       106 
dram[5]:       100       112       104       104       106       105       113       102       106       101       111       101       101       107       100       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 11.597656 11.920000 12.078788 11.788955 11.606787 12.409938 10.378181 12.154989  9.818653  8.002703  9.212121  8.044387  9.889075  8.802593  9.750831  8.759366 
dram[1]: 11.111732 11.794118 10.106599 11.948413 10.105802 12.418750 11.731462 11.715747  7.584833  8.105624  7.184179  8.953732  7.901555  8.863636  7.515451  9.168196 
dram[2]: 11.745563 11.216573 11.316384 13.079121 10.569912 12.165966 11.376985 10.230769  8.141079  9.431893  7.998703  9.409756  8.998523  9.377600  8.514045 10.181500 
dram[3]: 10.842676 10.872958 10.744643 10.673797 10.841530 10.711433 10.910476 11.539526  8.157458  7.853175  8.282759  7.361548  8.695966  7.601494  8.800294  7.464858 
dram[4]: 11.275143 11.648438 12.343685 11.164179 12.255274 11.695481 10.567468 11.884297  9.633731  8.178423 10.036332  7.766414 10.426288  8.801153  9.712625  8.799418 
dram[5]: 11.861111 11.345936 10.226576 11.240224 10.608229 11.724752 12.236402 11.463074  7.754915  8.456491  7.897135  7.720513  8.443213  8.292181  7.569652  9.191718 
average row locality = 570226/58668 = 9.719541
average row locality_1 = 289029/38683 = 7.471732
average row locality_2 = 281197/19985 = 14.070403
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3125      3124      3089      3072      3092      3092      3217      3200      3232      3296      3243      3351      3261      3328      3286      3328 
dram[1]:      3122      3124      3088      3072      3092      3092      3198      3200      3304      3296      3356      3347      3360      3328      3370      3328 
dram[2]:      3122      3124      3088      3072      3092      3098      3198      3219      3294      3232      3351      3244      3328      3260      3328      3285 
dram[3]:      3122      3124      3088      3072      3092      3096      3198      3202      3294      3306      3348      3355      3328      3360      3328      3368 
dram[4]:      3122      3124      3088      3081      3093      3096      3216      3202      3232      3298      3245      3348      3262      3328      3289      3328 
dram[5]:      3106      3122      3090      3090      3092      3096      3200      3202      3304      3298      3355      3347      3360      3328      3371      3328 
total reads: 309070
bank skew: 3371/3072 = 1.10
chip skew: 51689/51335 = 1.01
number of total write accesses:
dram[0]:      2813      2836      2890      2905      2723      2902      2491      2525      2453      2626      2533      2811      2623      2781      2584      2751 
dram[1]:      2845      2891      2885      2950      2830      2869      2656      2529      2597      2613      2729      2652      2740      2717      2710      2668 
dram[2]:      2833      2832      2921      2879      2880      2693      2536      2500      2592      2446      2816      2543      2764      2601      2734      2549 
dram[3]:      2874      2867      2929      2916      2860      2806      2530      2637      2612      2631      2657      2733      2707      2744      2665      2686 
dram[4]:      2820      2840      2874      2903      2716      2857      2501      2550      2423      2615      2556      2803      2608      2780      2558      2726 
dram[5]:      2872      2880      2913      2946      2838      2825      2649      2541      2613      2630      2710      2675      2736      2717      2715      2665 
total reads: 261156
bank skew: 2950/2423 = 1.22
chip skew: 43925/43119 = 1.02
average mf latency per bank:
dram[0]:        577       602       575       606       599       619       729       750       680       687       646       665       658       675       634       641
dram[1]:        697       589       714       585       734       608       856       733       772       660       789       653       789       657       752       634
dram[2]:        615       587       616       586       631       631       766       761       699       708       661       677       674       698       657       662
dram[3]:        605       728       608       745       628       769       739       904       670       818       660       832       655       828       647       791
dram[4]:        553       633       551       649       583       662       715       794       680       710       645       693       659       701       620       669
dram[5]:        682       647       688       637       711       670       832       811       769       702       784       691       792       687       749       678
maximum mf latency per bank:
dram[0]:       1488      1406      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1186      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1279      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1440      1538      1278      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862563 n_act=9317 n_pre=9301 n_req=78928 n_req_1=3617 n_req_2=75311 n_req_3=0 n_rd=102672 n_write=67176 bw_util=0.2636 bw_util_1=0.01238 bw_util_2=0.2512 bw_util_3=0 blp=2.369457 blp_1= 1.271571 blp_2= 1.980558 blp_3= -nan
 n_activity=831187 dram_eff=0.3333 dram_eff_1=0.01565 dram_eff_2=0.3177 dram_eff_3=0
bk0: 6250a 941965i bk1: 6248a 939377i bk2: 6178a 942577i bk3: 6144a 939735i bk4: 6184a 943474i bk5: 6184a 941108i bk6: 6434a 943575i bk7: 6400a 945703i bk8: 6464a 950048i bk9: 6592a 943382i bk10: 6486a 944980i bk11: 6702a 936564i bk12: 6522a 939986i bk13: 6656a 937528i bk14: 6572a 939829i bk15: 6656a 935315i 
bw_dist = 0.012	0.251	0.000	0.527	0.209
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65351
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=859257 n_act=10137 n_pre=10121 n_req=79461 n_req_1=3764 n_req_2=75697 n_req_3=0 n_rd=103354 n_write=68160 bw_util=0.2651 bw_util_1=0.01309 bw_util_2=0.252 bw_util_3=0 blp=2.393801 blp_1= 1.207150 blp_2= 1.990390 blp_3= -nan
 n_activity=834319 dram_eff=0.334 dram_eff_1=0.01649 dram_eff_2=0.3175 dram_eff_3=0
bk0: 6244a 941691i bk1: 6248a 940395i bk2: 6176a 938548i bk3: 6144a 936763i bk4: 6184a 941153i bk5: 6184a 941520i bk6: 6396a 946642i bk7: 6400a 943323i bk8: 6608a 943651i bk9: 6592a 942833i bk10: 6712a 935947i bk11: 6694a 939138i bk12: 6720a 935559i bk13: 6656a 938738i bk14: 6740a 931417i bk15: 6656a 936815i 
bw_dist = 0.013	0.252	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.55504
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862505 n_act=9426 n_pre=9410 n_req=78851 n_req_1=3623 n_req_2=75228 n_req_3=0 n_rd=102670 n_write=67018 bw_util=0.2635 bw_util_1=0.01239 bw_util_2=0.2511 bw_util_3=0 blp=2.356050 blp_1= 1.285008 blp_2= 1.970531 blp_3= -nan
 n_activity=832003 dram_eff=0.3329 dram_eff_1=0.01565 dram_eff_2=0.3172 dram_eff_3=0
bk0: 6244a 942191i bk1: 6248a 939303i bk2: 6176a 940999i bk3: 6144a 941629i bk4: 6184a 942766i bk5: 6196a 942079i bk6: 6396a 948644i bk7: 6438a 943124i bk8: 6588a 945899i bk9: 6464a 945586i bk10: 6702a 940449i bk11: 6488a 941678i bk12: 6656a 939980i bk13: 6520a 939095i bk14: 6656a 937738i bk15: 6570a 938354i 
bw_dist = 0.012	0.251	0.000	0.528	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67111
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=858739 n_act=10377 n_pre=10361 n_req=79383 n_req_1=3773 n_req_2=75610 n_req_3=0 n_rd=103361 n_write=68191 bw_util=0.265 bw_util_1=0.01311 bw_util_2=0.2519 bw_util_3=0 blp=2.402708 blp_1= 1.209867 blp_2= 1.990709 blp_3= -nan
 n_activity=838608 dram_eff=0.3321 dram_eff_1=0.01644 dram_eff_2=0.3157 dram_eff_3=0
bk0: 6244a 940840i bk1: 6248a 937220i bk2: 6176a 938415i bk3: 6144a 933590i bk4: 6184a 940093i bk5: 6192a 939129i bk6: 6396a 946217i bk7: 6404a 942869i bk8: 6588a 945772i bk9: 6612a 939828i bk10: 6695a 941446i bk11: 6710a 933882i bk12: 6656a 940139i bk13: 6720a 932407i bk14: 6656a 938335i bk15: 6736a 928247i 
bw_dist = 0.013	0.252	0.000	0.533	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.54999
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=862735 n_act=9293 n_pre=9277 n_req=78859 n_req_1=3640 n_req_2=75219 n_req_3=0 n_rd=102704 n_write=67020 bw_util=0.2635 bw_util_1=0.01245 bw_util_2=0.2511 bw_util_3=0 blp=2.372560 blp_1= 1.276219 blp_2= 1.986147 blp_3= -nan
 n_activity=829857 dram_eff=0.3337 dram_eff_1=0.01576 dram_eff_2=0.318 dram_eff_3=0
bk0: 6244a 941740i bk1: 6248a 938694i bk2: 6176a 942731i bk3: 6162a 937543i bk4: 6186a 943715i bk5: 6192a 941411i bk6: 6432a 944892i bk7: 6404a 947399i bk8: 6464a 950373i bk9: 6596a 943947i bk10: 6490a 945893i bk11: 6696a 936130i bk12: 6524a 942990i bk13: 6656a 935626i bk14: 6578a 939161i bk15: 6656a 934423i 
bw_dist = 0.012	0.251	0.000	0.526	0.210
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.63999
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1051029 n_nop=859185 n_act=10119 n_pre=10103 n_req=79518 n_req_1=3742 n_req_2=75776 n_req_3=0 n_rd=103378 n_write=68244 bw_util=0.2653 bw_util_1=0.01301 bw_util_2=0.2523 bw_util_3=0 blp=2.417741 blp_1= 1.204806 blp_2= 2.012843 blp_3= -nan
 n_activity=834501 dram_eff=0.3342 dram_eff_1=0.01638 dram_eff_2=0.3178 dram_eff_3=0
bk0: 6212a 940501i bk1: 6244a 939301i bk2: 6180a 937571i bk3: 6180a 935152i bk4: 6184a 939449i bk5: 6192a 941039i bk6: 6400a 946011i bk7: 6404a 944168i bk8: 6608a 941442i bk9: 6596a 942908i bk10: 6710a 937660i bk11: 6694a 935334i bk12: 6720a 936227i bk13: 6656a 935669i bk14: 6742a 931604i bk15: 6656a 937335i 
bw_dist = 0.013	0.252	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.56073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99666, Miss = 25545, Miss_rate = 0.256, Pending_hits = 17192, Reservation_fails = 3954
L2_cache_bank[1]: Access = 106690, Miss = 25791, Miss_rate = 0.242, Pending_hits = 18571, Reservation_fails = 3173
L2_cache_bank[2]: Access = 110194, Miss = 25890, Miss_rate = 0.235, Pending_hits = 18792, Reservation_fails = 4121
L2_cache_bank[3]: Access = 105619, Miss = 25787, Miss_rate = 0.244, Pending_hits = 18560, Reservation_fails = 3037
L2_cache_bank[4]: Access = 107068, Miss = 25801, Miss_rate = 0.241, Pending_hits = 18768, Reservation_fails = 4431
L2_cache_bank[5]: Access = 101024, Miss = 25534, Miss_rate = 0.253, Pending_hits = 17051, Reservation_fails = 4537
L2_cache_bank[6]: Access = 106091, Miss = 25799, Miss_rate = 0.243, Pending_hits = 18669, Reservation_fails = 3061
L2_cache_bank[7]: Access = 111833, Miss = 25883, Miss_rate = 0.231, Pending_hits = 18654, Reservation_fails = 3958
L2_cache_bank[8]: Access = 99498, Miss = 25547, Miss_rate = 0.257, Pending_hits = 16995, Reservation_fails = 3551
L2_cache_bank[9]: Access = 108929, Miss = 25805, Miss_rate = 0.237, Pending_hits = 18640, Reservation_fails = 4183
L2_cache_bank[10]: Access = 110169, Miss = 25878, Miss_rate = 0.235, Pending_hits = 18675, Reservation_fails = 4453
L2_cache_bank[11]: Access = 108076, Miss = 25811, Miss_rate = 0.239, Pending_hits = 18862, Reservation_fails = 5011
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99666, Miss = 25545 (0.256), PendingHit = 17192 (0.172)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106690, Miss = 25791 (0.242), PendingHit = 18571 (0.174)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110194, Miss = 25890 (0.235), PendingHit = 18792 (0.171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 105619, Miss = 25787 (0.244), PendingHit = 18560 (0.176)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107068, Miss = 25801 (0.241), PendingHit = 18768 (0.175)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101024, Miss = 25534 (0.253), PendingHit = 17051 (0.169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106091, Miss = 25799 (0.243), PendingHit = 18669 (0.176)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 111833, Miss = 25883 (0.231), PendingHit = 18654 (0.167)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99498, Miss = 25547 (0.257), PendingHit = 16995 (0.171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108929, Miss = 25805 (0.237), PendingHit = 18640 (0.171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110169, Miss = 25878 (0.235), PendingHit = 18675 (0.17)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108076, Miss = 25811 (0.239), PendingHit = 18862 (0.175)
L2 Cache Total Miss Rate = 0.242
Stream 1: L2 Cache Miss Rate = 0.240
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 527526
Stream 1: Misses  = 126709
Stream 2: Accesses  = 747331
Stream 2: Misses  = 182362
Stream 1+2: Accesses  = 1274857
Stream 1+2: Misses  = 309071
Total Accesses  = 1274857
MPKI-CORES
CORE_L2MPKI_0	0.632
CORE_L2MPKI_1	0.446
CORE_L2MPKI_2	0.387
CORE_L2MPKI_3	0.378
CORE_L2MPKI_4	0.399
CORE_L2MPKI_5	0.359
CORE_L2MPKI_6	0.333
CORE_L2MPKI_7	0.370
CORE_L2MPKI_8	0.355
CORE_L2MPKI_9	0.421
CORE_L2MPKI_10	0.280
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.284
CORE_L2MPKI_14	0.267
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.284
CORE_L2MPKI_17	0.286
CORE_L2MPKI_18	0.257
CORE_L2MPKI_19	0.271
CORE_L2MPKI_20	0.256
CORE_L2MPKI_21	0.265
CORE_L2MPKI_22	0.286
CORE_L2MPKI_23	0.273
CORE_L2MPKI_24	0.254
CORE_L2MPKI_25	0.268
CORE_L2MPKI_26	0.263
CORE_L2MPKI_27	0.270
CORE_L2MPKI_28	0.285
CORE_L2MPKI_29	0.264
CORE_L2MPKI_30	0.264
CORE_L2MPKI_31	0.260
CORE_L2MPKI_32	0.272
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.279
CORE_L2MPKI_36	0.278
CORE_L2MPKI_37	0.275
CORE_L2MPKI_38	0.264
CORE_L2MPKI_39	0.273
CORE_L2MPKI_40	0.276
CORE_L2MPKI_41	0.259
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.279
CORE_L2MPKI_44	0.235
CORE_L2MPKI_45	0.272
CORE_L2MPKI_46	0.263
CORE_L2MPKI_47	0.274
CORE_L2MPKI_48	0.264
CORE_L2MPKI_49	0.261
CORE_L2MPKI_50	0.249
CORE_L2MPKI_51	0.249
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.245
CORE_L2MPKI_55	0.280
CORE_L2MPKI_56	0.279
CORE_L2MPKI_57	0.259
CORE_L2MPKI_58	0.260
CORE_L2MPKI_59	0.271
Avg_MPKI_Stream1= 0.317
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2290
CORE_MISSES_1	1341
CORE_MISSES_2	1292
CORE_MISSES_3	1039
CORE_MISSES_4	1318
CORE_MISSES_5	1052
CORE_MISSES_6	1064
CORE_MISSES_7	991
CORE_MISSES_8	1102
CORE_MISSES_9	1251
CORE_MISSES_10	5582
CORE_MISSES_11	5594
CORE_MISSES_12	5422
CORE_MISSES_13	5724
CORE_MISSES_14	5400
CORE_MISSES_15	5391
CORE_MISSES_16	5751
CORE_MISSES_17	5790
CORE_MISSES_18	5219
CORE_MISSES_19	5451
CORE_MISSES_20	5425
CORE_MISSES_21	5907
CORE_MISSES_22	5995
CORE_MISSES_23	6104
CORE_MISSES_24	5404
CORE_MISSES_25	6081
CORE_MISSES_26	5591
CORE_MISSES_27	6101
CORE_MISSES_28	6082
CORE_MISSES_29	5955
CORE_MISSES_30	6060
CORE_MISSES_31	5954
CORE_MISSES_32	6260
CORE_MISSES_33	6048
CORE_MISSES_34	6141
CORE_MISSES_35	6344
CORE_MISSES_36	6385
CORE_MISSES_37	6263
CORE_MISSES_38	6109
CORE_MISSES_39	6219
CORE_MISSES_40	6358
CORE_MISSES_41	5928
CORE_MISSES_42	6372
CORE_MISSES_43	6404
CORE_MISSES_44	5372
CORE_MISSES_45	6168
CORE_MISSES_46	6014
CORE_MISSES_47	6316
CORE_MISSES_48	5966
CORE_MISSES_49	5923
CORE_MISSES_50	5707
CORE_MISSES_51	5717
CORE_MISSES_52	5868
CORE_MISSES_53	5926
CORE_MISSES_54	5586
CORE_MISSES_55	6394
CORE_MISSES_56	6416
CORE_MISSES_57	5961
CORE_MISSES_58	5923
CORE_MISSES_59	6260
L2_MISSES = 309071
L2_total_cache_accesses = 1274857
L2_total_cache_misses = 309071
L2_total_cache_miss_rate = 0.2424
L2_total_cache_pending_hits = 219429
L2_total_cache_reservation_fails = 47470
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 153154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 207730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17283
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 177217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4924
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 954
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 720
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27292
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5001562
icnt_total_pkts_simt_to_mem=2010307
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      39.1924
gpu_ipc_2 =    1398.4082
gpu_tot_sim_cycle_stream_1 = 921592
gpu_tot_sim_cycle_stream_2 = 921389
gpu_sim_insn_1 = 36119420
gpu_sim_insn_2 = 1288477996
gpu_sim_cycle = 921595
gpu_sim_insn = 1324597416
gpu_ipc =    1437.2880
gpu_tot_sim_cycle = 921595
gpu_tot_sim_insn = 1324597416
gpu_tot_ipc =    1437.2880
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1457792
gpu_stall_icnt2sh    = 4809851
gpu_total_sim_rate=386067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25611079
	L1I_total_cache_misses = 70600
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25190
L1D_cache:
	L1D_cache_core[0]: Access = 8313, Miss = 5284, Miss_rate = 0.636, Pending_hits = 460, Reservation_fails = 74032
	L1D_cache_core[1]: Access = 7439, Miss = 4376, Miss_rate = 0.588, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 7732, Miss = 4976, Miss_rate = 0.644, Pending_hits = 458, Reservation_fails = 83905
	L1D_cache_core[3]: Access = 6731, Miss = 4450, Miss_rate = 0.661, Pending_hits = 337, Reservation_fails = 75017
	L1D_cache_core[4]: Access = 7766, Miss = 5049, Miss_rate = 0.650, Pending_hits = 429, Reservation_fails = 75506
	L1D_cache_core[5]: Access = 7375, Miss = 4581, Miss_rate = 0.621, Pending_hits = 396, Reservation_fails = 68206
	L1D_cache_core[6]: Access = 7559, Miss = 4867, Miss_rate = 0.644, Pending_hits = 480, Reservation_fails = 79681
	L1D_cache_core[7]: Access = 6686, Miss = 4417, Miss_rate = 0.661, Pending_hits = 365, Reservation_fails = 75523
	L1D_cache_core[8]: Access = 7352, Miss = 4799, Miss_rate = 0.653, Pending_hits = 359, Reservation_fails = 79313
	L1D_cache_core[9]: Access = 7292, Miss = 4726, Miss_rate = 0.648, Pending_hits = 378, Reservation_fails = 75259
	L1D_cache_core[10]: Access = 26616, Miss = 26348, Miss_rate = 0.990, Pending_hits = 58, Reservation_fails = 257095
	L1D_cache_core[11]: Access = 26502, Miss = 26252, Miss_rate = 0.991, Pending_hits = 27, Reservation_fails = 254924
	L1D_cache_core[12]: Access = 26346, Miss = 26048, Miss_rate = 0.989, Pending_hits = 38, Reservation_fails = 261878
	L1D_cache_core[13]: Access = 26906, Miss = 26684, Miss_rate = 0.992, Pending_hits = 21, Reservation_fails = 247142
	L1D_cache_core[14]: Access = 26858, Miss = 26543, Miss_rate = 0.988, Pending_hits = 42, Reservation_fails = 252357
	L1D_cache_core[15]: Access = 26237, Miss = 25986, Miss_rate = 0.990, Pending_hits = 20, Reservation_fails = 255148
	L1D_cache_core[16]: Access = 27384, Miss = 27089, Miss_rate = 0.989, Pending_hits = 23, Reservation_fails = 252385
	L1D_cache_core[17]: Access = 26456, Miss = 26210, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 254535
	L1D_cache_core[18]: Access = 26930, Miss = 26646, Miss_rate = 0.989, Pending_hits = 45, Reservation_fails = 252579
	L1D_cache_core[19]: Access = 26496, Miss = 26311, Miss_rate = 0.993, Pending_hits = 49, Reservation_fails = 257203
	L1D_cache_core[20]: Access = 26638, Miss = 26545, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 252775
	L1D_cache_core[21]: Access = 28818, Miss = 28757, Miss_rate = 0.998, Pending_hits = 33, Reservation_fails = 269339
	L1D_cache_core[22]: Access = 27527, Miss = 27442, Miss_rate = 0.997, Pending_hits = 33, Reservation_fails = 259017
	L1D_cache_core[23]: Access = 29018, Miss = 29000, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 270306
	L1D_cache_core[24]: Access = 27116, Miss = 27037, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 254631
	L1D_cache_core[25]: Access = 29732, Miss = 29707, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 263922
	L1D_cache_core[26]: Access = 27047, Miss = 26988, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 248932
	L1D_cache_core[27]: Access = 28487, Miss = 28471, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 264461
	L1D_cache_core[28]: Access = 26431, Miss = 26342, Miss_rate = 0.997, Pending_hits = 43, Reservation_fails = 254826
	L1D_cache_core[29]: Access = 28078, Miss = 28047, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 271647
	L1D_cache_core[30]: Access = 29092, Miss = 29062, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 267274
	L1D_cache_core[31]: Access = 28699, Miss = 28663, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 270040
	L1D_cache_core[32]: Access = 28552, Miss = 28510, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 264255
	L1D_cache_core[33]: Access = 28226, Miss = 28198, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 265204
	L1D_cache_core[34]: Access = 28510, Miss = 28486, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 262613
	L1D_cache_core[35]: Access = 28705, Miss = 28681, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 280405
	L1D_cache_core[36]: Access = 28579, Miss = 28571, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 270929
	L1D_cache_core[37]: Access = 28502, Miss = 28482, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 274695
	L1D_cache_core[38]: Access = 28913, Miss = 28883, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 267079
	L1D_cache_core[39]: Access = 28515, Miss = 28495, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 277012
	L1D_cache_core[40]: Access = 29388, Miss = 29361, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 277846
	L1D_cache_core[41]: Access = 28856, Miss = 28823, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 276669
	L1D_cache_core[42]: Access = 29305, Miss = 29274, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 271103
	L1D_cache_core[43]: Access = 28965, Miss = 28926, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 264675
	L1D_cache_core[44]: Access = 29229, Miss = 29206, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 276347
	L1D_cache_core[45]: Access = 28534, Miss = 28514, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 276260
	L1D_cache_core[46]: Access = 29023, Miss = 29003, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 274693
	L1D_cache_core[47]: Access = 28439, Miss = 28402, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 271084
	L1D_cache_core[48]: Access = 28850, Miss = 28826, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 279824
	L1D_cache_core[49]: Access = 28096, Miss = 28059, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 277100
	L1D_cache_core[50]: Access = 28509, Miss = 28480, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 270811
	L1D_cache_core[51]: Access = 29240, Miss = 29188, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 271178
	L1D_cache_core[52]: Access = 28198, Miss = 28162, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 269925
	L1D_cache_core[53]: Access = 28815, Miss = 28800, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 271886
	L1D_cache_core[54]: Access = 28166, Miss = 28129, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 274449
	L1D_cache_core[55]: Access = 29470, Miss = 29456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277127
	L1D_cache_core[56]: Access = 28683, Miss = 28659, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 265456
	L1D_cache_core[57]: Access = 29532, Miss = 29494, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 267400
	L1D_cache_core[58]: Access = 29142, Miss = 29108, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 276463
	L1D_cache_core[59]: Access = 28706, Miss = 28671, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 270635
	L1D_total_cache_accesses = 1483307
	L1D_total_cache_misses = 1452550
	L1D_total_cache_miss_rate = 0.9793
	L1D_total_cache_pending_hits = 5090
	L1D_total_cache_reservation_fails = 14061734
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3499739
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1073828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13308703
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3498535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 753031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25540479
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25190
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
71278, 31944, 2040, 2040, 2040, 2040, 2040, 2040, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 1602394816
gpgpu_n_tot_w_icount = 50074838
gpgpu_n_stall_shd_mem = 15197714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1073828
gpgpu_n_mem_write_global = 398043
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12214016
gpgpu_n_store_insn = 4017584
gpgpu_n_shmem_insn = 74482176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108184288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14991114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27661571	W0_Idle:16231664	W0_Scoreboard:15541183	W1:3280	W2:3080	W3:2880	W4:2680	W5:2480	W6:2280	W7:2080	W8:1880	W9:82404	W10:1480	W11:1280	W12:1080	W13:84012	W14:3322628	W15:400	W16:537820	W17:0	W18:246176	W19:0	W20:92904	W21:0	W22:0	W23:0	W24:6722394	W25:0	W26:253400	W27:0	W28:11263028	W29:0	W30:828352	W31:0	W32:26616840
Warp Occupancy Distribution:
Stall:11497744	W0_Idle:14948140	W0_Scoreboard:8174865	W1:3280	W2:3080	W3:2880	W4:2680	W5:2480	W6:2280	W7:2080	W8:1880	W9:30304	W10:1480	W11:1280	W12:1080	W13:30914	W14:1279724	W15:400	W16:446748	W17:0	W18:87192	W19:0	W20:32970	W21:0	W22:0	W23:0	W24:2523202	W25:0	W26:91596	W27:0	W28:4327561	W29:0	W30:317888	W31:0	W32:10778116
Warp Occupancy Distribution:
Stall:16163827	W0_Idle:1283524	W0_Scoreboard:7366318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:52100	W10:0	W11:0	W12:0	W13:53098	W14:2042904	W15:0	W16:91072	W17:0	W18:158984	W19:0	W20:59934	W21:0	W22:0	W23:0	W24:4199192	W25:0	W26:161804	W27:0	W28:6935467	W29:0	W30:510464	W31:0	W32:15838724
warp_utilization0: 0.457266
warp_utilization1: 0.365826
warp_utilization2: 0.548164
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8590624 {8:1073828,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30494104 {40:136192,72:165083,136:96768,}
traffic_breakdown_coretomem[INST_ACC_R] = 60376 {8:7547,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146040608 {136:1073828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3184312 {8:398039,}
traffic_breakdown_memtocore[INST_ACC_R] = 1025576 {136:7541,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 307 
averagemflatency_1 = 315 
averagemflatency_2= 300 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 921591 
mrq_lat_table:334000 	21680 	20583 	34958 	63423 	70482 	70348 	44189 	3672 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	622550 	718864 	125714 	4798 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	672175 	226362 	204522 	160324 	126474 	69694 	19069 	857 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115590 	849626 	108003 	669 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	177371 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	675 	1110 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107        99       113       107       109       114       105 
dram[1]:       107       117       103       105       102       100       108        98       105        98       112        97       108       110       103       107 
dram[2]:       103        98       106       107       108        96       115        99        99       101       109       103       113       108       103       105 
dram[3]:       119       110       106       104       101       101        99       108        98       104        99       109       109       100       109       106 
dram[4]:        98       103       105       101        99       109       100       110       101       105        97       117       107       113       107       106 
dram[5]:       108       112       104       105       106       105       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.192240 12.141115 12.894053 12.072790 12.129032 12.526882 11.411360 12.575188 10.368339  8.074031  9.840942  8.027871 10.718554  8.406799 10.293759  8.590362 
dram[1]: 11.534654 11.913559 10.833851 12.269231 10.729814 13.080979 12.757519 12.351301  8.035253  8.648101  7.776301  9.126943  8.572473  9.189048  8.015982  9.285904 
dram[2]: 12.217544 11.854949 11.830795 13.959596 10.760433 12.709434 11.891652 11.334471  8.239130  9.869955  7.971271  9.964339  8.509523 10.283334  8.236384 10.597792 
dram[3]: 11.023585 11.308064 11.036163 11.481116 11.471854 11.397351 11.742049 12.760829  8.551940  8.288300  8.364608  7.955732  8.988505  8.208625  8.961489  8.027586 
dram[4]: 11.840754 12.000000 13.262452 11.584026 12.866667 12.101046 11.736749 12.227687 10.220497  8.301453 10.829032  7.744887 11.184211  8.465171 10.288549  8.397634 
dram[5]: 12.309315 11.550247 11.107937 11.531148 11.471854 12.404676 13.441585 12.201466  8.310679  8.856589  8.588452  7.934832  9.212319  8.687192  8.219883  9.267287 
average row locality = 663398/65388 = 10.145562
average row locality_1 = 337232/42902 = 7.860519
average row locality_2 = 326166/22486 = 14.505292
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3645      3644      3603      3584      3604      3604      3729      3712      3744      3808      3755      3910      3773      3909      3798      3909 
dram[1]:      3642      3644      3602      3584      3604      3604      3710      3712      3816      3808      3868      3904      3872      3872      3882      3872 
dram[2]:      3642      3644      3602      3584      3604      3610      3710      3731      3806      3744      3906      3756      3909      3772      3908      3797 
dram[3]:      3642      3644      3602      3584      3604      3608      3710      3714      3806      3818      3902      3867      3872      3872      3872      3880 
dram[4]:      3642      3644      3602      3594      3605      3608      3728      3714      3744      3810      3757      3909      3774      3909      3801      3909 
dram[5]:      3624      3643      3604      3604      3604      3608      3712      3714      3816      3810      3867      3904      3872      3872      3883      3872 
total reads: 359208
bank skew: 3910/3584 = 1.09
chip skew: 60009/59725 = 1.00
number of total write accesses:
dram[0]:      3268      3325      3334      3382      3164      3386      2901      2978      2871      3063      2927      3291      3044      3263      2965      3221 
dram[1]:      3348      3385      3375      3434      3306      3342      3077      2933      3022      3024      3154      3142      3166      3176      3140      3111 
dram[2]:      3322      3303      3390      3326      3358      3126      2985      2911      3016      2859      3308      2950      3240      3015      3200      2922 
dram[3]:      3369      3367      3417      3408      3325      3276      2936      3062      3027      3053      3141      3142      3166      3171      3109      3104 
dram[4]:      3273      3316      3321      3368      3150      3338      2915      2999      2838      3047      2957      3286      3026      3262      2938      3187 
dram[5]:      3380      3368      3394      3430      3325      3289      3076      2948      3032      3045      3124      3158      3157      3182      3145      3097 
total reads: 304193
bank skew: 3434/2838 = 1.21
chip skew: 51150/50221 = 1.02
average mf latency per bank:
dram[0]:        570       610       570       608       591       616       717       747       662       687       638       676       650       687       628       652
dram[1]:        686       585       704       582       720       600       841       724       757       653       774       655       777       652       740       636
dram[2]:        619       577       617       582       626       621       762       748       698       689       667       667       687       685       671       653
dram[3]:        601       718       606       733       621       754       733       892       660       804       658       818       650       817       645       779
dram[4]:        546       640       548       651       575       656       705       792       663       711       639       704       650       717       615       683
dram[5]:        674       642       683       633       701       661       825       799       760       690       774       691       784       679       741       675
maximum mf latency per bank:
dram[0]:       1488      1448      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1286      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1440      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=997863 n_act=10527 n_pre=10511 n_req=91949 n_req_1=3892 n_req_2=88057 n_req_3=0 n_rd=119460 n_write=78144 bw_util=0.2651 bw_util_1=0.01148 bw_util_2=0.2537 bw_util_3=0 blp=2.368459 blp_1= 1.260676 blp_2= 1.983549 blp_3= -nan
 n_activity=964654 dram_eff=0.3344 dram_eff_1=0.01447 dram_eff_2=0.3199 dram_eff_3=0
bk0: 7290a 1090690i bk1: 7288a 1086911i bk2: 7206a 1090595i bk3: 7168a 1086299i bk4: 7208a 1091136i bk5: 7208a 1088277i bk6: 7458a 1093193i bk7: 7424a 1094229i bk8: 7488a 1099628i bk9: 7616a 1091370i bk10: 7510a 1094703i bk11: 7820a 1082561i bk12: 7546a 1089380i bk13: 7816a 1082673i bk14: 7596a 1088563i bk15: 7818a 1079998i 
bw_dist = 0.011	0.254	0.000	0.528	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69328
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994824 n_act=11189 n_pre=11173 n_req=92535 n_req_1=3927 n_req_2=88608 n_req_3=0 n_rd=119992 n_write=79327 bw_util=0.2665 bw_util_1=0.01179 bw_util_2=0.2548 bw_util_3=0 blp=2.391974 blp_1= 1.201090 blp_2= 1.998739 blp_3= -nan
 n_activity=967010 dram_eff=0.3353 dram_eff_1=0.01483 dram_eff_2=0.3205 dram_eff_3=0
bk0: 7284a 1089216i bk1: 7288a 1085710i bk2: 7204a 1085867i bk3: 7168a 1082771i bk4: 7208a 1088938i bk5: 7208a 1088910i bk6: 7420a 1096257i bk7: 7424a 1092089i bk8: 7632a 1092935i bk9: 7616a 1091960i bk10: 7736a 1085402i bk11: 7808a 1085669i bk12: 7744a 1084259i bk13: 7744a 1085733i bk14: 7764a 1079319i bk15: 7744a 1084047i 
bw_dist = 0.012	0.255	0.000	0.528	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.61407
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=997824 n_act=10640 n_pre=10624 n_req=91820 n_req_1=3892 n_req_2=87928 n_req_3=0 n_rd=119448 n_write=77969 bw_util=0.2649 bw_util_1=0.01146 bw_util_2=0.2535 bw_util_3=0 blp=2.354663 blp_1= 1.272779 blp_2= 1.972761 blp_3= -nan
 n_activity=965493 dram_eff=0.3338 dram_eff_1=0.01444 dram_eff_2=0.3194 dram_eff_3=0
bk0: 7284a 1090217i bk1: 7288a 1086587i bk2: 7204a 1088528i bk3: 7168a 1089286i bk4: 7208a 1090403i bk5: 7220a 1090201i bk6: 7420a 1098055i bk7: 7462a 1092289i bk8: 7612a 1094331i bk9: 7488a 1094856i bk10: 7812a 1087387i bk11: 7512a 1091181i bk12: 7816a 1085463i bk13: 7544a 1088084i bk14: 7816a 1082494i bk15: 7594a 1086013i 
bw_dist = 0.011	0.253	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70162
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994322 n_act=11447 n_pre=11431 n_req=92403 n_req_1=3933 n_req_2=88470 n_req_3=0 n_rd=119994 n_write=79311 bw_util=0.2663 bw_util_1=0.0118 bw_util_2=0.2545 bw_util_3=0 blp=2.398209 blp_1= 1.202024 blp_2= 1.999443 blp_3= -nan
 n_activity=971582 dram_eff=0.3334 dram_eff_1=0.01477 dram_eff_2=0.3186 dram_eff_3=0
bk0: 7284a 1088045i bk1: 7288a 1083562i bk2: 7204a 1085174i bk3: 7168a 1080138i bk4: 7208a 1087919i bk5: 7216a 1087009i bk6: 7420a 1095270i bk7: 7428a 1092115i bk8: 7612a 1095515i bk9: 7636a 1089395i bk10: 7804a 1088414i bk11: 7734a 1082752i bk12: 7744a 1087026i bk13: 7744a 1080027i bk14: 7744a 1085746i bk15: 7760a 1076371i 
bw_dist = 0.012	0.254	0.000	0.532	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60324
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=998138 n_act=10473 n_pre=10458 n_req=91823 n_req_1=3918 n_req_2=87905 n_req_3=0 n_rd=119498 n_write=77938 bw_util=0.2649 bw_util_1=0.01154 bw_util_2=0.2534 bw_util_3=0 blp=2.374189 blp_1= 1.265974 blp_2= 1.992555 blp_3= -nan
 n_activity=963136 dram_eff=0.3346 dram_eff_1=0.01458 dram_eff_2=0.32 dram_eff_3=0
bk0: 7284a 1090141i bk1: 7288a 1086269i bk2: 7204a 1089994i bk3: 7188a 1083477i bk4: 7210a 1091481i bk5: 7216a 1088277i bk6: 7456a 1093803i bk7: 7428a 1095657i bk8: 7488a 1100449i bk9: 7620a 1092078i bk10: 7514a 1096168i bk11: 7818a 1081773i bk12: 7548a 1092728i bk13: 7816a 1080751i bk14: 7602a 1088136i bk15: 7818a 1078664i 
bw_dist = 0.012	0.253	0.000	0.527	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6622
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994925 n_act=11111 n_pre=11095 n_req=92584 n_req_1=3903 n_req_2=88681 n_req_3=0 n_rd=120018 n_write=79356 bw_util=0.2667 bw_util_1=0.01171 bw_util_2=0.255 bw_util_3=0 blp=2.410657 blp_1= 1.196487 blp_2= 2.017533 blp_3= -nan
 n_activity=966439 dram_eff=0.3357 dram_eff_1=0.01474 dram_eff_2=0.321 dram_eff_3=0
bk0: 7248a 1087892i bk1: 7286a 1085450i bk2: 7208a 1085909i bk3: 7208a 1082102i bk4: 7208a 1087250i bk5: 7216a 1088231i bk6: 7424a 1095186i bk7: 7428a 1093263i bk8: 7632a 1091222i bk9: 7620a 1092220i bk10: 7734a 1087417i bk11: 7808a 1081400i bk12: 7744a 1085106i bk13: 7744a 1082454i bk14: 7766a 1080728i bk15: 7744a 1084347i 
bw_dist = 0.012	0.255	0.000	0.528	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115397, Miss = 29651, Miss_rate = 0.257, Pending_hits = 19853, Reservation_fails = 4357
L2_cache_bank[1]: Access = 124302, Miss = 30080, Miss_rate = 0.242, Pending_hits = 21942, Reservation_fails = 4314
L2_cache_bank[2]: Access = 127476, Miss = 29996, Miss_rate = 0.235, Pending_hits = 22095, Reservation_fails = 4469
L2_cache_bank[3]: Access = 122752, Miss = 30000, Miss_rate = 0.244, Pending_hits = 21739, Reservation_fails = 3465
L2_cache_bank[4]: Access = 124721, Miss = 30088, Miss_rate = 0.241, Pending_hits = 22061, Reservation_fails = 5129
L2_cache_bank[5]: Access = 116989, Miss = 29638, Miss_rate = 0.253, Pending_hits = 19740, Reservation_fails = 5219
L2_cache_bank[6]: Access = 123275, Miss = 30010, Miss_rate = 0.243, Pending_hits = 21784, Reservation_fails = 3579
L2_cache_bank[7]: Access = 129400, Miss = 29987, Miss_rate = 0.232, Pending_hits = 21951, Reservation_fails = 4620
L2_cache_bank[8]: Access = 115197, Miss = 29653, Miss_rate = 0.257, Pending_hits = 19664, Reservation_fails = 4131
L2_cache_bank[9]: Access = 126914, Miss = 30097, Miss_rate = 0.237, Pending_hits = 21907, Reservation_fails = 5034
L2_cache_bank[10]: Access = 127450, Miss = 29982, Miss_rate = 0.235, Pending_hits = 21942, Reservation_fails = 5445
L2_cache_bank[11]: Access = 125603, Miss = 30028, Miss_rate = 0.239, Pending_hits = 22073, Reservation_fails = 5790
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115397, Miss = 29651 (0.257), PendingHit = 19853 (0.172)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124302, Miss = 30080 (0.242), PendingHit = 21942 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 127476, Miss = 29996 (0.235), PendingHit = 22095 (0.173)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122752, Miss = 30000 (0.244), PendingHit = 21739 (0.177)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124721, Miss = 30088 (0.241), PendingHit = 22061 (0.177)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116989, Miss = 29638 (0.253), PendingHit = 19740 (0.169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123275, Miss = 30010 (0.243), PendingHit = 21784 (0.177)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129400, Miss = 29987 (0.232), PendingHit = 21951 (0.17)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115197, Miss = 29653 (0.257), PendingHit = 19664 (0.171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126914, Miss = 30097 (0.237), PendingHit = 21907 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 127450, Miss = 29982 (0.235), PendingHit = 21942 (0.172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125603, Miss = 30028 (0.239), PendingHit = 22073 (0.176)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 613724
Stream 1: Misses  = 148026
Stream 2: Accesses  = 865752
Stream 2: Misses  = 211184
Stream 1+2: Accesses  = 1479476
Stream 1+2: Misses  = 359210
Total Accesses  = 1479476
MPKI-CORES
CORE_L2MPKI_0	0.631
CORE_L2MPKI_1	0.449
CORE_L2MPKI_2	0.379
CORE_L2MPKI_3	0.383
CORE_L2MPKI_4	0.402
CORE_L2MPKI_5	0.368
CORE_L2MPKI_6	0.336
CORE_L2MPKI_7	0.379
CORE_L2MPKI_8	0.358
CORE_L2MPKI_9	0.431
CORE_L2MPKI_10	0.273
CORE_L2MPKI_11	0.277
CORE_L2MPKI_12	0.275
CORE_L2MPKI_13	0.275
CORE_L2MPKI_14	0.268
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.277
CORE_L2MPKI_17	0.291
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.272
CORE_L2MPKI_20	0.257
CORE_L2MPKI_21	0.261
CORE_L2MPKI_22	0.278
CORE_L2MPKI_23	0.274
CORE_L2MPKI_24	0.262
CORE_L2MPKI_25	0.267
CORE_L2MPKI_26	0.262
CORE_L2MPKI_27	0.276
CORE_L2MPKI_28	0.281
CORE_L2MPKI_29	0.266
CORE_L2MPKI_30	0.263
CORE_L2MPKI_31	0.265
CORE_L2MPKI_32	0.268
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.274
CORE_L2MPKI_36	0.271
CORE_L2MPKI_37	0.267
CORE_L2MPKI_38	0.265
CORE_L2MPKI_39	0.269
CORE_L2MPKI_40	0.275
CORE_L2MPKI_41	0.253
CORE_L2MPKI_42	0.277
CORE_L2MPKI_43	0.280
CORE_L2MPKI_44	0.244
CORE_L2MPKI_45	0.271
CORE_L2MPKI_46	0.275
CORE_L2MPKI_47	0.275
CORE_L2MPKI_48	0.261
CORE_L2MPKI_49	0.259
CORE_L2MPKI_50	0.257
CORE_L2MPKI_51	0.253
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.248
CORE_L2MPKI_55	0.274
CORE_L2MPKI_56	0.282
CORE_L2MPKI_57	0.260
CORE_L2MPKI_58	0.266
CORE_L2MPKI_59	0.264
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2507
CORE_MISSES_1	1375
CORE_MISSES_2	1371
CORE_MISSES_3	1103
CORE_MISSES_4	1435
CORE_MISSES_5	1117
CORE_MISSES_6	1163
CORE_MISSES_7	1055
CORE_MISSES_8	1198
CORE_MISSES_9	1388
CORE_MISSES_10	6472
CORE_MISSES_11	6661
CORE_MISSES_12	6532
CORE_MISSES_13	6590
CORE_MISSES_14	6438
CORE_MISSES_15	6423
CORE_MISSES_16	6665
CORE_MISSES_17	7011
CORE_MISSES_18	6222
CORE_MISSES_19	6507
CORE_MISSES_20	6433
CORE_MISSES_21	6813
CORE_MISSES_22	6852
CORE_MISSES_23	7166
CORE_MISSES_24	6568
CORE_MISSES_25	7068
CORE_MISSES_26	6557
CORE_MISSES_27	7264
CORE_MISSES_28	7058
CORE_MISSES_29	7014
CORE_MISSES_30	6988
CORE_MISSES_31	7051
CORE_MISSES_32	7132
CORE_MISSES_33	6989
CORE_MISSES_34	7270
CORE_MISSES_35	7214
CORE_MISSES_36	7228
CORE_MISSES_37	7045
CORE_MISSES_38	7091
CORE_MISSES_39	7095
CORE_MISSES_40	7325
CORE_MISSES_41	6688
CORE_MISSES_42	7324
CORE_MISSES_43	7486
CORE_MISSES_44	6458
CORE_MISSES_45	7140
CORE_MISSES_46	7259
CORE_MISSES_47	7309
CORE_MISSES_48	6831
CORE_MISSES_49	6792
CORE_MISSES_50	6787
CORE_MISSES_51	6724
CORE_MISSES_52	6762
CORE_MISSES_53	6826
CORE_MISSES_54	6576
CORE_MISSES_55	7234
CORE_MISSES_56	7546
CORE_MISSES_57	6923
CORE_MISSES_58	7039
CORE_MISSES_59	7052
L2_MISSES = 359210
L2_total_cache_accesses = 1479476
L2_total_cache_misses = 359210
L2_total_cache_miss_rate = 0.2428
L2_total_cache_pending_hits = 256751
L2_total_cache_reservation_fails = 55552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 653736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 178980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 241112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19998
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 204136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 831
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32224
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5805064
icnt_total_pkts_simt_to_mem=2332908
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      39.1924
gpu_ipc_2 =    1398.4082
gpu_tot_sim_cycle_stream_1 = 921592
gpu_tot_sim_cycle_stream_2 = 921389
gpu_sim_insn_1 = 36119420
gpu_sim_insn_2 = 1288477996
gpu_sim_cycle = 921595
gpu_sim_insn = 1324597416
gpu_ipc =    1437.2880
gpu_tot_sim_cycle = 921595
gpu_tot_sim_insn = 1324597416
gpu_tot_ipc =    1437.2880
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1457792
gpu_stall_icnt2sh    = 4809851
gpu_total_sim_rate=386067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25611079
	L1I_total_cache_misses = 70600
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 25190
L1D_cache:
	L1D_cache_core[0]: Access = 8313, Miss = 5284, Miss_rate = 0.636, Pending_hits = 460, Reservation_fails = 74032
	L1D_cache_core[1]: Access = 7439, Miss = 4376, Miss_rate = 0.588, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 7732, Miss = 4976, Miss_rate = 0.644, Pending_hits = 458, Reservation_fails = 83905
	L1D_cache_core[3]: Access = 6731, Miss = 4450, Miss_rate = 0.661, Pending_hits = 337, Reservation_fails = 75017
	L1D_cache_core[4]: Access = 7766, Miss = 5049, Miss_rate = 0.650, Pending_hits = 429, Reservation_fails = 75506
	L1D_cache_core[5]: Access = 7375, Miss = 4581, Miss_rate = 0.621, Pending_hits = 396, Reservation_fails = 68206
	L1D_cache_core[6]: Access = 7559, Miss = 4867, Miss_rate = 0.644, Pending_hits = 480, Reservation_fails = 79681
	L1D_cache_core[7]: Access = 6686, Miss = 4417, Miss_rate = 0.661, Pending_hits = 365, Reservation_fails = 75523
	L1D_cache_core[8]: Access = 7352, Miss = 4799, Miss_rate = 0.653, Pending_hits = 359, Reservation_fails = 79313
	L1D_cache_core[9]: Access = 7292, Miss = 4726, Miss_rate = 0.648, Pending_hits = 378, Reservation_fails = 75259
	L1D_cache_core[10]: Access = 26616, Miss = 26348, Miss_rate = 0.990, Pending_hits = 58, Reservation_fails = 257095
	L1D_cache_core[11]: Access = 26502, Miss = 26252, Miss_rate = 0.991, Pending_hits = 27, Reservation_fails = 254924
	L1D_cache_core[12]: Access = 26346, Miss = 26048, Miss_rate = 0.989, Pending_hits = 38, Reservation_fails = 261878
	L1D_cache_core[13]: Access = 26906, Miss = 26684, Miss_rate = 0.992, Pending_hits = 21, Reservation_fails = 247142
	L1D_cache_core[14]: Access = 26858, Miss = 26543, Miss_rate = 0.988, Pending_hits = 42, Reservation_fails = 252357
	L1D_cache_core[15]: Access = 26237, Miss = 25986, Miss_rate = 0.990, Pending_hits = 20, Reservation_fails = 255148
	L1D_cache_core[16]: Access = 27384, Miss = 27089, Miss_rate = 0.989, Pending_hits = 23, Reservation_fails = 252385
	L1D_cache_core[17]: Access = 26456, Miss = 26210, Miss_rate = 0.991, Pending_hits = 36, Reservation_fails = 254535
	L1D_cache_core[18]: Access = 26930, Miss = 26646, Miss_rate = 0.989, Pending_hits = 45, Reservation_fails = 252579
	L1D_cache_core[19]: Access = 26496, Miss = 26311, Miss_rate = 0.993, Pending_hits = 49, Reservation_fails = 257203
	L1D_cache_core[20]: Access = 26638, Miss = 26545, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 252775
	L1D_cache_core[21]: Access = 28818, Miss = 28757, Miss_rate = 0.998, Pending_hits = 33, Reservation_fails = 269339
	L1D_cache_core[22]: Access = 27527, Miss = 27442, Miss_rate = 0.997, Pending_hits = 33, Reservation_fails = 259017
	L1D_cache_core[23]: Access = 29018, Miss = 29000, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 270306
	L1D_cache_core[24]: Access = 27116, Miss = 27037, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 254631
	L1D_cache_core[25]: Access = 29732, Miss = 29707, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 263922
	L1D_cache_core[26]: Access = 27047, Miss = 26988, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 248932
	L1D_cache_core[27]: Access = 28487, Miss = 28471, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 264461
	L1D_cache_core[28]: Access = 26431, Miss = 26342, Miss_rate = 0.997, Pending_hits = 43, Reservation_fails = 254826
	L1D_cache_core[29]: Access = 28078, Miss = 28047, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 271647
	L1D_cache_core[30]: Access = 29092, Miss = 29062, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 267274
	L1D_cache_core[31]: Access = 28699, Miss = 28663, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 270040
	L1D_cache_core[32]: Access = 28552, Miss = 28510, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 264255
	L1D_cache_core[33]: Access = 28226, Miss = 28198, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 265204
	L1D_cache_core[34]: Access = 28510, Miss = 28486, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 262613
	L1D_cache_core[35]: Access = 28705, Miss = 28681, Miss_rate = 0.999, Pending_hits = 4, Reservation_fails = 280405
	L1D_cache_core[36]: Access = 28579, Miss = 28571, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 270929
	L1D_cache_core[37]: Access = 28502, Miss = 28482, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 274695
	L1D_cache_core[38]: Access = 28913, Miss = 28883, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 267079
	L1D_cache_core[39]: Access = 28515, Miss = 28495, Miss_rate = 0.999, Pending_hits = 5, Reservation_fails = 277012
	L1D_cache_core[40]: Access = 29388, Miss = 29361, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 277846
	L1D_cache_core[41]: Access = 28856, Miss = 28823, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 276669
	L1D_cache_core[42]: Access = 29305, Miss = 29274, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 271103
	L1D_cache_core[43]: Access = 28965, Miss = 28926, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 264675
	L1D_cache_core[44]: Access = 29229, Miss = 29206, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 276347
	L1D_cache_core[45]: Access = 28534, Miss = 28514, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 276260
	L1D_cache_core[46]: Access = 29023, Miss = 29003, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 274693
	L1D_cache_core[47]: Access = 28439, Miss = 28402, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 271084
	L1D_cache_core[48]: Access = 28850, Miss = 28826, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 279824
	L1D_cache_core[49]: Access = 28096, Miss = 28059, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 277100
	L1D_cache_core[50]: Access = 28509, Miss = 28480, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 270811
	L1D_cache_core[51]: Access = 29240, Miss = 29188, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 271178
	L1D_cache_core[52]: Access = 28198, Miss = 28162, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 269925
	L1D_cache_core[53]: Access = 28815, Miss = 28800, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 271886
	L1D_cache_core[54]: Access = 28166, Miss = 28129, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 274449
	L1D_cache_core[55]: Access = 29470, Miss = 29456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277127
	L1D_cache_core[56]: Access = 28683, Miss = 28659, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 265456
	L1D_cache_core[57]: Access = 29532, Miss = 29494, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 267400
	L1D_cache_core[58]: Access = 29142, Miss = 29108, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 276463
	L1D_cache_core[59]: Access = 28706, Miss = 28671, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 270635
	L1D_total_cache_accesses = 1483307
	L1D_total_cache_misses = 1452550
	L1D_total_cache_miss_rate = 0.9793
	L1D_total_cache_pending_hits = 5090
	L1D_total_cache_reservation_fails = 14061734
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3499739
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1073828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13308703
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3498535
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 753031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25540479
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25190
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
71278, 31944, 2040, 2040, 2040, 2040, 2040, 2040, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1836, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1632, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 1602394816
gpgpu_n_tot_w_icount = 50074838
gpgpu_n_stall_shd_mem = 15197714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1073828
gpgpu_n_mem_write_global = 398043
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12214016
gpgpu_n_store_insn = 4017584
gpgpu_n_shmem_insn = 74482176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108184288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204960
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14991114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27661571	W0_Idle:16231664	W0_Scoreboard:15541183	W1:3280	W2:3080	W3:2880	W4:2680	W5:2480	W6:2280	W7:2080	W8:1880	W9:82404	W10:1480	W11:1280	W12:1080	W13:84012	W14:3322628	W15:400	W16:537820	W17:0	W18:246176	W19:0	W20:92904	W21:0	W22:0	W23:0	W24:6722394	W25:0	W26:253400	W27:0	W28:11263028	W29:0	W30:828352	W31:0	W32:26616840
Warp Occupancy Distribution:
Stall:11497744	W0_Idle:14948140	W0_Scoreboard:8174865	W1:3280	W2:3080	W3:2880	W4:2680	W5:2480	W6:2280	W7:2080	W8:1880	W9:30304	W10:1480	W11:1280	W12:1080	W13:30914	W14:1279724	W15:400	W16:446748	W17:0	W18:87192	W19:0	W20:32970	W21:0	W22:0	W23:0	W24:2523202	W25:0	W26:91596	W27:0	W28:4327561	W29:0	W30:317888	W31:0	W32:10778116
Warp Occupancy Distribution:
Stall:16163827	W0_Idle:1283524	W0_Scoreboard:7366318	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:52100	W10:0	W11:0	W12:0	W13:53098	W14:2042904	W15:0	W16:91072	W17:0	W18:158984	W19:0	W20:59934	W21:0	W22:0	W23:0	W24:4199192	W25:0	W26:161804	W27:0	W28:6935467	W29:0	W30:510464	W31:0	W32:15838724
warp_utilization0: 0.457266
warp_utilization1: 0.365826
warp_utilization2: 0.548164
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8590624 {8:1073828,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30494104 {40:136192,72:165083,136:96768,}
traffic_breakdown_coretomem[INST_ACC_R] = 60376 {8:7547,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146040608 {136:1073828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3184312 {8:398039,}
traffic_breakdown_memtocore[INST_ACC_R] = 1025576 {136:7541,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 307 
averagemflatency_1 = 315 
averagemflatency_2= 300 
averagemrqlatency_1 = 19 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 921591 
mrq_lat_table:334000 	21680 	20583 	34958 	63423 	70482 	70348 	44189 	3672 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	622550 	718864 	125714 	4798 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	672175 	226362 	204522 	160324 	126474 	69694 	19069 	857 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	115590 	849626 	108003 	669 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	177371 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	675 	1110 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107        99       113       107       109       114       105 
dram[1]:       107       117       103       105       102       100       108        98       105        98       112        97       108       110       103       107 
dram[2]:       103        98       106       107       108        96       115        99        99       101       109       103       113       108       103       105 
dram[3]:       119       110       106       104       101       101        99       108        98       104        99       109       109       100       109       106 
dram[4]:        98       103       105       101        99       109       100       110       101       105        97       117       107       113       107       106 
dram[5]:       108       112       104       105       106       105       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12500     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.192240 12.141115 12.894053 12.072790 12.129032 12.526882 11.411360 12.575188 10.368339  8.074031  9.840942  8.027871 10.718554  8.406799 10.293759  8.590362 
dram[1]: 11.534654 11.913559 10.833851 12.269231 10.729814 13.080979 12.757519 12.351301  8.035253  8.648101  7.776301  9.126943  8.572473  9.189048  8.015982  9.285904 
dram[2]: 12.217544 11.854949 11.830795 13.959596 10.760433 12.709434 11.891652 11.334471  8.239130  9.869955  7.971271  9.964339  8.509523 10.283334  8.236384 10.597792 
dram[3]: 11.023585 11.308064 11.036163 11.481116 11.471854 11.397351 11.742049 12.760829  8.551940  8.288300  8.364608  7.955732  8.988505  8.208625  8.961489  8.027586 
dram[4]: 11.840754 12.000000 13.262452 11.584026 12.866667 12.101046 11.736749 12.227687 10.220497  8.301453 10.829032  7.744887 11.184211  8.465171 10.288549  8.397634 
dram[5]: 12.309315 11.550247 11.107937 11.531148 11.471854 12.404676 13.441585 12.201466  8.310679  8.856589  8.588452  7.934832  9.212319  8.687192  8.219883  9.267287 
average row locality = 663398/65388 = 10.145562
average row locality_1 = 337232/42902 = 7.860519
average row locality_2 = 326166/22486 = 14.505292
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3645      3644      3603      3584      3604      3604      3729      3712      3744      3808      3755      3910      3773      3909      3798      3909 
dram[1]:      3642      3644      3602      3584      3604      3604      3710      3712      3816      3808      3868      3904      3872      3872      3882      3872 
dram[2]:      3642      3644      3602      3584      3604      3610      3710      3731      3806      3744      3906      3756      3909      3772      3908      3797 
dram[3]:      3642      3644      3602      3584      3604      3608      3710      3714      3806      3818      3902      3867      3872      3872      3872      3880 
dram[4]:      3642      3644      3602      3594      3605      3608      3728      3714      3744      3810      3757      3909      3774      3909      3801      3909 
dram[5]:      3624      3643      3604      3604      3604      3608      3712      3714      3816      3810      3867      3904      3872      3872      3883      3872 
total reads: 359208
bank skew: 3910/3584 = 1.09
chip skew: 60009/59725 = 1.00
number of total write accesses:
dram[0]:      3268      3325      3334      3382      3164      3386      2901      2978      2871      3063      2927      3291      3044      3263      2965      3221 
dram[1]:      3348      3385      3375      3434      3306      3342      3077      2933      3022      3024      3154      3142      3166      3176      3140      3111 
dram[2]:      3322      3303      3390      3326      3358      3126      2985      2911      3016      2859      3308      2950      3240      3015      3200      2922 
dram[3]:      3369      3367      3417      3408      3325      3276      2936      3062      3027      3053      3141      3142      3166      3171      3109      3104 
dram[4]:      3273      3316      3321      3368      3150      3338      2915      2999      2838      3047      2957      3286      3026      3262      2938      3187 
dram[5]:      3380      3368      3394      3430      3325      3289      3076      2948      3032      3045      3124      3158      3157      3182      3145      3097 
total reads: 304193
bank skew: 3434/2838 = 1.21
chip skew: 51150/50221 = 1.02
average mf latency per bank:
dram[0]:        570       610       570       608       591       616       717       747       662       687       638       676       650       687       628       652
dram[1]:        686       585       704       582       720       600       841       724       757       653       774       655       777       652       740       636
dram[2]:        619       577       617       582       626       621       762       748       698       689       667       667       687       685       671       653
dram[3]:        601       718       606       733       621       754       733       892       660       804       658       818       650       817       645       779
dram[4]:        546       640       548       651       575       656       705       792       663       711       639       704       650       717       615       683
dram[5]:        674       642       683       633       701       661       825       799       760       690       774       691       784       679       741       675
maximum mf latency per bank:
dram[0]:       1488      1448      1760      1383      1768      1565      1469      1487      2081      1643      1626      1315      1703      1286      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1379      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1321      1674      1366      1876      1163      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1440      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1376      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=997863 n_act=10527 n_pre=10511 n_req=91949 n_req_1=3892 n_req_2=88057 n_req_3=0 n_rd=119460 n_write=78144 bw_util=0.2651 bw_util_1=0.01148 bw_util_2=0.2537 bw_util_3=0 blp=2.368459 blp_1= 1.260676 blp_2= 1.983549 blp_3= -nan
 n_activity=964654 dram_eff=0.3344 dram_eff_1=0.01447 dram_eff_2=0.3199 dram_eff_3=0
bk0: 7290a 1090690i bk1: 7288a 1086911i bk2: 7206a 1090595i bk3: 7168a 1086299i bk4: 7208a 1091136i bk5: 7208a 1088277i bk6: 7458a 1093193i bk7: 7424a 1094229i bk8: 7488a 1099628i bk9: 7616a 1091370i bk10: 7510a 1094703i bk11: 7820a 1082561i bk12: 7546a 1089380i bk13: 7816a 1082673i bk14: 7596a 1088563i bk15: 7818a 1079998i 
bw_dist = 0.011	0.254	0.000	0.528	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69328
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994824 n_act=11189 n_pre=11173 n_req=92535 n_req_1=3927 n_req_2=88608 n_req_3=0 n_rd=119992 n_write=79327 bw_util=0.2665 bw_util_1=0.01179 bw_util_2=0.2548 bw_util_3=0 blp=2.391974 blp_1= 1.201090 blp_2= 1.998739 blp_3= -nan
 n_activity=967010 dram_eff=0.3353 dram_eff_1=0.01483 dram_eff_2=0.3205 dram_eff_3=0
bk0: 7284a 1089216i bk1: 7288a 1085710i bk2: 7204a 1085867i bk3: 7168a 1082771i bk4: 7208a 1088938i bk5: 7208a 1088910i bk6: 7420a 1096257i bk7: 7424a 1092089i bk8: 7632a 1092935i bk9: 7616a 1091960i bk10: 7736a 1085402i bk11: 7808a 1085669i bk12: 7744a 1084259i bk13: 7744a 1085733i bk14: 7764a 1079319i bk15: 7744a 1084047i 
bw_dist = 0.012	0.255	0.000	0.528	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.61407
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=997824 n_act=10640 n_pre=10624 n_req=91820 n_req_1=3892 n_req_2=87928 n_req_3=0 n_rd=119448 n_write=77969 bw_util=0.2649 bw_util_1=0.01146 bw_util_2=0.2535 bw_util_3=0 blp=2.354663 blp_1= 1.272779 blp_2= 1.972761 blp_3= -nan
 n_activity=965493 dram_eff=0.3338 dram_eff_1=0.01444 dram_eff_2=0.3194 dram_eff_3=0
bk0: 7284a 1090217i bk1: 7288a 1086587i bk2: 7204a 1088528i bk3: 7168a 1089286i bk4: 7208a 1090403i bk5: 7220a 1090201i bk6: 7420a 1098055i bk7: 7462a 1092289i bk8: 7612a 1094331i bk9: 7488a 1094856i bk10: 7812a 1087387i bk11: 7512a 1091181i bk12: 7816a 1085463i bk13: 7544a 1088084i bk14: 7816a 1082494i bk15: 7594a 1086013i 
bw_dist = 0.011	0.253	0.000	0.529	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70162
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994322 n_act=11447 n_pre=11431 n_req=92403 n_req_1=3933 n_req_2=88470 n_req_3=0 n_rd=119994 n_write=79311 bw_util=0.2663 bw_util_1=0.0118 bw_util_2=0.2545 bw_util_3=0 blp=2.398209 blp_1= 1.202024 blp_2= 1.999443 blp_3= -nan
 n_activity=971582 dram_eff=0.3334 dram_eff_1=0.01477 dram_eff_2=0.3186 dram_eff_3=0
bk0: 7284a 1088045i bk1: 7288a 1083562i bk2: 7204a 1085174i bk3: 7168a 1080138i bk4: 7208a 1087919i bk5: 7216a 1087009i bk6: 7420a 1095270i bk7: 7428a 1092115i bk8: 7612a 1095515i bk9: 7636a 1089395i bk10: 7804a 1088414i bk11: 7734a 1082752i bk12: 7744a 1087026i bk13: 7744a 1080027i bk14: 7744a 1085746i bk15: 7760a 1076371i 
bw_dist = 0.012	0.254	0.000	0.532	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60324
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=998138 n_act=10473 n_pre=10458 n_req=91823 n_req_1=3918 n_req_2=87905 n_req_3=0 n_rd=119498 n_write=77938 bw_util=0.2649 bw_util_1=0.01154 bw_util_2=0.2534 bw_util_3=0 blp=2.374189 blp_1= 1.265974 blp_2= 1.992555 blp_3= -nan
 n_activity=963136 dram_eff=0.3346 dram_eff_1=0.01458 dram_eff_2=0.32 dram_eff_3=0
bk0: 7284a 1090141i bk1: 7288a 1086269i bk2: 7204a 1089994i bk3: 7188a 1083477i bk4: 7210a 1091481i bk5: 7216a 1088277i bk6: 7456a 1093803i bk7: 7428a 1095657i bk8: 7488a 1100449i bk9: 7620a 1092078i bk10: 7514a 1096168i bk11: 7818a 1081773i bk12: 7548a 1092728i bk13: 7816a 1080751i bk14: 7602a 1088136i bk15: 7818a 1078664i 
bw_dist = 0.012	0.253	0.000	0.527	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6622
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1216505 n_nop=994925 n_act=11111 n_pre=11095 n_req=92584 n_req_1=3903 n_req_2=88681 n_req_3=0 n_rd=120018 n_write=79356 bw_util=0.2667 bw_util_1=0.01171 bw_util_2=0.255 bw_util_3=0 blp=2.410657 blp_1= 1.196487 blp_2= 2.017533 blp_3= -nan
 n_activity=966439 dram_eff=0.3357 dram_eff_1=0.01474 dram_eff_2=0.321 dram_eff_3=0
bk0: 7248a 1087892i bk1: 7286a 1085450i bk2: 7208a 1085909i bk3: 7208a 1082102i bk4: 7208a 1087250i bk5: 7216a 1088231i bk6: 7424a 1095186i bk7: 7428a 1093263i bk8: 7632a 1091222i bk9: 7620a 1092220i bk10: 7734a 1087417i bk11: 7808a 1081400i bk12: 7744a 1085106i bk13: 7744a 1082454i bk14: 7766a 1080728i bk15: 7744a 1084347i 
bw_dist = 0.012	0.255	0.000	0.528	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115397, Miss = 29651, Miss_rate = 0.257, Pending_hits = 19853, Reservation_fails = 4357
L2_cache_bank[1]: Access = 124302, Miss = 30080, Miss_rate = 0.242, Pending_hits = 21942, Reservation_fails = 4314
L2_cache_bank[2]: Access = 127476, Miss = 29996, Miss_rate = 0.235, Pending_hits = 22095, Reservation_fails = 4469
L2_cache_bank[3]: Access = 122752, Miss = 30000, Miss_rate = 0.244, Pending_hits = 21739, Reservation_fails = 3465
L2_cache_bank[4]: Access = 124721, Miss = 30088, Miss_rate = 0.241, Pending_hits = 22061, Reservation_fails = 5129
L2_cache_bank[5]: Access = 116989, Miss = 29638, Miss_rate = 0.253, Pending_hits = 19740, Reservation_fails = 5219
L2_cache_bank[6]: Access = 123275, Miss = 30010, Miss_rate = 0.243, Pending_hits = 21784, Reservation_fails = 3579
L2_cache_bank[7]: Access = 129400, Miss = 29987, Miss_rate = 0.232, Pending_hits = 21951, Reservation_fails = 4620
L2_cache_bank[8]: Access = 115197, Miss = 29653, Miss_rate = 0.257, Pending_hits = 19664, Reservation_fails = 4131
L2_cache_bank[9]: Access = 126914, Miss = 30097, Miss_rate = 0.237, Pending_hits = 21907, Reservation_fails = 5034
L2_cache_bank[10]: Access = 127450, Miss = 29982, Miss_rate = 0.235, Pending_hits = 21942, Reservation_fails = 5445
L2_cache_bank[11]: Access = 125603, Miss = 30028, Miss_rate = 0.239, Pending_hits = 22073, Reservation_fails = 5790
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115397, Miss = 29651 (0.257), PendingHit = 19853 (0.172)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124302, Miss = 30080 (0.242), PendingHit = 21942 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 127476, Miss = 29996 (0.235), PendingHit = 22095 (0.173)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 122752, Miss = 30000 (0.244), PendingHit = 21739 (0.177)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 124721, Miss = 30088 (0.241), PendingHit = 22061 (0.177)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 116989, Miss = 29638 (0.253), PendingHit = 19740 (0.169)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 123275, Miss = 30010 (0.243), PendingHit = 21784 (0.177)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 129400, Miss = 29987 (0.232), PendingHit = 21951 (0.17)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115197, Miss = 29653 (0.257), PendingHit = 19664 (0.171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 126914, Miss = 30097 (0.237), PendingHit = 21907 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 127450, Miss = 29982 (0.235), PendingHit = 21942 (0.172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 125603, Miss = 30028 (0.239), PendingHit = 22073 (0.176)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 613724
Stream 1: Misses  = 148026
Stream 2: Accesses  = 865752
Stream 2: Misses  = 211184
Stream 1+2: Accesses  = 1479476
Stream 1+2: Misses  = 359210
Total Accesses  = 1479476
MPKI-CORES
CORE_L2MPKI_0	0.631
CORE_L2MPKI_1	0.449
CORE_L2MPKI_2	0.379
CORE_L2MPKI_3	0.383
CORE_L2MPKI_4	0.402
CORE_L2MPKI_5	0.368
CORE_L2MPKI_6	0.336
CORE_L2MPKI_7	0.379
CORE_L2MPKI_8	0.358
CORE_L2MPKI_9	0.431
CORE_L2MPKI_10	0.273
CORE_L2MPKI_11	0.277
CORE_L2MPKI_12	0.275
CORE_L2MPKI_13	0.275
CORE_L2MPKI_14	0.268
CORE_L2MPKI_15	0.267
CORE_L2MPKI_16	0.277
CORE_L2MPKI_17	0.291
CORE_L2MPKI_18	0.258
CORE_L2MPKI_19	0.272
CORE_L2MPKI_20	0.257
CORE_L2MPKI_21	0.261
CORE_L2MPKI_22	0.278
CORE_L2MPKI_23	0.274
CORE_L2MPKI_24	0.262
CORE_L2MPKI_25	0.267
CORE_L2MPKI_26	0.262
CORE_L2MPKI_27	0.276
CORE_L2MPKI_28	0.281
CORE_L2MPKI_29	0.266
CORE_L2MPKI_30	0.263
CORE_L2MPKI_31	0.265
CORE_L2MPKI_32	0.268
CORE_L2MPKI_33	0.263
CORE_L2MPKI_34	0.272
CORE_L2MPKI_35	0.274
CORE_L2MPKI_36	0.271
CORE_L2MPKI_37	0.267
CORE_L2MPKI_38	0.265
CORE_L2MPKI_39	0.269
CORE_L2MPKI_40	0.275
CORE_L2MPKI_41	0.253
CORE_L2MPKI_42	0.277
CORE_L2MPKI_43	0.280
CORE_L2MPKI_44	0.244
CORE_L2MPKI_45	0.271
CORE_L2MPKI_46	0.275
CORE_L2MPKI_47	0.275
CORE_L2MPKI_48	0.261
CORE_L2MPKI_49	0.259
CORE_L2MPKI_50	0.257
CORE_L2MPKI_51	0.253
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.248
CORE_L2MPKI_55	0.274
CORE_L2MPKI_56	0.282
CORE_L2MPKI_57	0.260
CORE_L2MPKI_58	0.266
CORE_L2MPKI_59	0.264
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2507
CORE_MISSES_1	1375
CORE_MISSES_2	1371
CORE_MISSES_3	1103
CORE_MISSES_4	1435
CORE_MISSES_5	1117
CORE_MISSES_6	1163
CORE_MISSES_7	1055
CORE_MISSES_8	1198
CORE_MISSES_9	1388
CORE_MISSES_10	6472
CORE_MISSES_11	6661
CORE_MISSES_12	6532
CORE_MISSES_13	6590
CORE_MISSES_14	6438
CORE_MISSES_15	6423
CORE_MISSES_16	6665
CORE_MISSES_17	7011
CORE_MISSES_18	6222
CORE_MISSES_19	6507
CORE_MISSES_20	6433
CORE_MISSES_21	6813
CORE_MISSES_22	6852
CORE_MISSES_23	7166
CORE_MISSES_24	6568
CORE_MISSES_25	7068
CORE_MISSES_26	6557
CORE_MISSES_27	7264
CORE_MISSES_28	7058
CORE_MISSES_29	7014
CORE_MISSES_30	6988
CORE_MISSES_31	7051
CORE_MISSES_32	7132
CORE_MISSES_33	6989
CORE_MISSES_34	7270
CORE_MISSES_35	7214
CORE_MISSES_36	7228
CORE_MISSES_37	7045
CORE_MISSES_38	7091
CORE_MISSES_39	7095
CORE_MISSES_40	7325
CORE_MISSES_41	6688
CORE_MISSES_42	7324
CORE_MISSES_43	7486
CORE_MISSES_44	6458
CORE_MISSES_45	7140
CORE_MISSES_46	7259
CORE_MISSES_47	7309
CORE_MISSES_48	6831
CORE_MISSES_49	6792
CORE_MISSES_50	6787
CORE_MISSES_51	6724
CORE_MISSES_52	6762
CORE_MISSES_53	6826
CORE_MISSES_54	6576
CORE_MISSES_55	7234
CORE_MISSES_56	7546
CORE_MISSES_57	6923
CORE_MISSES_58	7039
CORE_MISSES_59	7052
L2_MISSES = 359210
L2_total_cache_accesses = 1479476
L2_total_cache_misses = 359210
L2_total_cache_miss_rate = 0.2428
L2_total_cache_pending_hits = 256751
L2_total_cache_reservation_fails = 55552
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 653736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 178980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 241112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19998
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 204136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5595
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1119
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 831
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32224
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5805064
icnt_total_pkts_simt_to_mem=2332908
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      36.3329
gpu_ipc_2 =    1405.7375
gpu_tot_sim_cycle_stream_1 = 1047703
gpu_tot_sim_cycle_stream_2 = 1047496
gpu_sim_insn_1 = 38066072
gpu_sim_insn_2 = 1472504464
gpu_sim_cycle = 1047706
gpu_sim_insn = 1510570536
gpu_ipc =    1441.7886
gpu_tot_sim_cycle = 1047706
gpu_tot_sim_insn = 1510570536
gpu_tot_ipc =    1441.7886
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1660926
gpu_stall_icnt2sh    = 5491771
gpu_total_sim_rate=390934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29207138
	L1I_total_cache_misses = 79561
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9054, Miss = 5776, Miss_rate = 0.638, Pending_hits = 496, Reservation_fails = 82377
	L1D_cache_core[1]: Access = 7503, Miss = 4414, Miss_rate = 0.588, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8411, Miss = 5441, Miss_rate = 0.647, Pending_hits = 500, Reservation_fails = 92749
	L1D_cache_core[3]: Access = 7115, Miss = 4725, Miss_rate = 0.664, Pending_hits = 342, Reservation_fails = 79261
	L1D_cache_core[4]: Access = 8317, Miss = 5422, Miss_rate = 0.652, Pending_hits = 474, Reservation_fails = 82329
	L1D_cache_core[5]: Access = 7567, Miss = 4725, Miss_rate = 0.624, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8110, Miss = 5242, Miss_rate = 0.646, Pending_hits = 499, Reservation_fails = 87209
	L1D_cache_core[7]: Access = 7006, Miss = 4625, Miss_rate = 0.660, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 7890, Miss = 5163, Miss_rate = 0.654, Pending_hits = 383, Reservation_fails = 86391
	L1D_cache_core[9]: Access = 7751, Miss = 5041, Miss_rate = 0.650, Pending_hits = 409, Reservation_fails = 80947
	L1D_cache_core[10]: Access = 30636, Miss = 30368, Miss_rate = 0.991, Pending_hits = 58, Reservation_fails = 293517
	L1D_cache_core[11]: Access = 30453, Miss = 30203, Miss_rate = 0.992, Pending_hits = 27, Reservation_fails = 290793
	L1D_cache_core[12]: Access = 30504, Miss = 30202, Miss_rate = 0.990, Pending_hits = 41, Reservation_fails = 297863
	L1D_cache_core[13]: Access = 31025, Miss = 30797, Miss_rate = 0.993, Pending_hits = 23, Reservation_fails = 285893
	L1D_cache_core[14]: Access = 30962, Miss = 30647, Miss_rate = 0.990, Pending_hits = 42, Reservation_fails = 287002
	L1D_cache_core[15]: Access = 30367, Miss = 30116, Miss_rate = 0.992, Pending_hits = 20, Reservation_fails = 291619
	L1D_cache_core[16]: Access = 31421, Miss = 31121, Miss_rate = 0.990, Pending_hits = 26, Reservation_fails = 288859
	L1D_cache_core[17]: Access = 30728, Miss = 30482, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 289832
	L1D_cache_core[18]: Access = 31113, Miss = 30814, Miss_rate = 0.990, Pending_hits = 52, Reservation_fails = 287599
	L1D_cache_core[19]: Access = 30646, Miss = 30449, Miss_rate = 0.994, Pending_hits = 58, Reservation_fails = 295562
	L1D_cache_core[20]: Access = 30914, Miss = 30820, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 289649
	L1D_cache_core[21]: Access = 33218, Miss = 33152, Miss_rate = 0.998, Pending_hits = 34, Reservation_fails = 305233
	L1D_cache_core[22]: Access = 31935, Miss = 31841, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 295957
	L1D_cache_core[23]: Access = 33004, Miss = 32982, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 304460
	L1D_cache_core[24]: Access = 30868, Miss = 30781, Miss_rate = 0.997, Pending_hits = 45, Reservation_fails = 291263
	L1D_cache_core[25]: Access = 33814, Miss = 33783, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 298273
	L1D_cache_core[26]: Access = 31408, Miss = 31348, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 285655
	L1D_cache_core[27]: Access = 32746, Miss = 32728, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 300522
	L1D_cache_core[28]: Access = 30766, Miss = 30669, Miss_rate = 0.997, Pending_hits = 50, Reservation_fails = 293887
	L1D_cache_core[29]: Access = 31937, Miss = 31899, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 309610
	L1D_cache_core[30]: Access = 32935, Miss = 32905, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 302122
	L1D_cache_core[31]: Access = 32656, Miss = 32620, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 304171
	L1D_cache_core[32]: Access = 32349, Miss = 32301, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 300957
	L1D_cache_core[33]: Access = 32164, Miss = 32134, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 303227
	L1D_cache_core[34]: Access = 32295, Miss = 32269, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 298961
	L1D_cache_core[35]: Access = 32737, Miss = 32711, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 318167
	L1D_cache_core[36]: Access = 32259, Miss = 32237, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 308066
	L1D_cache_core[37]: Access = 32634, Miss = 32608, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 310650
	L1D_cache_core[38]: Access = 32410, Miss = 32375, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 301442
	L1D_cache_core[39]: Access = 32554, Miss = 32524, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 312571
	L1D_cache_core[40]: Access = 33614, Miss = 33585, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 315228
	L1D_cache_core[41]: Access = 32745, Miss = 32712, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 314613
	L1D_cache_core[42]: Access = 33243, Miss = 33210, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 308404
	L1D_cache_core[43]: Access = 33096, Miss = 33055, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 301855
	L1D_cache_core[44]: Access = 33076, Miss = 33053, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 312483
	L1D_cache_core[45]: Access = 32252, Miss = 32232, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 312823
	L1D_cache_core[46]: Access = 33066, Miss = 33046, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 312591
	L1D_cache_core[47]: Access = 32351, Miss = 32307, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 309346
	L1D_cache_core[48]: Access = 32930, Miss = 32905, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 319132
	L1D_cache_core[49]: Access = 31924, Miss = 31887, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 317592
	L1D_cache_core[50]: Access = 32700, Miss = 32670, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 307687
	L1D_cache_core[51]: Access = 33080, Miss = 33028, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 308602
	L1D_cache_core[52]: Access = 31808, Miss = 31772, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 308004
	L1D_cache_core[53]: Access = 32793, Miss = 32778, Miss_rate = 1.000, Pending_hits = 9, Reservation_fails = 310268
	L1D_cache_core[54]: Access = 32147, Miss = 32107, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 313104
	L1D_cache_core[55]: Access = 33287, Miss = 33271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313727
	L1D_cache_core[56]: Access = 32409, Miss = 32383, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 301118
	L1D_cache_core[57]: Access = 33743, Miss = 33703, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 305357
	L1D_cache_core[58]: Access = 33011, Miss = 32973, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 311586
	L1D_cache_core[59]: Access = 32505, Miss = 32464, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 308385
	L1D_total_cache_accesses = 1687962
	L1D_total_cache_misses = 1655601
	L1D_total_cache_miss_rate = 0.9808
	L1D_total_cache_pending_hits = 5409
	L1D_total_cache_reservation_fails = 15954076
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3997210
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1222996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15131719
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3996006
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 432605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 822357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 29127577
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79561
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
81786, 32148, 2244, 2244, 2244, 2244, 2244, 2244, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 1827506880
gpgpu_n_tot_w_icount = 57109590
gpgpu_n_stall_shd_mem = 17230052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1222996
gpgpu_n_mem_write_global = 453030
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 13872960
gpgpu_n_store_insn = 4561504
gpgpu_n_shmem_insn = 84091424
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 123559424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 215488
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17012924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31387305	W0_Idle:18508550	W0_Scoreboard:17457236	W1:3936	W2:3696	W3:3456	W4:3216	W5:2976	W6:2736	W7:2496	W8:2256	W9:94272	W10:1776	W11:1536	W12:1296	W13:96064	W14:3797328	W15:480	W16:578515	W17:0	W18:281344	W19:0	W20:106176	W21:0	W22:0	W23:0	W24:7682736	W25:0	W26:289600	W27:0	W28:12872032	W29:0	W30:946688	W31:0	W32:30334984
Warp Occupancy Distribution:
Stall:13026665	W0_Idle:17039421	W0_Scoreboard:9090265	W1:3936	W2:3696	W3:3456	W4:3216	W5:2976	W6:2736	W7:2496	W8:2256	W9:35768	W10:1776	W11:1536	W12:1296	W13:34894	W14:1473920	W15:480	W16:476555	W17:0	W18:102576	W19:0	W20:38850	W21:0	W22:0	W23:0	W24:2921816	W25:0	W26:103072	W27:0	W28:4985986	W29:0	W30:365888	W31:0	W32:12321392
Warp Occupancy Distribution:
Stall:18360640	W0_Idle:1469129	W0_Scoreboard:8366971	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:58504	W10:0	W11:0	W12:0	W13:61170	W14:2323408	W15:0	W16:101960	W17:0	W18:178768	W19:0	W20:67326	W21:0	W22:0	W23:0	W24:4760920	W25:0	W26:186528	W27:0	W28:7886046	W29:0	W30:580800	W31:0	W32:18013592
warp_utilization0: 0.458849
warp_utilization1: 0.368924
warp_utilization2: 0.548243
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9783968 {8:1222996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34715312 {40:155648,72:186790,136:110592,}
traffic_breakdown_coretomem[INST_ACC_R] = 67056 {8:8382,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166327456 {136:1222996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3624240 {8:453030,}
traffic_breakdown_memtocore[INST_ACC_R] = 1139952 {136:8382,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 305 
averagemflatency_1 = 313 
averagemflatency_2= 300 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1046739 
mrq_lat_table:381337 	24702 	23446 	39775 	71715 	79907 	80139 	50893 	4099 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	710239 	821153 	139380 	5313 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	767504 	259467 	235097 	183428 	141363 	75973 	20713 	922 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	130350 	969756 	122249 	701 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	755 	1273 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107       102       113       107       109       114       105 
dram[1]:       107       117       103       105       102       102       108        98       105       103       112       101       108       110       103       107 
dram[2]:       103        98       106       107       108        96       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       101       109       109       100       109       106 
dram[4]:        98       103       105       101        99       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.449685 12.148936 13.511073 12.573228 12.489499 12.063637 12.148387 12.692822 10.879884  8.242328 10.354707  8.611229 11.524517  8.179385 10.827683  8.417695 
dram[1]: 12.087349 11.995509 11.340425 12.678798 11.009763 12.988524 13.405217 12.461412  8.392858  8.907003  8.291363  9.753978  9.181293  9.039019  8.591549  9.350816 
dram[2]: 12.127660 12.246154 12.066365 14.619224 10.609626 13.228915 11.926332 12.179321  8.377706 10.422222  8.543067 10.492414  8.310414 11.017118  8.197791 11.085880 
dram[3]: 11.143654 11.909763 11.316384 12.116490 11.272468 11.960426 11.825273 13.381945  8.857469  8.646667  8.907263  8.416931  8.787649  8.791161  9.007865  8.591748 
dram[4]: 12.281734 11.943113 13.839161 11.827893 13.378472 11.680945 12.557405 12.470589 10.621277  8.544956 11.474398  8.247968 12.059282  8.203980 10.849432  8.336745 
dram[5]: 12.967742 11.383191 11.852071 11.922734 12.035007 11.995427 14.283334 12.555372  8.654404  9.236062  9.089450  8.467656  9.956141  8.631244  8.775938  9.451651 
average row locality = 756083/72166 = 10.476997
average row locality_1 = 385939/47290 = 8.161112
average row locality_2 = 370144/24876 = 14.879562
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4167      4166      4117      4096      4116      4116      4241      4224      4256      4320      4267      4422      4285      4487      4310      4480 
dram[1]:      4164      4165      4116      4096      4116      4116      4222      4224      4328      4320      4380      4416      4384      4462      4394      4448 
dram[2]:      4164      4164      4116      4096      4116      4122      4222      4243      4318      4256      4418      4268      4485      4284      4480      4309 
dram[3]:      4164      4164      4116      4096      4116      4120      4222      4226      4318      4330      4414      4379      4462      4384      4448      4392 
dram[4]:      4164      4164      4116      4107      4117      4120      4240      4226      4256      4322      4269      4422      4286      4485      4313      4480 
dram[5]:      4142      4164      4118      4118      4116      4120      4224      4226      4328      4322      4379      4418      4384      4462      4395      4448 
total reads: 409284
bank skew: 4487/4096 = 1.10
chip skew: 68364/68061 = 1.00
number of total write accesses:
dram[0]:      3751      3828      3814      3888      3615      3846      3291      3379      3262      3469      3323      3707      3471      3766      3356      3702 
dram[1]:      3862      3848      3879      3917      3778      3807      3486      3365      3427      3438      3588      3553      3567      3646      3536      3575 
dram[2]:      3816      3796      3884      3813      3820      3564      3387      3296      3423      3248      3715      3339      3734      3439      3685      3307 
dram[3]:      3826      3887      3896      3913      3786      3738      3358      3482      3450      3452      3558      3575      3649      3572      3569      3521 
dram[4]:      3770      3814      3800      3865      3589      3788      3307      3406      3232      3471      3350      3694      3444      3760      3325      3665 
dram[5]:      3898      3827      3894      3906      3791      3749      3489      3370      3435      3464      3547      3567      3561      3660      3556      3567 
total reads: 346799
bank skew: 3917/3232 = 1.21
chip skew: 58281/57266 = 1.02
average mf latency per bank:
dram[0]:        567       608       566       608       585       619       709       750       651       684       630       677       641       686       620       657
dram[1]:        679       584       698       587       711       603       836       724       748       651       762       666       771       654       735       637
dram[2]:        619       574       618       579       627       615       762       740       695       677       670       658       691       675       678       644
dram[3]:        599       708       608       725       625       746       738       881       662       792       670       805       655       810       648       770
dram[4]:        542       641       543       652       569       659       696       793       651       709       630       708       640       719       609       687
dram[5]:        666       644       675       638       694       662       816       802       750       690       763       706       778       682       734       676
maximum mf latency per bank:
dram[0]:       1488      1448      1760      1383      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1598      1674      1366      1876      1217      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134275 n_act=11690 n_pre=11674 n_req=104866 n_req_1=4101 n_req_2=100765 n_req_3=0 n_rd=136140 n_write=89192 bw_util=0.2661 bw_util_1=0.01061 bw_util_2=0.2555 bw_util_3=0 blp=2.370796 blp_1= 1.257793 blp_2= 1.988513 blp_3= -nan
 n_activity=1097245 dram_eff=0.3354 dram_eff_1=0.01337 dram_eff_2=0.322 dram_eff_3=0
bk0: 8334a 1238650i bk1: 8332a 1234021i bk2: 8234a 1239054i bk3: 8192a 1234003i bk4: 8232a 1240209i bk5: 8232a 1236162i bk6: 8482a 1243355i bk7: 8448a 1243144i bk8: 8512a 1250578i bk9: 8640a 1241282i bk10: 8534a 1244671i bk11: 8844a 1232390i bk12: 8570a 1240661i bk13: 8974a 1228131i bk14: 8620a 1238359i bk15: 8960a 1224927i 
bw_dist = 0.011	0.255	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70954
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1131276 n_act=12297 n_pre=12281 n_req=105469 n_req_1=4107 n_req_2=101362 n_req_3=0 n_rd=136702 n_write=90415 bw_util=0.2673 bw_util_1=0.01086 bw_util_2=0.2564 bw_util_3=0 blp=2.389365 blp_1= 1.194195 blp_2= 2.001622 blp_3= -nan
 n_activity=1099511 dram_eff=0.3362 dram_eff_1=0.01366 dram_eff_2=0.3225 dram_eff_3=0
bk0: 8328a 1237415i bk1: 8330a 1233621i bk2: 8232a 1233518i bk3: 8192a 1231087i bk4: 8232a 1237339i bk5: 8232a 1236853i bk6: 8444a 1246865i bk7: 8448a 1240496i bk8: 8656a 1244034i bk9: 8640a 1241983i bk10: 8760a 1235320i bk11: 8832a 1236146i bk12: 8768a 1235003i bk13: 8924a 1233035i bk14: 8788a 1230065i bk15: 8896a 1230679i 
bw_dist = 0.011	0.256	0.000	0.528	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.61833
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134297 n_act=11792 n_pre=11776 n_req=104655 n_req_1=4098 n_req_2=100557 n_req_3=0 n_rd=136122 n_write=88984 bw_util=0.2657 bw_util_1=0.01059 bw_util_2=0.2552 bw_util_3=0 blp=2.355752 blp_1= 1.269193 blp_2= 1.976548 blp_3= -nan
 n_activity=1098373 dram_eff=0.3346 dram_eff_1=0.01333 dram_eff_2=0.3213 dram_eff_3=0
bk0: 8328a 1238115i bk1: 8328a 1234656i bk2: 8232a 1237020i bk3: 8192a 1237942i bk4: 8232a 1238841i bk5: 8244a 1239483i bk6: 8444a 1247567i bk7: 8486a 1242137i bk8: 8636a 1244712i bk9: 8512a 1245516i bk10: 8836a 1237873i bk11: 8536a 1241664i bk12: 8970a 1231491i bk13: 8568a 1237380i bk14: 8960a 1228563i bk15: 8618a 1235320i 
bw_dist = 0.011	0.255	0.000	0.528	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70943
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1130705 n_act=12593 n_pre=12577 n_req=105372 n_req_1=4111 n_req_2=101261 n_req_3=0 n_rd=136702 n_write=90394 bw_util=0.2671 bw_util_1=0.01087 bw_util_2=0.2562 bw_util_3=0 blp=2.401346 blp_1= 1.195246 blp_2= 2.005176 blp_3= -nan
 n_activity=1103287 dram_eff=0.3348 dram_eff_1=0.01362 dram_eff_2=0.3212 dram_eff_3=0
bk0: 8328a 1236252i bk1: 8328a 1231137i bk2: 8232a 1233203i bk3: 8192a 1227626i bk4: 8232a 1236310i bk5: 8240a 1235047i bk6: 8444a 1243565i bk7: 8452a 1241879i bk8: 8636a 1246005i bk9: 8660a 1239064i bk10: 8828a 1238723i bk11: 8758a 1232440i bk12: 8924a 1234010i bk13: 8768a 1228899i bk14: 8896a 1233470i bk15: 8784a 1226244i 
bw_dist = 0.011	0.256	0.000	0.531	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6433
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134597 n_act=11618 n_pre=11602 n_req=104715 n_req_1=4124 n_req_2=100591 n_req_3=0 n_rd=136174 n_write=88980 bw_util=0.2659 bw_util_1=0.01066 bw_util_2=0.2552 bw_util_3=0 blp=2.373778 blp_1= 1.264191 blp_2= 1.996727 blp_3= -nan
 n_activity=1096425 dram_eff=0.3354 dram_eff_1=0.01344 dram_eff_2=0.3219 dram_eff_3=0
bk0: 8328a 1238142i bk1: 8328a 1233381i bk2: 8232a 1238506i bk3: 8214a 1231525i bk4: 8234a 1241040i bk5: 8240a 1236491i bk6: 8480a 1244315i bk7: 8452a 1244926i bk8: 8512a 1251019i bk9: 8644a 1241817i bk10: 8538a 1247520i bk11: 8844a 1231427i bk12: 8572a 1243125i bk13: 8970a 1225811i bk14: 8626a 1237936i bk15: 8960a 1224258i 
bw_dist = 0.011	0.255	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67538
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1131460 n_act=12177 n_pre=12161 n_req=105504 n_req_1=4082 n_req_2=101422 n_req_3=0 n_rd=136728 n_write=90445 bw_util=0.2674 bw_util_1=0.01079 bw_util_2=0.2566 bw_util_3=0 blp=2.407563 blp_1= 1.188486 blp_2= 2.021532 blp_3= -nan
 n_activity=1099236 dram_eff=0.3364 dram_eff_1=0.01357 dram_eff_2=0.3228 dram_eff_3=0
bk0: 8284a 1236506i bk1: 8328a 1233089i bk2: 8236a 1233699i bk3: 8236a 1229448i bk4: 8232a 1235978i bk5: 8240a 1235596i bk6: 8448a 1245801i bk7: 8452a 1241931i bk8: 8656a 1241862i bk9: 8644a 1242591i bk10: 8758a 1238221i bk11: 8836a 1231633i bk12: 8768a 1235610i bk13: 8924a 1228915i bk14: 8790a 1230975i bk15: 8896a 1231132i 
bw_dist = 0.011	0.257	0.000	0.527	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131141, Miss = 33759, Miss_rate = 0.257, Pending_hits = 22730, Reservation_fails = 4879
L2_cache_bank[1]: Access = 141829, Miss = 34311, Miss_rate = 0.242, Pending_hits = 25109, Reservation_fails = 4647
L2_cache_bank[2]: Access = 144754, Miss = 34104, Miss_rate = 0.236, Pending_hits = 25390, Reservation_fails = 5276
L2_cache_bank[3]: Access = 140087, Miss = 34247, Miss_rate = 0.244, Pending_hits = 24948, Reservation_fails = 3672
L2_cache_bank[4]: Access = 142313, Miss = 34319, Miss_rate = 0.241, Pending_hits = 25200, Reservation_fails = 5876
L2_cache_bank[5]: Access = 132951, Miss = 33742, Miss_rate = 0.254, Pending_hits = 22551, Reservation_fails = 5445
L2_cache_bank[6]: Access = 140687, Miss = 34260, Miss_rate = 0.244, Pending_hits = 25065, Reservation_fails = 3896
L2_cache_bank[7]: Access = 146937, Miss = 34091, Miss_rate = 0.232, Pending_hits = 25306, Reservation_fails = 4901
L2_cache_bank[8]: Access = 130911, Miss = 33761, Miss_rate = 0.258, Pending_hits = 22457, Reservation_fails = 4553
L2_cache_bank[9]: Access = 144799, Miss = 34326, Miss_rate = 0.237, Pending_hits = 25014, Reservation_fails = 5847
L2_cache_bank[10]: Access = 144720, Miss = 34086, Miss_rate = 0.236, Pending_hits = 25234, Reservation_fails = 6006
L2_cache_bank[11]: Access = 143339, Miss = 34278, Miss_rate = 0.239, Pending_hits = 25288, Reservation_fails = 6299
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131141, Miss = 33759 (0.257), PendingHit = 22730 (0.173)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141829, Miss = 34311 (0.242), PendingHit = 25109 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144754, Miss = 34104 (0.236), PendingHit = 25390 (0.175)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140087, Miss = 34247 (0.244), PendingHit = 24948 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 142313, Miss = 34319 (0.241), PendingHit = 25200 (0.177)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132951, Miss = 33742 (0.254), PendingHit = 22551 (0.17)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140687, Miss = 34260 (0.244), PendingHit = 25065 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146937, Miss = 34091 (0.232), PendingHit = 25306 (0.172)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130911, Miss = 33761 (0.258), PendingHit = 22457 (0.172)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144799, Miss = 34326 (0.237), PendingHit = 25014 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144720, Miss = 34086 (0.236), PendingHit = 25234 (0.174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143339, Miss = 34278 (0.239), PendingHit = 25288 (0.176)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 701013
Stream 1: Misses  = 169064
Stream 2: Accesses  = 983455
Stream 2: Misses  = 240220
Stream 1+2: Accesses  = 1684468
Stream 1+2: Misses  = 409284
Total Accesses  = 1684468
MPKI-CORES
CORE_L2MPKI_0	0.640
CORE_L2MPKI_1	0.451
CORE_L2MPKI_2	0.370
CORE_L2MPKI_3	0.395
CORE_L2MPKI_4	0.401
CORE_L2MPKI_5	0.375
CORE_L2MPKI_6	0.328
CORE_L2MPKI_7	0.385
CORE_L2MPKI_8	0.371
CORE_L2MPKI_9	0.426
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.272
CORE_L2MPKI_14	0.267
CORE_L2MPKI_15	0.262
CORE_L2MPKI_16	0.272
CORE_L2MPKI_17	0.295
CORE_L2MPKI_18	0.262
CORE_L2MPKI_19	0.264
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.266
CORE_L2MPKI_22	0.274
CORE_L2MPKI_23	0.275
CORE_L2MPKI_24	0.258
CORE_L2MPKI_25	0.274
CORE_L2MPKI_26	0.263
CORE_L2MPKI_27	0.278
CORE_L2MPKI_28	0.278
CORE_L2MPKI_29	0.268
CORE_L2MPKI_30	0.267
CORE_L2MPKI_31	0.266
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.261
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.276
CORE_L2MPKI_36	0.265
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.269
CORE_L2MPKI_39	0.280
CORE_L2MPKI_40	0.281
CORE_L2MPKI_41	0.262
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.284
CORE_L2MPKI_44	0.250
CORE_L2MPKI_45	0.272
CORE_L2MPKI_46	0.272
CORE_L2MPKI_47	0.273
CORE_L2MPKI_48	0.262
CORE_L2MPKI_49	0.253
CORE_L2MPKI_50	0.258
CORE_L2MPKI_51	0.249
CORE_L2MPKI_52	0.251
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.247
CORE_L2MPKI_55	0.274
CORE_L2MPKI_56	0.281
CORE_L2MPKI_57	0.261
CORE_L2MPKI_58	0.263
CORE_L2MPKI_59	0.260
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.266
MISSES-CORES
CORE_MISSES_0	2763
CORE_MISSES_1	1392
CORE_MISSES_2	1448
CORE_MISSES_3	1199
CORE_MISSES_4	1532
CORE_MISSES_5	1167
CORE_MISSES_6	1214
CORE_MISSES_7	1121
CORE_MISSES_8	1333
CORE_MISSES_9	1450
CORE_MISSES_10	7485
CORE_MISSES_11	7672
CORE_MISSES_12	7460
CORE_MISSES_13	7509
CORE_MISSES_14	7459
CORE_MISSES_15	7301
CORE_MISSES_16	7557
CORE_MISSES_17	8209
CORE_MISSES_18	7301
CORE_MISSES_19	7284
CORE_MISSES_20	7477
CORE_MISSES_21	7944
CORE_MISSES_22	7780
CORE_MISSES_23	8251
CORE_MISSES_24	7451
CORE_MISSES_25	8310
CORE_MISSES_26	7580
CORE_MISSES_27	8376
CORE_MISSES_28	7995
CORE_MISSES_29	8044
CORE_MISSES_30	8059
CORE_MISSES_31	8059
CORE_MISSES_32	7940
CORE_MISSES_33	7881
CORE_MISSES_34	8095
CORE_MISSES_35	8247
CORE_MISSES_36	8043
CORE_MISSES_37	7945
CORE_MISSES_38	8166
CORE_MISSES_39	8414
CORE_MISSES_40	8468
CORE_MISSES_41	7845
CORE_MISSES_42	8408
CORE_MISSES_43	8615
CORE_MISSES_44	7504
CORE_MISSES_45	8158
CORE_MISSES_46	8173
CORE_MISSES_47	8256
CORE_MISSES_48	7795
CORE_MISSES_49	7557
CORE_MISSES_50	7756
CORE_MISSES_51	7522
CORE_MISSES_52	7607
CORE_MISSES_53	7774
CORE_MISSES_54	7434
CORE_MISSES_55	8242
CORE_MISSES_56	8551
CORE_MISSES_57	7871
CORE_MISSES_58	7948
CORE_MISSES_59	7887
L2_MISSES = 409284
L2_total_cache_accesses = 1684468
L2_total_cache_misses = 409284
L2_total_cache_miss_rate = 0.2430
L2_total_cache_pending_hits = 294292
L2_total_cache_reservation_fails = 61297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 742920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3542
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6191
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 953
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35240
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6610100
icnt_total_pkts_simt_to_mem=2656064
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      36.3329
gpu_ipc_2 =    1405.7375
gpu_tot_sim_cycle_stream_1 = 1047703
gpu_tot_sim_cycle_stream_2 = 1047496
gpu_sim_insn_1 = 38066072
gpu_sim_insn_2 = 1472504464
gpu_sim_cycle = 1047706
gpu_sim_insn = 1510570536
gpu_ipc =    1441.7886
gpu_tot_sim_cycle = 1047706
gpu_tot_sim_insn = 1510570536
gpu_tot_ipc =    1441.7886
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1660926
gpu_stall_icnt2sh    = 5491771
gpu_total_sim_rate=390934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 29207138
	L1I_total_cache_misses = 79561
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9054, Miss = 5776, Miss_rate = 0.638, Pending_hits = 496, Reservation_fails = 82377
	L1D_cache_core[1]: Access = 7503, Miss = 4414, Miss_rate = 0.588, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8411, Miss = 5441, Miss_rate = 0.647, Pending_hits = 500, Reservation_fails = 92749
	L1D_cache_core[3]: Access = 7115, Miss = 4725, Miss_rate = 0.664, Pending_hits = 342, Reservation_fails = 79261
	L1D_cache_core[4]: Access = 8317, Miss = 5422, Miss_rate = 0.652, Pending_hits = 474, Reservation_fails = 82329
	L1D_cache_core[5]: Access = 7567, Miss = 4725, Miss_rate = 0.624, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8110, Miss = 5242, Miss_rate = 0.646, Pending_hits = 499, Reservation_fails = 87209
	L1D_cache_core[7]: Access = 7006, Miss = 4625, Miss_rate = 0.660, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 7890, Miss = 5163, Miss_rate = 0.654, Pending_hits = 383, Reservation_fails = 86391
	L1D_cache_core[9]: Access = 7751, Miss = 5041, Miss_rate = 0.650, Pending_hits = 409, Reservation_fails = 80947
	L1D_cache_core[10]: Access = 30636, Miss = 30368, Miss_rate = 0.991, Pending_hits = 58, Reservation_fails = 293517
	L1D_cache_core[11]: Access = 30453, Miss = 30203, Miss_rate = 0.992, Pending_hits = 27, Reservation_fails = 290793
	L1D_cache_core[12]: Access = 30504, Miss = 30202, Miss_rate = 0.990, Pending_hits = 41, Reservation_fails = 297863
	L1D_cache_core[13]: Access = 31025, Miss = 30797, Miss_rate = 0.993, Pending_hits = 23, Reservation_fails = 285893
	L1D_cache_core[14]: Access = 30962, Miss = 30647, Miss_rate = 0.990, Pending_hits = 42, Reservation_fails = 287002
	L1D_cache_core[15]: Access = 30367, Miss = 30116, Miss_rate = 0.992, Pending_hits = 20, Reservation_fails = 291619
	L1D_cache_core[16]: Access = 31421, Miss = 31121, Miss_rate = 0.990, Pending_hits = 26, Reservation_fails = 288859
	L1D_cache_core[17]: Access = 30728, Miss = 30482, Miss_rate = 0.992, Pending_hits = 36, Reservation_fails = 289832
	L1D_cache_core[18]: Access = 31113, Miss = 30814, Miss_rate = 0.990, Pending_hits = 52, Reservation_fails = 287599
	L1D_cache_core[19]: Access = 30646, Miss = 30449, Miss_rate = 0.994, Pending_hits = 58, Reservation_fails = 295562
	L1D_cache_core[20]: Access = 30914, Miss = 30820, Miss_rate = 0.997, Pending_hits = 40, Reservation_fails = 289649
	L1D_cache_core[21]: Access = 33218, Miss = 33152, Miss_rate = 0.998, Pending_hits = 34, Reservation_fails = 305233
	L1D_cache_core[22]: Access = 31935, Miss = 31841, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 295957
	L1D_cache_core[23]: Access = 33004, Miss = 32982, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 304460
	L1D_cache_core[24]: Access = 30868, Miss = 30781, Miss_rate = 0.997, Pending_hits = 45, Reservation_fails = 291263
	L1D_cache_core[25]: Access = 33814, Miss = 33783, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 298273
	L1D_cache_core[26]: Access = 31408, Miss = 31348, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 285655
	L1D_cache_core[27]: Access = 32746, Miss = 32728, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 300522
	L1D_cache_core[28]: Access = 30766, Miss = 30669, Miss_rate = 0.997, Pending_hits = 50, Reservation_fails = 293887
	L1D_cache_core[29]: Access = 31937, Miss = 31899, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 309610
	L1D_cache_core[30]: Access = 32935, Miss = 32905, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 302122
	L1D_cache_core[31]: Access = 32656, Miss = 32620, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 304171
	L1D_cache_core[32]: Access = 32349, Miss = 32301, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 300957
	L1D_cache_core[33]: Access = 32164, Miss = 32134, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 303227
	L1D_cache_core[34]: Access = 32295, Miss = 32269, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 298961
	L1D_cache_core[35]: Access = 32737, Miss = 32711, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 318167
	L1D_cache_core[36]: Access = 32259, Miss = 32237, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 308066
	L1D_cache_core[37]: Access = 32634, Miss = 32608, Miss_rate = 0.999, Pending_hits = 17, Reservation_fails = 310650
	L1D_cache_core[38]: Access = 32410, Miss = 32375, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 301442
	L1D_cache_core[39]: Access = 32554, Miss = 32524, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 312571
	L1D_cache_core[40]: Access = 33614, Miss = 33585, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 315228
	L1D_cache_core[41]: Access = 32745, Miss = 32712, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 314613
	L1D_cache_core[42]: Access = 33243, Miss = 33210, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 308404
	L1D_cache_core[43]: Access = 33096, Miss = 33055, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 301855
	L1D_cache_core[44]: Access = 33076, Miss = 33053, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 312483
	L1D_cache_core[45]: Access = 32252, Miss = 32232, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 312823
	L1D_cache_core[46]: Access = 33066, Miss = 33046, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 312591
	L1D_cache_core[47]: Access = 32351, Miss = 32307, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 309346
	L1D_cache_core[48]: Access = 32930, Miss = 32905, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 319132
	L1D_cache_core[49]: Access = 31924, Miss = 31887, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 317592
	L1D_cache_core[50]: Access = 32700, Miss = 32670, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 307687
	L1D_cache_core[51]: Access = 33080, Miss = 33028, Miss_rate = 0.998, Pending_hits = 20, Reservation_fails = 308602
	L1D_cache_core[52]: Access = 31808, Miss = 31772, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 308004
	L1D_cache_core[53]: Access = 32793, Miss = 32778, Miss_rate = 1.000, Pending_hits = 9, Reservation_fails = 310268
	L1D_cache_core[54]: Access = 32147, Miss = 32107, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 313104
	L1D_cache_core[55]: Access = 33287, Miss = 33271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313727
	L1D_cache_core[56]: Access = 32409, Miss = 32383, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 301118
	L1D_cache_core[57]: Access = 33743, Miss = 33703, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 305357
	L1D_cache_core[58]: Access = 33011, Miss = 32973, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 311586
	L1D_cache_core[59]: Access = 32505, Miss = 32464, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 308385
	L1D_total_cache_accesses = 1687962
	L1D_total_cache_misses = 1655601
	L1D_total_cache_miss_rate = 0.9808
	L1D_total_cache_pending_hits = 5409
	L1D_total_cache_reservation_fails = 15954076
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 3997210
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1222996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15131719
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3996006
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 432605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 822357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 29127577
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79561
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
81786, 32148, 2244, 2244, 2244, 2244, 2244, 2244, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 2040, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 1827506880
gpgpu_n_tot_w_icount = 57109590
gpgpu_n_stall_shd_mem = 17230052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1222996
gpgpu_n_mem_write_global = 453030
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 13872960
gpgpu_n_store_insn = 4561504
gpgpu_n_shmem_insn = 84091424
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 123559424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 215488
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17012924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31387305	W0_Idle:18508550	W0_Scoreboard:17457236	W1:3936	W2:3696	W3:3456	W4:3216	W5:2976	W6:2736	W7:2496	W8:2256	W9:94272	W10:1776	W11:1536	W12:1296	W13:96064	W14:3797328	W15:480	W16:578515	W17:0	W18:281344	W19:0	W20:106176	W21:0	W22:0	W23:0	W24:7682736	W25:0	W26:289600	W27:0	W28:12872032	W29:0	W30:946688	W31:0	W32:30334984
Warp Occupancy Distribution:
Stall:13026665	W0_Idle:17039421	W0_Scoreboard:9090265	W1:3936	W2:3696	W3:3456	W4:3216	W5:2976	W6:2736	W7:2496	W8:2256	W9:35768	W10:1776	W11:1536	W12:1296	W13:34894	W14:1473920	W15:480	W16:476555	W17:0	W18:102576	W19:0	W20:38850	W21:0	W22:0	W23:0	W24:2921816	W25:0	W26:103072	W27:0	W28:4985986	W29:0	W30:365888	W31:0	W32:12321392
Warp Occupancy Distribution:
Stall:18360640	W0_Idle:1469129	W0_Scoreboard:8366971	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:58504	W10:0	W11:0	W12:0	W13:61170	W14:2323408	W15:0	W16:101960	W17:0	W18:178768	W19:0	W20:67326	W21:0	W22:0	W23:0	W24:4760920	W25:0	W26:186528	W27:0	W28:7886046	W29:0	W30:580800	W31:0	W32:18013592
warp_utilization0: 0.458849
warp_utilization1: 0.368924
warp_utilization2: 0.548243
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9783968 {8:1222996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34715312 {40:155648,72:186790,136:110592,}
traffic_breakdown_coretomem[INST_ACC_R] = 67056 {8:8382,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166327456 {136:1222996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3624240 {8:453030,}
traffic_breakdown_memtocore[INST_ACC_R] = 1139952 {136:8382,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2081 
averagemflatency = 305 
averagemflatency_1 = 313 
averagemflatency_2= 300 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1046739 
mrq_lat_table:381337 	24702 	23446 	39775 	71715 	79907 	80139 	50893 	4099 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	710239 	821153 	139380 	5313 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	767504 	259467 	235097 	183428 	141363 	75973 	20713 	922 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	130350 	969756 	122249 	701 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	755 	1273 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107       102       113       107       109       114       105 
dram[1]:       107       117       103       105       102       102       108        98       105       103       112       101       108       110       103       107 
dram[2]:       103        98       106       107       108        96       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       101       109       109       100       109       106 
dram[4]:        98       103       105       101        99       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.449685 12.148936 13.511073 12.573228 12.489499 12.063637 12.148387 12.692822 10.879884  8.242328 10.354707  8.611229 11.524517  8.179385 10.827683  8.417695 
dram[1]: 12.087349 11.995509 11.340425 12.678798 11.009763 12.988524 13.405217 12.461412  8.392858  8.907003  8.291363  9.753978  9.181293  9.039019  8.591549  9.350816 
dram[2]: 12.127660 12.246154 12.066365 14.619224 10.609626 13.228915 11.926332 12.179321  8.377706 10.422222  8.543067 10.492414  8.310414 11.017118  8.197791 11.085880 
dram[3]: 11.143654 11.909763 11.316384 12.116490 11.272468 11.960426 11.825273 13.381945  8.857469  8.646667  8.907263  8.416931  8.787649  8.791161  9.007865  8.591748 
dram[4]: 12.281734 11.943113 13.839161 11.827893 13.378472 11.680945 12.557405 12.470589 10.621277  8.544956 11.474398  8.247968 12.059282  8.203980 10.849432  8.336745 
dram[5]: 12.967742 11.383191 11.852071 11.922734 12.035007 11.995427 14.283334 12.555372  8.654404  9.236062  9.089450  8.467656  9.956141  8.631244  8.775938  9.451651 
average row locality = 756083/72166 = 10.476997
average row locality_1 = 385939/47290 = 8.161112
average row locality_2 = 370144/24876 = 14.879562
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4167      4166      4117      4096      4116      4116      4241      4224      4256      4320      4267      4422      4285      4487      4310      4480 
dram[1]:      4164      4165      4116      4096      4116      4116      4222      4224      4328      4320      4380      4416      4384      4462      4394      4448 
dram[2]:      4164      4164      4116      4096      4116      4122      4222      4243      4318      4256      4418      4268      4485      4284      4480      4309 
dram[3]:      4164      4164      4116      4096      4116      4120      4222      4226      4318      4330      4414      4379      4462      4384      4448      4392 
dram[4]:      4164      4164      4116      4107      4117      4120      4240      4226      4256      4322      4269      4422      4286      4485      4313      4480 
dram[5]:      4142      4164      4118      4118      4116      4120      4224      4226      4328      4322      4379      4418      4384      4462      4395      4448 
total reads: 409284
bank skew: 4487/4096 = 1.10
chip skew: 68364/68061 = 1.00
number of total write accesses:
dram[0]:      3751      3828      3814      3888      3615      3846      3291      3379      3262      3469      3323      3707      3471      3766      3356      3702 
dram[1]:      3862      3848      3879      3917      3778      3807      3486      3365      3427      3438      3588      3553      3567      3646      3536      3575 
dram[2]:      3816      3796      3884      3813      3820      3564      3387      3296      3423      3248      3715      3339      3734      3439      3685      3307 
dram[3]:      3826      3887      3896      3913      3786      3738      3358      3482      3450      3452      3558      3575      3649      3572      3569      3521 
dram[4]:      3770      3814      3800      3865      3589      3788      3307      3406      3232      3471      3350      3694      3444      3760      3325      3665 
dram[5]:      3898      3827      3894      3906      3791      3749      3489      3370      3435      3464      3547      3567      3561      3660      3556      3567 
total reads: 346799
bank skew: 3917/3232 = 1.21
chip skew: 58281/57266 = 1.02
average mf latency per bank:
dram[0]:        567       608       566       608       585       619       709       750       651       684       630       677       641       686       620       657
dram[1]:        679       584       698       587       711       603       836       724       748       651       762       666       771       654       735       637
dram[2]:        619       574       618       579       627       615       762       740       695       677       670       658       691       675       678       644
dram[3]:        599       708       608       725       625       746       738       881       662       792       670       805       655       810       648       770
dram[4]:        542       641       543       652       569       659       696       793       651       709       630       708       640       719       609       687
dram[5]:        666       644       675       638       694       662       816       802       750       690       763       706       778       682       734       676
maximum mf latency per bank:
dram[0]:       1488      1448      1760      1383      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1398      1399      1469      1687      1478      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      1666      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1512      1678      1490      1393      1516      1203      1376      1598      1674      1366      1876      1217      1666
dram[4]:       1357      1613      1374      1694      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134275 n_act=11690 n_pre=11674 n_req=104866 n_req_1=4101 n_req_2=100765 n_req_3=0 n_rd=136140 n_write=89192 bw_util=0.2661 bw_util_1=0.01061 bw_util_2=0.2555 bw_util_3=0 blp=2.370796 blp_1= 1.257793 blp_2= 1.988513 blp_3= -nan
 n_activity=1097245 dram_eff=0.3354 dram_eff_1=0.01337 dram_eff_2=0.322 dram_eff_3=0
bk0: 8334a 1238650i bk1: 8332a 1234021i bk2: 8234a 1239054i bk3: 8192a 1234003i bk4: 8232a 1240209i bk5: 8232a 1236162i bk6: 8482a 1243355i bk7: 8448a 1243144i bk8: 8512a 1250578i bk9: 8640a 1241282i bk10: 8534a 1244671i bk11: 8844a 1232390i bk12: 8570a 1240661i bk13: 8974a 1228131i bk14: 8620a 1238359i bk15: 8960a 1224927i 
bw_dist = 0.011	0.255	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70954
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1131276 n_act=12297 n_pre=12281 n_req=105469 n_req_1=4107 n_req_2=101362 n_req_3=0 n_rd=136702 n_write=90415 bw_util=0.2673 bw_util_1=0.01086 bw_util_2=0.2564 bw_util_3=0 blp=2.389365 blp_1= 1.194195 blp_2= 2.001622 blp_3= -nan
 n_activity=1099511 dram_eff=0.3362 dram_eff_1=0.01366 dram_eff_2=0.3225 dram_eff_3=0
bk0: 8328a 1237415i bk1: 8330a 1233621i bk2: 8232a 1233518i bk3: 8192a 1231087i bk4: 8232a 1237339i bk5: 8232a 1236853i bk6: 8444a 1246865i bk7: 8448a 1240496i bk8: 8656a 1244034i bk9: 8640a 1241983i bk10: 8760a 1235320i bk11: 8832a 1236146i bk12: 8768a 1235003i bk13: 8924a 1233035i bk14: 8788a 1230065i bk15: 8896a 1230679i 
bw_dist = 0.011	0.256	0.000	0.528	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.61833
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134297 n_act=11792 n_pre=11776 n_req=104655 n_req_1=4098 n_req_2=100557 n_req_3=0 n_rd=136122 n_write=88984 bw_util=0.2657 bw_util_1=0.01059 bw_util_2=0.2552 bw_util_3=0 blp=2.355752 blp_1= 1.269193 blp_2= 1.976548 blp_3= -nan
 n_activity=1098373 dram_eff=0.3346 dram_eff_1=0.01333 dram_eff_2=0.3213 dram_eff_3=0
bk0: 8328a 1238115i bk1: 8328a 1234656i bk2: 8232a 1237020i bk3: 8192a 1237942i bk4: 8232a 1238841i bk5: 8244a 1239483i bk6: 8444a 1247567i bk7: 8486a 1242137i bk8: 8636a 1244712i bk9: 8512a 1245516i bk10: 8836a 1237873i bk11: 8536a 1241664i bk12: 8970a 1231491i bk13: 8568a 1237380i bk14: 8960a 1228563i bk15: 8618a 1235320i 
bw_dist = 0.011	0.255	0.000	0.528	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70943
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1130705 n_act=12593 n_pre=12577 n_req=105372 n_req_1=4111 n_req_2=101261 n_req_3=0 n_rd=136702 n_write=90394 bw_util=0.2671 bw_util_1=0.01087 bw_util_2=0.2562 bw_util_3=0 blp=2.401346 blp_1= 1.195246 blp_2= 2.005176 blp_3= -nan
 n_activity=1103287 dram_eff=0.3348 dram_eff_1=0.01362 dram_eff_2=0.3212 dram_eff_3=0
bk0: 8328a 1236252i bk1: 8328a 1231137i bk2: 8232a 1233203i bk3: 8192a 1227626i bk4: 8232a 1236310i bk5: 8240a 1235047i bk6: 8444a 1243565i bk7: 8452a 1241879i bk8: 8636a 1246005i bk9: 8660a 1239064i bk10: 8828a 1238723i bk11: 8758a 1232440i bk12: 8924a 1234010i bk13: 8768a 1228899i bk14: 8896a 1233470i bk15: 8784a 1226244i 
bw_dist = 0.011	0.256	0.000	0.531	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6433
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1134597 n_act=11618 n_pre=11602 n_req=104715 n_req_1=4124 n_req_2=100591 n_req_3=0 n_rd=136174 n_write=88980 bw_util=0.2659 bw_util_1=0.01066 bw_util_2=0.2552 bw_util_3=0 blp=2.373778 blp_1= 1.264191 blp_2= 1.996727 blp_3= -nan
 n_activity=1096425 dram_eff=0.3354 dram_eff_1=0.01344 dram_eff_2=0.3219 dram_eff_3=0
bk0: 8328a 1238142i bk1: 8328a 1233381i bk2: 8232a 1238506i bk3: 8214a 1231525i bk4: 8234a 1241040i bk5: 8240a 1236491i bk6: 8480a 1244315i bk7: 8452a 1244926i bk8: 8512a 1251019i bk9: 8644a 1241817i bk10: 8538a 1247520i bk11: 8844a 1231427i bk12: 8572a 1243125i bk13: 8970a 1225811i bk14: 8626a 1237936i bk15: 8960a 1224258i 
bw_dist = 0.011	0.255	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67538
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382971 n_nop=1131460 n_act=12177 n_pre=12161 n_req=105504 n_req_1=4082 n_req_2=101422 n_req_3=0 n_rd=136728 n_write=90445 bw_util=0.2674 bw_util_1=0.01079 bw_util_2=0.2566 bw_util_3=0 blp=2.407563 blp_1= 1.188486 blp_2= 2.021532 blp_3= -nan
 n_activity=1099236 dram_eff=0.3364 dram_eff_1=0.01357 dram_eff_2=0.3228 dram_eff_3=0
bk0: 8284a 1236506i bk1: 8328a 1233089i bk2: 8236a 1233699i bk3: 8236a 1229448i bk4: 8232a 1235978i bk5: 8240a 1235596i bk6: 8448a 1245801i bk7: 8452a 1241931i bk8: 8656a 1241862i bk9: 8644a 1242591i bk10: 8758a 1238221i bk11: 8836a 1231633i bk12: 8768a 1235610i bk13: 8924a 1228915i bk14: 8790a 1230975i bk15: 8896a 1231132i 
bw_dist = 0.011	0.257	0.000	0.527	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.6089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131141, Miss = 33759, Miss_rate = 0.257, Pending_hits = 22730, Reservation_fails = 4879
L2_cache_bank[1]: Access = 141829, Miss = 34311, Miss_rate = 0.242, Pending_hits = 25109, Reservation_fails = 4647
L2_cache_bank[2]: Access = 144754, Miss = 34104, Miss_rate = 0.236, Pending_hits = 25390, Reservation_fails = 5276
L2_cache_bank[3]: Access = 140087, Miss = 34247, Miss_rate = 0.244, Pending_hits = 24948, Reservation_fails = 3672
L2_cache_bank[4]: Access = 142313, Miss = 34319, Miss_rate = 0.241, Pending_hits = 25200, Reservation_fails = 5876
L2_cache_bank[5]: Access = 132951, Miss = 33742, Miss_rate = 0.254, Pending_hits = 22551, Reservation_fails = 5445
L2_cache_bank[6]: Access = 140687, Miss = 34260, Miss_rate = 0.244, Pending_hits = 25065, Reservation_fails = 3896
L2_cache_bank[7]: Access = 146937, Miss = 34091, Miss_rate = 0.232, Pending_hits = 25306, Reservation_fails = 4901
L2_cache_bank[8]: Access = 130911, Miss = 33761, Miss_rate = 0.258, Pending_hits = 22457, Reservation_fails = 4553
L2_cache_bank[9]: Access = 144799, Miss = 34326, Miss_rate = 0.237, Pending_hits = 25014, Reservation_fails = 5847
L2_cache_bank[10]: Access = 144720, Miss = 34086, Miss_rate = 0.236, Pending_hits = 25234, Reservation_fails = 6006
L2_cache_bank[11]: Access = 143339, Miss = 34278, Miss_rate = 0.239, Pending_hits = 25288, Reservation_fails = 6299
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131141, Miss = 33759 (0.257), PendingHit = 22730 (0.173)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 141829, Miss = 34311 (0.242), PendingHit = 25109 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144754, Miss = 34104 (0.236), PendingHit = 25390 (0.175)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140087, Miss = 34247 (0.244), PendingHit = 24948 (0.178)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 142313, Miss = 34319 (0.241), PendingHit = 25200 (0.177)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 132951, Miss = 33742 (0.254), PendingHit = 22551 (0.17)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140687, Miss = 34260 (0.244), PendingHit = 25065 (0.178)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146937, Miss = 34091 (0.232), PendingHit = 25306 (0.172)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130911, Miss = 33761 (0.258), PendingHit = 22457 (0.172)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144799, Miss = 34326 (0.237), PendingHit = 25014 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144720, Miss = 34086 (0.236), PendingHit = 25234 (0.174)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143339, Miss = 34278 (0.239), PendingHit = 25288 (0.176)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.241
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 701013
Stream 1: Misses  = 169064
Stream 2: Accesses  = 983455
Stream 2: Misses  = 240220
Stream 1+2: Accesses  = 1684468
Stream 1+2: Misses  = 409284
Total Accesses  = 1684468
MPKI-CORES
CORE_L2MPKI_0	0.640
CORE_L2MPKI_1	0.451
CORE_L2MPKI_2	0.370
CORE_L2MPKI_3	0.395
CORE_L2MPKI_4	0.401
CORE_L2MPKI_5	0.375
CORE_L2MPKI_6	0.328
CORE_L2MPKI_7	0.385
CORE_L2MPKI_8	0.371
CORE_L2MPKI_9	0.426
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.276
CORE_L2MPKI_12	0.271
CORE_L2MPKI_13	0.272
CORE_L2MPKI_14	0.267
CORE_L2MPKI_15	0.262
CORE_L2MPKI_16	0.272
CORE_L2MPKI_17	0.295
CORE_L2MPKI_18	0.262
CORE_L2MPKI_19	0.264
CORE_L2MPKI_20	0.260
CORE_L2MPKI_21	0.266
CORE_L2MPKI_22	0.274
CORE_L2MPKI_23	0.275
CORE_L2MPKI_24	0.258
CORE_L2MPKI_25	0.274
CORE_L2MPKI_26	0.263
CORE_L2MPKI_27	0.278
CORE_L2MPKI_28	0.278
CORE_L2MPKI_29	0.268
CORE_L2MPKI_30	0.267
CORE_L2MPKI_31	0.266
CORE_L2MPKI_32	0.262
CORE_L2MPKI_33	0.261
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.276
CORE_L2MPKI_36	0.265
CORE_L2MPKI_37	0.264
CORE_L2MPKI_38	0.269
CORE_L2MPKI_39	0.280
CORE_L2MPKI_40	0.281
CORE_L2MPKI_41	0.262
CORE_L2MPKI_42	0.279
CORE_L2MPKI_43	0.284
CORE_L2MPKI_44	0.250
CORE_L2MPKI_45	0.272
CORE_L2MPKI_46	0.272
CORE_L2MPKI_47	0.273
CORE_L2MPKI_48	0.262
CORE_L2MPKI_49	0.253
CORE_L2MPKI_50	0.258
CORE_L2MPKI_51	0.249
CORE_L2MPKI_52	0.251
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.247
CORE_L2MPKI_55	0.274
CORE_L2MPKI_56	0.281
CORE_L2MPKI_57	0.261
CORE_L2MPKI_58	0.263
CORE_L2MPKI_59	0.260
Avg_MPKI_Stream1= 0.318
Avg_MPKI_Stream2= 0.266
MISSES-CORES
CORE_MISSES_0	2763
CORE_MISSES_1	1392
CORE_MISSES_2	1448
CORE_MISSES_3	1199
CORE_MISSES_4	1532
CORE_MISSES_5	1167
CORE_MISSES_6	1214
CORE_MISSES_7	1121
CORE_MISSES_8	1333
CORE_MISSES_9	1450
CORE_MISSES_10	7485
CORE_MISSES_11	7672
CORE_MISSES_12	7460
CORE_MISSES_13	7509
CORE_MISSES_14	7459
CORE_MISSES_15	7301
CORE_MISSES_16	7557
CORE_MISSES_17	8209
CORE_MISSES_18	7301
CORE_MISSES_19	7284
CORE_MISSES_20	7477
CORE_MISSES_21	7944
CORE_MISSES_22	7780
CORE_MISSES_23	8251
CORE_MISSES_24	7451
CORE_MISSES_25	8310
CORE_MISSES_26	7580
CORE_MISSES_27	8376
CORE_MISSES_28	7995
CORE_MISSES_29	8044
CORE_MISSES_30	8059
CORE_MISSES_31	8059
CORE_MISSES_32	7940
CORE_MISSES_33	7881
CORE_MISSES_34	8095
CORE_MISSES_35	8247
CORE_MISSES_36	8043
CORE_MISSES_37	7945
CORE_MISSES_38	8166
CORE_MISSES_39	8414
CORE_MISSES_40	8468
CORE_MISSES_41	7845
CORE_MISSES_42	8408
CORE_MISSES_43	8615
CORE_MISSES_44	7504
CORE_MISSES_45	8158
CORE_MISSES_46	8173
CORE_MISSES_47	8256
CORE_MISSES_48	7795
CORE_MISSES_49	7557
CORE_MISSES_50	7756
CORE_MISSES_51	7522
CORE_MISSES_52	7607
CORE_MISSES_53	7774
CORE_MISSES_54	7434
CORE_MISSES_55	8242
CORE_MISSES_56	8551
CORE_MISSES_57	7871
CORE_MISSES_58	7948
CORE_MISSES_59	7887
L2_MISSES = 409284
L2_total_cache_accesses = 1684468
L2_total_cache_misses = 409284
L2_total_cache_miss_rate = 0.2430
L2_total_cache_pending_hits = 294292
L2_total_cache_reservation_fails = 61297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 742920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 274459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22285
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3542
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6191
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 953
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35240
L2_cache_data_port_util = 0.304
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6610100
icnt_total_pkts_simt_to_mem=2656064
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      33.2255
gpu_ipc_2 =    1413.4042
gpu_tot_sim_cycle_stream_1 = 1172388
gpu_tot_sim_cycle_stream_2 = 1172015
gpu_sim_insn_1 = 38953118
gpu_sim_insn_2 = 1656530932
gpu_sim_cycle = 1172391
gpu_sim_insn = 1695484050
gpu_ipc =    1446.1763
gpu_tot_sim_cycle = 1172391
gpu_tot_sim_insn = 1695484050
gpu_tot_ipc =    1446.1763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1843324
gpu_stall_icnt2sh    = 6154628
gpu_total_sim_rate=398094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32786444
	L1I_total_cache_misses = 87680
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9422, Miss = 6012, Miss_rate = 0.638, Pending_hits = 512, Reservation_fails = 85051
	L1D_cache_core[1]: Access = 7519, Miss = 4430, Miss_rate = 0.589, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8748, Miss = 5659, Miss_rate = 0.647, Pending_hits = 516, Reservation_fails = 95163
	L1D_cache_core[3]: Access = 7195, Miss = 4773, Miss_rate = 0.663, Pending_hits = 342, Reservation_fails = 79261
	L1D_cache_core[4]: Access = 8590, Miss = 5600, Miss_rate = 0.652, Pending_hits = 474, Reservation_fails = 83311
	L1D_cache_core[5]: Access = 7583, Miss = 4741, Miss_rate = 0.625, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8320, Miss = 5384, Miss_rate = 0.647, Pending_hits = 514, Reservation_fails = 89095
	L1D_cache_core[7]: Access = 7086, Miss = 4689, Miss_rate = 0.662, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 8034, Miss = 5265, Miss_rate = 0.655, Pending_hits = 399, Reservation_fails = 87414
	L1D_cache_core[9]: Access = 7879, Miss = 5127, Miss_rate = 0.651, Pending_hits = 425, Reservation_fails = 81930
	L1D_cache_core[10]: Access = 34658, Miss = 34389, Miss_rate = 0.992, Pending_hits = 58, Reservation_fails = 328254
	L1D_cache_core[11]: Access = 34514, Miss = 34260, Miss_rate = 0.993, Pending_hits = 29, Reservation_fails = 326509
	L1D_cache_core[12]: Access = 34607, Miss = 34299, Miss_rate = 0.991, Pending_hits = 46, Reservation_fails = 333314
	L1D_cache_core[13]: Access = 35317, Miss = 35086, Miss_rate = 0.993, Pending_hits = 23, Reservation_fails = 319720
	L1D_cache_core[14]: Access = 34994, Miss = 34675, Miss_rate = 0.991, Pending_hits = 43, Reservation_fails = 322256
	L1D_cache_core[15]: Access = 34320, Miss = 34069, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 329866
	L1D_cache_core[16]: Access = 35622, Miss = 35320, Miss_rate = 0.992, Pending_hits = 26, Reservation_fails = 325319
	L1D_cache_core[17]: Access = 34675, Miss = 34429, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 326665
	L1D_cache_core[18]: Access = 35250, Miss = 34951, Miss_rate = 0.992, Pending_hits = 52, Reservation_fails = 324237
	L1D_cache_core[19]: Access = 34841, Miss = 34640, Miss_rate = 0.994, Pending_hits = 62, Reservation_fails = 332472
	L1D_cache_core[20]: Access = 35182, Miss = 35086, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 324551
	L1D_cache_core[21]: Access = 37128, Miss = 37060, Miss_rate = 0.998, Pending_hits = 34, Reservation_fails = 340221
	L1D_cache_core[22]: Access = 36181, Miss = 36085, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 331717
	L1D_cache_core[23]: Access = 37134, Miss = 37108, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 339754
	L1D_cache_core[24]: Access = 34949, Miss = 34858, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 325000
	L1D_cache_core[25]: Access = 38072, Miss = 38041, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 331936
	L1D_cache_core[26]: Access = 35509, Miss = 35441, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 318701
	L1D_cache_core[27]: Access = 36767, Miss = 36747, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 335264
	L1D_cache_core[28]: Access = 35086, Miss = 34987, Miss_rate = 0.997, Pending_hits = 50, Reservation_fails = 330493
	L1D_cache_core[29]: Access = 36227, Miss = 36185, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 345305
	L1D_cache_core[30]: Access = 37010, Miss = 36964, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 339020
	L1D_cache_core[31]: Access = 36895, Miss = 36857, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 337745
	L1D_cache_core[32]: Access = 36160, Miss = 36106, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 337740
	L1D_cache_core[33]: Access = 35935, Miss = 35905, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 339127
	L1D_cache_core[34]: Access = 36220, Miss = 36194, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 335001
	L1D_cache_core[35]: Access = 36430, Miss = 36402, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 355610
	L1D_cache_core[36]: Access = 36121, Miss = 36096, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 342619
	L1D_cache_core[37]: Access = 36779, Miss = 36749, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 344973
	L1D_cache_core[38]: Access = 36746, Miss = 36711, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 336762
	L1D_cache_core[39]: Access = 36604, Miss = 36574, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 347879
	L1D_cache_core[40]: Access = 37479, Miss = 37450, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 351772
	L1D_cache_core[41]: Access = 36651, Miss = 36618, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 350239
	L1D_cache_core[42]: Access = 36958, Miss = 36925, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 341612
	L1D_cache_core[43]: Access = 36902, Miss = 36851, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 337441
	L1D_cache_core[44]: Access = 37113, Miss = 37085, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 347003
	L1D_cache_core[45]: Access = 36075, Miss = 36051, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 347872
	L1D_cache_core[46]: Access = 37015, Miss = 36995, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 350040
	L1D_cache_core[47]: Access = 36429, Miss = 36385, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 344058
	L1D_cache_core[48]: Access = 36805, Miss = 36780, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 356593
	L1D_cache_core[49]: Access = 35861, Miss = 35819, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 354065
	L1D_cache_core[50]: Access = 36717, Miss = 36681, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 344382
	L1D_cache_core[51]: Access = 36809, Miss = 36757, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 344321
	L1D_cache_core[52]: Access = 35698, Miss = 35658, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 342679
	L1D_cache_core[53]: Access = 36504, Miss = 36481, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 347543
	L1D_cache_core[54]: Access = 35962, Miss = 35922, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 346748
	L1D_cache_core[55]: Access = 37358, Miss = 37336, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 350480
	L1D_cache_core[56]: Access = 36350, Miss = 36324, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 337633
	L1D_cache_core[57]: Access = 37749, Miss = 37707, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 340740
	L1D_cache_core[58]: Access = 36956, Miss = 36918, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 348363
	L1D_cache_core[59]: Access = 36090, Miss = 36041, Miss_rate = 0.999, Pending_hits = 26, Reservation_fails = 344296
	L1D_total_cache_accesses = 1889790
	L1D_total_cache_misses = 1856738
	L1D_total_cache_miss_rate = 0.9825
	L1D_total_cache_pending_hits = 5548
	L1D_total_cache_reservation_fails = 17744661
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 4493724
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1370308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16854314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4492520
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 890347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32698764
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 87680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
92457, 32258, 2354, 2354, 2354, 2354, 2354, 2354, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 2051581088
gpgpu_n_tot_w_icount = 64111909
gpgpu_n_stall_shd_mem = 19162545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1370308
gpgpu_n_mem_write_global = 507278
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 15498496
gpgpu_n_store_insn = 5093600
gpgpu_n_shmem_insn = 93329256
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138903984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 229320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18931585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34916188	W0_Idle:20838630	W0_Scoreboard:19360929	W1:4264	W2:4004	W3:3744	W4:3484	W5:3224	W6:2964	W7:2704	W8:2444	W9:105972	W10:1924	W11:1664	W12:1404	W13:108028	W14:4271960	W15:520	W16:625053	W17:0	W18:316512	W19:0	W20:119448	W21:0	W22:0	W23:0	W24:8643078	W25:0	W26:325800	W27:0	W28:14481036	W29:0	W30:1065024	W31:0	W32:34017702
Warp Occupancy Distribution:
Stall:14428905	W0_Idle:19197684	W0_Scoreboard:9994316	W1:4264	W2:4004	W3:3744	W4:3484	W5:3224	W6:2964	W7:2704	W8:2444	W9:39590	W10:1924	W11:1664	W12:1404	W13:39286	W14:1670272	W15:520	W16:510133	W17:0	W18:113800	W19:0	W20:43134	W21:0	W22:0	W23:0	W24:3320062	W25:0	W26:116480	W27:0	W28:5647115	W29:0	W30:413920	W31:0	W32:13830319
Warp Occupancy Distribution:
Stall:20487283	W0_Idle:1640946	W0_Scoreboard:9366613	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:66382	W10:0	W11:0	W12:0	W13:68742	W14:2601688	W15:0	W16:114920	W17:0	W18:202712	W19:0	W20:76314	W21:0	W22:0	W23:0	W24:5323016	W25:0	W26:209320	W27:0	W28:8833921	W29:0	W30:651104	W31:0	W32:20187383
warp_utilization0: 0.460483
warp_utilization1: 0.371433
warp_utilization2: 0.548981
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10962464 {8:1370308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38883312 {40:175104,72:207758,136:124416,}
traffic_breakdown_coretomem[INST_ACC_R] = 73288 {8:9161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 186350192 {136:1370222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4058224 {8:507278,}
traffic_breakdown_memtocore[INST_ACC_R] = 1245624 {136:9159,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2149 
averagemflatency = 304 
averagemflatency_1 = 310 
averagemflatency_2= 300 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1172078 
mrq_lat_table:428741 	27556 	26144 	44381 	79823 	89121 	89624 	57885 	4728 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	801089 	918615 	152176 	5677 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	864787 	293242 	264466 	204898 	155305 	81372 	21772 	964 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	145287 	1087733 	136514 	748 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	54248 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	847 	1422 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107       102       113       107       109       114       105 
dram[1]:       107       117       103       105       102       102       108        98       105       103       112       101       108       110       103       107 
dram[2]:       103       102       106       107       108        96       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       101       109       109       100       109       106 
dram[4]:       101       103       105       101        99       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.966521 12.576223 14.009419 13.321482 13.048048 12.461646 12.935681 13.514286 11.096052  8.533334 10.839081  9.193516 12.094972  8.534323 11.464620  8.583489 
dram[1]: 12.473829 12.429161 11.652850 12.905444 11.490956 13.266766 14.189543 13.129230  8.694695  9.289080  8.744827 10.072316  9.739846  9.064420  9.171162  9.016932 
dram[2]: 12.352132 12.677510 12.730226 15.141397 10.986437 13.732909 12.730942 13.122671  8.672016 10.804878  8.977250 10.838217  8.678030 11.626684  8.381083 11.493261 
dram[3]: 11.495542 12.383356 11.592021 12.633941 11.615183 12.344011 12.553098 14.337190  9.214437  8.915897  9.215098  8.838485  8.914230  9.354430  8.860921  9.186070 
dram[4]: 12.741797 12.180217 14.608196 12.490960 14.133768 12.121585 13.345426 13.281493 11.131300  8.833503 11.896648  8.725698 12.692647  8.511111 11.423231  8.467472 
dram[5]: 13.624060 11.863338 12.319673 12.222222 12.511236 12.226832 15.317460 13.118462  9.027027  9.533991  9.515086  8.757367 10.566150  8.580524  9.318612  9.137374 
average row locality = 848076/77875 = 10.890222
average row locality_1 = 437233/50846 = 8.599162
average row locality_2 = 410843/27029 = 15.200082
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4689      4686      4631      4608      4628      4628      4753      4736      4768      4832      4779      4934      4797      5009      4822      5024 
dram[1]:      4686      4686      4630      4608      4628      4628      4734      4736      4840      4832      4892      4928      4896      5024      4906      5024 
dram[2]:      4685      4686      4630      4608      4628      4634      4734      4755      4830      4768      4930      4780      5007      4796      5024      4821 
dram[3]:      4684      4686      4630      4608      4628      4632      4734      4738      4830      4842      4926      4891      5022      4896      5024      4904 
dram[4]:      4684      4686      4630      4620      4629      4632      4752      4738      4768      4834      4781      4934      4798      5009      4825      5024 
dram[5]:      4660      4686      4632      4632      4628      4632      4736      4738      4840      4834      4891      4930      4896      5024      4907      5024 
total reads: 459027
bank skew: 5024/4608 = 1.09
chip skew: 76690/76316 = 1.00
number of total write accesses:
dram[0]:      4219      4306      4293      4384      4062      4307      3694      3778      3665      3872      3708      4140      3863      4191      3765      4126 
dram[1]:      4370      4350      4366      4400      4266      4274      3950      3798      3846      3844      3984      3986      3977      4122      3935      4029 
dram[2]:      4295      4277      4383      4280      4282      4004      3783      3696      3816      3649      4146      3728      4157      3831      4103      3707 
dram[3]:      4340      4391      4377      4400      4246      4231      3777      3936      3850      3851      3985      3974      4124      3972      4023      3933 
dram[4]:      4248      4303      4281      4361      4035      4241      3709      3802      3625      3867      3737      4132      3833      4183      3731      4087 
dram[5]:      4400      4342      4386      4388      4280      4208      3949      3789      3844      3861      3939      3985      3969      4140      3955      4022 
total reads: 389049
bank skew: 4400/3625 = 1.21
chip skew: 65497/64137 = 1.02
average mf latency per bank:
dram[0]:        565       606       562       607       580       616       700       747       642       679       623       670       635       682       615       654
dram[1]:        674       583       694       588       707       602       827       720       741       648       755       661       766       654       731       632
dram[2]:        622       573       619       575       624       608       758       733       691       666       666       652       687       670       672       637
dram[3]:        599       708       610       722       623       743       730       876       657       786       665       803       654       808       643       763
dram[4]:        540       643       539       650       563       657       689       790       639       705       624       706       637       714       604       682
dram[5]:        661       640       671       636       692       658       810       793       743       685       758       701       774       682       732       670
maximum mf latency per bank:
dram[0]:       1488      1448      1760      2028      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1398      1399      1947      1687      1501      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      2133      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1997      1678      1490      1393      1516      1203      1376      1598      1674      1366      1876      1217      1666
dram[4]:       1357      1613      1374      2149      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1269917 n_act=12540 n_pre=12524 n_req=117544 n_req_1=4182 n_req_2=113362 n_req_3=0 n_rd=152648 n_write=99926 bw_util=0.2666 bw_util_1=0.009663 bw_util_2=0.2569 bw_util_3=0 blp=2.363543 blp_1= 1.254566 blp_2= 1.986985 blp_3= -nan
 n_activity=1228248 dram_eff=0.3359 dram_eff_1=0.01218 dram_eff_2=0.3237 dram_eff_3=0
bk0: 9378a 1386649i bk1: 9372a 1380897i bk2: 9262a 1385994i bk3: 9216a 1380535i bk4: 9256a 1388035i bk5: 9256a 1383096i bk6: 9506a 1392100i bk7: 9472a 1391521i bk8: 9536a 1399577i bk9: 9664a 1389028i bk10: 9558a 1393778i bk11: 9868a 1381249i bk12: 9594a 1389648i bk13: 10018a 1375366i bk14: 9644a 1386840i bk15: 10048a 1370140i 
bw_dist = 0.010	0.257	0.000	0.527	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.71452
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1265892 n_act=13351 n_pre=13335 n_req=118489 n_req_1=4291 n_req_2=114198 n_req_3=0 n_rd=153356 n_write=101621 bw_util=0.2683 bw_util_1=0.01012 bw_util_2=0.2582 bw_util_3=0 blp=2.387229 blp_1= 1.185493 blp_2= 2.005207 blp_3= -nan
 n_activity=1231685 dram_eff=0.3371 dram_eff_1=0.01271 dram_eff_2=0.3244 dram_eff_3=0
bk0: 9372a 1383227i bk1: 9372a 1379479i bk2: 9260a 1379309i bk3: 9216a 1377004i bk4: 9256a 1382899i bk5: 9256a 1383290i bk6: 9468a 1394808i bk7: 9472a 1388461i bk8: 9680a 1393188i bk9: 9664a 1390342i bk10: 9784a 1384083i bk11: 9856a 1384005i bk12: 9792a 1383825i bk13: 10048a 1378827i bk14: 9812a 1378465i bk15: 10048a 1374824i 
bw_dist = 0.010	0.258	0.000	0.528	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1269907 n_act=12683 n_pre=12667 n_req=117303 n_req_1=4180 n_req_2=113123 n_req_3=0 n_rd=152632 n_write=99666 bw_util=0.2662 bw_util_1=0.009647 bw_util_2=0.2566 bw_util_3=0 blp=2.354046 blp_1= 1.265433 blp_2= 1.980996 blp_3= -nan
 n_activity=1227786 dram_eff=0.3356 dram_eff_1=0.01216 dram_eff_2=0.3234 dram_eff_3=0
bk0: 9370a 1384558i bk1: 9372a 1381366i bk2: 9260a 1383807i bk3: 9216a 1383772i bk4: 9256a 1385134i bk5: 9268a 1386974i bk6: 9468a 1396646i bk7: 9510a 1390612i bk8: 9660a 1393331i bk9: 9536a 1393913i bk10: 9860a 1386557i bk11: 9560a 1389957i bk12: 10014a 1379871i bk13: 9592a 1385384i bk14: 10048a 1375381i bk15: 9642a 1383493i 
bw_dist = 0.010	0.257	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.71443
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1265445 n_act=13617 n_pre=13601 n_req=118361 n_req_1=4292 n_req_2=114069 n_req_3=0 n_rd=153350 n_write=101542 bw_util=0.2681 bw_util_1=0.01011 bw_util_2=0.258 bw_util_3=0 blp=2.399520 blp_1= 1.186613 blp_2= 2.009874 blp_3= -nan
 n_activity=1234775 dram_eff=0.336 dram_eff_1=0.01267 dram_eff_2=0.3233 dram_eff_3=0
bk0: 9368a 1382926i bk1: 9372a 1376576i bk2: 9260a 1379865i bk3: 9216a 1373749i bk4: 9256a 1382972i bk5: 9264a 1381250i bk6: 9468a 1391509i bk7: 9476a 1389611i bk8: 9660a 1394673i bk9: 9684a 1387882i bk10: 9852a 1386188i bk11: 9782a 1380267i bk12: 10044a 1379836i bk13: 9792a 1377134i bk14: 10048a 1378952i bk15: 9808a 1373116i 
bw_dist = 0.010	0.258	0.000	0.530	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.68324
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1270239 n_act=12469 n_pre=12453 n_req=117381 n_req_1=4208 n_req_2=113173 n_req_3=0 n_rd=152688 n_write=99706 bw_util=0.2664 bw_util_1=0.009713 bw_util_2=0.2567 bw_util_3=0 blp=2.369155 blp_1= 1.261695 blp_2= 1.997877 blp_3= -nan
 n_activity=1226471 dram_eff=0.3361 dram_eff_1=0.01226 dram_eff_2=0.3239 dram_eff_3=0
bk0: 9368a 1385108i bk1: 9372a 1378927i bk2: 9260a 1384893i bk3: 9240a 1378753i bk4: 9258a 1389136i bk5: 9264a 1383642i bk6: 9504a 1392636i bk7: 9476a 1393773i bk8: 9536a 1401192i bk9: 9668a 1390058i bk10: 9562a 1396206i bk11: 9868a 1379428i bk12: 9596a 1391849i bk13: 10018a 1373128i bk14: 9650a 1386028i bk15: 10048a 1369382i 
bw_dist = 0.010	0.257	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69446
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1266160 n_act=13216 n_pre=13200 n_req=118484 n_req_1=4263 n_req_2=114221 n_req_3=0 n_rd=153380 n_write=101599 bw_util=0.2684 bw_util_1=0.01004 bw_util_2=0.2583 bw_util_3=0 blp=2.405012 blp_1= 1.180372 blp_2= 2.024122 blp_3= -nan
 n_activity=1230326 dram_eff=0.3376 dram_eff_1=0.01263 dram_eff_2=0.3249 dram_eff_3=0
bk0: 9320a 1383297i bk1: 9372a 1379381i bk2: 9264a 1379773i bk3: 9264a 1375139i bk4: 9256a 1381956i bk5: 9264a 1381875i bk6: 9472a 1394569i bk7: 9476a 1390042i bk8: 9680a 1390546i bk9: 9668a 1391008i bk10: 9782a 1387258i bk11: 9860a 1379137i bk12: 9792a 1384523i bk13: 10048a 1373708i bk14: 9814a 1379160i bk15: 10048a 1375053i 
bw_dist = 0.010	0.258	0.000	0.527	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146878, Miss = 37867, Miss_rate = 0.258, Pending_hits = 25430, Reservation_fails = 5080
L2_cache_bank[1]: Access = 158776, Miss = 38457, Miss_rate = 0.242, Pending_hits = 28161, Reservation_fails = 4719
L2_cache_bank[2]: Access = 162041, Miss = 38212, Miss_rate = 0.236, Pending_hits = 28707, Reservation_fails = 5702
L2_cache_bank[3]: Access = 157096, Miss = 38466, Miss_rate = 0.245, Pending_hits = 28291, Reservation_fails = 3793
L2_cache_bank[4]: Access = 159322, Miss = 38468, Miss_rate = 0.241, Pending_hits = 28281, Reservation_fails = 6245
L2_cache_bank[5]: Access = 148919, Miss = 37848, Miss_rate = 0.254, Pending_hits = 25275, Reservation_fails = 5749
L2_cache_bank[6]: Access = 157753, Miss = 38478, Miss_rate = 0.244, Pending_hits = 28387, Reservation_fails = 4192
L2_cache_bank[7]: Access = 164493, Miss = 38197, Miss_rate = 0.232, Pending_hits = 28559, Reservation_fails = 5081
L2_cache_bank[8]: Access = 146602, Miss = 37867, Miss_rate = 0.258, Pending_hits = 25146, Reservation_fails = 4926
L2_cache_bank[9]: Access = 162117, Miss = 38477, Miss_rate = 0.237, Pending_hits = 28116, Reservation_fails = 6149
L2_cache_bank[10]: Access = 161992, Miss = 38190, Miss_rate = 0.236, Pending_hits = 28491, Reservation_fails = 6301
L2_cache_bank[11]: Access = 160748, Miss = 38502, Miss_rate = 0.240, Pending_hits = 28640, Reservation_fails = 6678
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146878, Miss = 37867 (0.258), PendingHit = 25430 (0.173)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158776, Miss = 38457 (0.242), PendingHit = 28161 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162041, Miss = 38212 (0.236), PendingHit = 28707 (0.177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157096, Miss = 38466 (0.245), PendingHit = 28291 (0.18)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 159322, Miss = 38468 (0.241), PendingHit = 28281 (0.178)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148919, Miss = 37848 (0.254), PendingHit = 25275 (0.17)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157753, Miss = 38478 (0.244), PendingHit = 28387 (0.18)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164493, Miss = 38197 (0.232), PendingHit = 28559 (0.174)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146602, Miss = 37867 (0.258), PendingHit = 25146 (0.172)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162117, Miss = 38477 (0.237), PendingHit = 28116 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161992, Miss = 38190 (0.236), PendingHit = 28491 (0.176)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160748, Miss = 38502 (0.24), PendingHit = 28640 (0.178)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.242
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 785315
Stream 1: Misses  = 190434
Stream 2: Accesses  = 1101422
Stream 2: Misses  = 268595
Stream 1+2: Accesses  = 1886737
Stream 1+2: Misses  = 459029
Total Accesses  = 1886737
MPKI-CORES
CORE_L2MPKI_0	0.656
CORE_L2MPKI_1	0.450
CORE_L2MPKI_2	0.387
CORE_L2MPKI_3	0.397
CORE_L2MPKI_4	0.412
CORE_L2MPKI_5	0.374
CORE_L2MPKI_6	0.329
CORE_L2MPKI_7	0.387
CORE_L2MPKI_8	0.370
CORE_L2MPKI_9	0.423
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.278
CORE_L2MPKI_12	0.268
CORE_L2MPKI_13	0.280
CORE_L2MPKI_14	0.266
CORE_L2MPKI_15	0.254
CORE_L2MPKI_16	0.279
CORE_L2MPKI_17	0.292
CORE_L2MPKI_18	0.261
CORE_L2MPKI_19	0.270
CORE_L2MPKI_20	0.262
CORE_L2MPKI_21	0.266
CORE_L2MPKI_22	0.275
CORE_L2MPKI_23	0.273
CORE_L2MPKI_24	0.264
CORE_L2MPKI_25	0.273
CORE_L2MPKI_26	0.268
CORE_L2MPKI_27	0.275
CORE_L2MPKI_28	0.272
CORE_L2MPKI_29	0.275
CORE_L2MPKI_30	0.264
CORE_L2MPKI_31	0.267
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.256
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.273
CORE_L2MPKI_36	0.264
CORE_L2MPKI_37	0.268
CORE_L2MPKI_38	0.272
CORE_L2MPKI_39	0.282
CORE_L2MPKI_40	0.277
CORE_L2MPKI_41	0.260
CORE_L2MPKI_42	0.281
CORE_L2MPKI_43	0.280
CORE_L2MPKI_44	0.257
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.267
CORE_L2MPKI_47	0.273
CORE_L2MPKI_48	0.263
CORE_L2MPKI_49	0.247
CORE_L2MPKI_50	0.256
CORE_L2MPKI_51	0.246
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.257
CORE_L2MPKI_54	0.254
CORE_L2MPKI_55	0.278
CORE_L2MPKI_56	0.283
CORE_L2MPKI_57	0.260
CORE_L2MPKI_58	0.263
CORE_L2MPKI_59	0.259
Avg_MPKI_Stream1= 0.320
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2975
CORE_MISSES_1	1393
CORE_MISSES_2	1589
CORE_MISSES_3	1217
CORE_MISSES_4	1644
CORE_MISSES_5	1167
CORE_MISSES_6	1259
CORE_MISSES_7	1138
CORE_MISSES_8	1352
CORE_MISSES_9	1463
CORE_MISSES_10	8491
CORE_MISSES_11	8793
CORE_MISSES_12	8372
CORE_MISSES_13	8766
CORE_MISSES_14	8430
CORE_MISSES_15	8019
CORE_MISSES_16	8800
CORE_MISSES_17	9243
CORE_MISSES_18	8259
CORE_MISSES_19	8463
CORE_MISSES_20	8502
CORE_MISSES_21	8946
CORE_MISSES_22	8853
CORE_MISSES_23	9212
CORE_MISSES_24	8604
CORE_MISSES_25	9310
CORE_MISSES_26	8735
CORE_MISSES_27	9332
CORE_MISSES_28	8833
CORE_MISSES_29	9274
CORE_MISSES_30	8907
CORE_MISSES_31	9081
CORE_MISSES_32	8807
CORE_MISSES_33	8673
CORE_MISSES_34	9043
CORE_MISSES_35	9149
CORE_MISSES_36	8949
CORE_MISSES_37	9056
CORE_MISSES_38	9256
CORE_MISSES_39	9489
CORE_MISSES_40	9363
CORE_MISSES_41	8716
CORE_MISSES_42	9483
CORE_MISSES_43	9505
CORE_MISSES_44	8681
CORE_MISSES_45	8898
CORE_MISSES_46	8985
CORE_MISSES_47	9229
CORE_MISSES_48	8780
CORE_MISSES_49	8288
CORE_MISSES_50	8619
CORE_MISSES_51	8317
CORE_MISSES_52	8595
CORE_MISSES_53	8652
CORE_MISSES_54	8564
CORE_MISSES_55	9369
CORE_MISSES_56	9640
CORE_MISSES_57	8819
CORE_MISSES_58	8882
CORE_MISSES_59	8800
L2_MISSES = 459029
L2_total_cache_accesses = 1886737
L2_total_cache_misses = 459029
L2_total_cache_miss_rate = 0.2433
L2_total_cache_pending_hits = 331484
L2_total_cache_reservation_fails = 64615
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 830761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 307510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23836
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 258743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 150440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3912
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6672
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1413
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1076
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36637
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7404363
icnt_total_pkts_simt_to_mem=2975091
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      33.2255
gpu_ipc_2 =    1413.4042
gpu_tot_sim_cycle_stream_1 = 1172388
gpu_tot_sim_cycle_stream_2 = 1172015
gpu_sim_insn_1 = 38953118
gpu_sim_insn_2 = 1656530932
gpu_sim_cycle = 1172391
gpu_sim_insn = 1695484050
gpu_ipc =    1446.1763
gpu_tot_sim_cycle = 1172391
gpu_tot_sim_insn = 1695484050
gpu_tot_ipc =    1446.1763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1843324
gpu_stall_icnt2sh    = 6154628
gpu_total_sim_rate=398094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32786444
	L1I_total_cache_misses = 87680
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9422, Miss = 6012, Miss_rate = 0.638, Pending_hits = 512, Reservation_fails = 85051
	L1D_cache_core[1]: Access = 7519, Miss = 4430, Miss_rate = 0.589, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8748, Miss = 5659, Miss_rate = 0.647, Pending_hits = 516, Reservation_fails = 95163
	L1D_cache_core[3]: Access = 7195, Miss = 4773, Miss_rate = 0.663, Pending_hits = 342, Reservation_fails = 79261
	L1D_cache_core[4]: Access = 8590, Miss = 5600, Miss_rate = 0.652, Pending_hits = 474, Reservation_fails = 83311
	L1D_cache_core[5]: Access = 7583, Miss = 4741, Miss_rate = 0.625, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8320, Miss = 5384, Miss_rate = 0.647, Pending_hits = 514, Reservation_fails = 89095
	L1D_cache_core[7]: Access = 7086, Miss = 4689, Miss_rate = 0.662, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 8034, Miss = 5265, Miss_rate = 0.655, Pending_hits = 399, Reservation_fails = 87414
	L1D_cache_core[9]: Access = 7879, Miss = 5127, Miss_rate = 0.651, Pending_hits = 425, Reservation_fails = 81930
	L1D_cache_core[10]: Access = 34658, Miss = 34389, Miss_rate = 0.992, Pending_hits = 58, Reservation_fails = 328254
	L1D_cache_core[11]: Access = 34514, Miss = 34260, Miss_rate = 0.993, Pending_hits = 29, Reservation_fails = 326509
	L1D_cache_core[12]: Access = 34607, Miss = 34299, Miss_rate = 0.991, Pending_hits = 46, Reservation_fails = 333314
	L1D_cache_core[13]: Access = 35317, Miss = 35086, Miss_rate = 0.993, Pending_hits = 23, Reservation_fails = 319720
	L1D_cache_core[14]: Access = 34994, Miss = 34675, Miss_rate = 0.991, Pending_hits = 43, Reservation_fails = 322256
	L1D_cache_core[15]: Access = 34320, Miss = 34069, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 329866
	L1D_cache_core[16]: Access = 35622, Miss = 35320, Miss_rate = 0.992, Pending_hits = 26, Reservation_fails = 325319
	L1D_cache_core[17]: Access = 34675, Miss = 34429, Miss_rate = 0.993, Pending_hits = 36, Reservation_fails = 326665
	L1D_cache_core[18]: Access = 35250, Miss = 34951, Miss_rate = 0.992, Pending_hits = 52, Reservation_fails = 324237
	L1D_cache_core[19]: Access = 34841, Miss = 34640, Miss_rate = 0.994, Pending_hits = 62, Reservation_fails = 332472
	L1D_cache_core[20]: Access = 35182, Miss = 35086, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 324551
	L1D_cache_core[21]: Access = 37128, Miss = 37060, Miss_rate = 0.998, Pending_hits = 34, Reservation_fails = 340221
	L1D_cache_core[22]: Access = 36181, Miss = 36085, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 331717
	L1D_cache_core[23]: Access = 37134, Miss = 37108, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 339754
	L1D_cache_core[24]: Access = 34949, Miss = 34858, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 325000
	L1D_cache_core[25]: Access = 38072, Miss = 38041, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 331936
	L1D_cache_core[26]: Access = 35509, Miss = 35441, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 318701
	L1D_cache_core[27]: Access = 36767, Miss = 36747, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 335264
	L1D_cache_core[28]: Access = 35086, Miss = 34987, Miss_rate = 0.997, Pending_hits = 50, Reservation_fails = 330493
	L1D_cache_core[29]: Access = 36227, Miss = 36185, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 345305
	L1D_cache_core[30]: Access = 37010, Miss = 36964, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 339020
	L1D_cache_core[31]: Access = 36895, Miss = 36857, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 337745
	L1D_cache_core[32]: Access = 36160, Miss = 36106, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 337740
	L1D_cache_core[33]: Access = 35935, Miss = 35905, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 339127
	L1D_cache_core[34]: Access = 36220, Miss = 36194, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 335001
	L1D_cache_core[35]: Access = 36430, Miss = 36402, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 355610
	L1D_cache_core[36]: Access = 36121, Miss = 36096, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 342619
	L1D_cache_core[37]: Access = 36779, Miss = 36749, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 344973
	L1D_cache_core[38]: Access = 36746, Miss = 36711, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 336762
	L1D_cache_core[39]: Access = 36604, Miss = 36574, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 347879
	L1D_cache_core[40]: Access = 37479, Miss = 37450, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 351772
	L1D_cache_core[41]: Access = 36651, Miss = 36618, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 350239
	L1D_cache_core[42]: Access = 36958, Miss = 36925, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 341612
	L1D_cache_core[43]: Access = 36902, Miss = 36851, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 337441
	L1D_cache_core[44]: Access = 37113, Miss = 37085, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 347003
	L1D_cache_core[45]: Access = 36075, Miss = 36051, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 347872
	L1D_cache_core[46]: Access = 37015, Miss = 36995, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 350040
	L1D_cache_core[47]: Access = 36429, Miss = 36385, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 344058
	L1D_cache_core[48]: Access = 36805, Miss = 36780, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 356593
	L1D_cache_core[49]: Access = 35861, Miss = 35819, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 354065
	L1D_cache_core[50]: Access = 36717, Miss = 36681, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 344382
	L1D_cache_core[51]: Access = 36809, Miss = 36757, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 344321
	L1D_cache_core[52]: Access = 35698, Miss = 35658, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 342679
	L1D_cache_core[53]: Access = 36504, Miss = 36481, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 347543
	L1D_cache_core[54]: Access = 35962, Miss = 35922, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 346748
	L1D_cache_core[55]: Access = 37358, Miss = 37336, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 350480
	L1D_cache_core[56]: Access = 36350, Miss = 36324, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 337633
	L1D_cache_core[57]: Access = 37749, Miss = 37707, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 340740
	L1D_cache_core[58]: Access = 36956, Miss = 36918, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 348363
	L1D_cache_core[59]: Access = 36090, Miss = 36041, Miss_rate = 0.999, Pending_hits = 26, Reservation_fails = 344296
	L1D_total_cache_accesses = 1889790
	L1D_total_cache_misses = 1856738
	L1D_total_cache_miss_rate = 0.9825
	L1D_total_cache_pending_hits = 5548
	L1D_total_cache_reservation_fails = 17744661
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 4493724
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1370308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16854314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4492520
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 890347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32698764
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 87680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
92457, 32258, 2354, 2354, 2354, 2354, 2354, 2354, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 2051581088
gpgpu_n_tot_w_icount = 64111909
gpgpu_n_stall_shd_mem = 19162545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1370308
gpgpu_n_mem_write_global = 507278
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 15498496
gpgpu_n_store_insn = 5093600
gpgpu_n_shmem_insn = 93329256
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138903984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 229320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18931585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34916188	W0_Idle:20838630	W0_Scoreboard:19360929	W1:4264	W2:4004	W3:3744	W4:3484	W5:3224	W6:2964	W7:2704	W8:2444	W9:105972	W10:1924	W11:1664	W12:1404	W13:108028	W14:4271960	W15:520	W16:625053	W17:0	W18:316512	W19:0	W20:119448	W21:0	W22:0	W23:0	W24:8643078	W25:0	W26:325800	W27:0	W28:14481036	W29:0	W30:1065024	W31:0	W32:34017702
Warp Occupancy Distribution:
Stall:14428905	W0_Idle:19197684	W0_Scoreboard:9994316	W1:4264	W2:4004	W3:3744	W4:3484	W5:3224	W6:2964	W7:2704	W8:2444	W9:39590	W10:1924	W11:1664	W12:1404	W13:39286	W14:1670272	W15:520	W16:510133	W17:0	W18:113800	W19:0	W20:43134	W21:0	W22:0	W23:0	W24:3320062	W25:0	W26:116480	W27:0	W28:5647115	W29:0	W30:413920	W31:0	W32:13830319
Warp Occupancy Distribution:
Stall:20487283	W0_Idle:1640946	W0_Scoreboard:9366613	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:66382	W10:0	W11:0	W12:0	W13:68742	W14:2601688	W15:0	W16:114920	W17:0	W18:202712	W19:0	W20:76314	W21:0	W22:0	W23:0	W24:5323016	W25:0	W26:209320	W27:0	W28:8833921	W29:0	W30:651104	W31:0	W32:20187383
warp_utilization0: 0.460483
warp_utilization1: 0.371433
warp_utilization2: 0.548981
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10962464 {8:1370308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38883312 {40:175104,72:207758,136:124416,}
traffic_breakdown_coretomem[INST_ACC_R] = 73288 {8:9161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 186350192 {136:1370222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4058224 {8:507278,}
traffic_breakdown_memtocore[INST_ACC_R] = 1245624 {136:9159,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2149 
averagemflatency = 304 
averagemflatency_1 = 310 
averagemflatency_2= 300 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1172078 
mrq_lat_table:428741 	27556 	26144 	44381 	79823 	89121 	89624 	57885 	4728 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	801089 	918615 	152176 	5677 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	864787 	293242 	264466 	204898 	155305 	81372 	21772 	964 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	145287 	1087733 	136514 	748 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	54248 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	847 	1422 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       100       107        99       109       104       107       102       113       107       109       114       105 
dram[1]:       107       117       103       105       102       102       108        98       105       103       112       101       108       110       103       107 
dram[2]:       103       102       106       107       108        96       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       101       109       109       100       109       106 
dram[4]:       101       103       105       101        99       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       101       101       107       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 12.966521 12.576223 14.009419 13.321482 13.048048 12.461646 12.935681 13.514286 11.096052  8.533334 10.839081  9.193516 12.094972  8.534323 11.464620  8.583489 
dram[1]: 12.473829 12.429161 11.652850 12.905444 11.490956 13.266766 14.189543 13.129230  8.694695  9.289080  8.744827 10.072316  9.739846  9.064420  9.171162  9.016932 
dram[2]: 12.352132 12.677510 12.730226 15.141397 10.986437 13.732909 12.730942 13.122671  8.672016 10.804878  8.977250 10.838217  8.678030 11.626684  8.381083 11.493261 
dram[3]: 11.495542 12.383356 11.592021 12.633941 11.615183 12.344011 12.553098 14.337190  9.214437  8.915897  9.215098  8.838485  8.914230  9.354430  8.860921  9.186070 
dram[4]: 12.741797 12.180217 14.608196 12.490960 14.133768 12.121585 13.345426 13.281493 11.131300  8.833503 11.896648  8.725698 12.692647  8.511111 11.423231  8.467472 
dram[5]: 13.624060 11.863338 12.319673 12.222222 12.511236 12.226832 15.317460 13.118462  9.027027  9.533991  9.515086  8.757367 10.566150  8.580524  9.318612  9.137374 
average row locality = 848076/77875 = 10.890222
average row locality_1 = 437233/50846 = 8.599162
average row locality_2 = 410843/27029 = 15.200082
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4689      4686      4631      4608      4628      4628      4753      4736      4768      4832      4779      4934      4797      5009      4822      5024 
dram[1]:      4686      4686      4630      4608      4628      4628      4734      4736      4840      4832      4892      4928      4896      5024      4906      5024 
dram[2]:      4685      4686      4630      4608      4628      4634      4734      4755      4830      4768      4930      4780      5007      4796      5024      4821 
dram[3]:      4684      4686      4630      4608      4628      4632      4734      4738      4830      4842      4926      4891      5022      4896      5024      4904 
dram[4]:      4684      4686      4630      4620      4629      4632      4752      4738      4768      4834      4781      4934      4798      5009      4825      5024 
dram[5]:      4660      4686      4632      4632      4628      4632      4736      4738      4840      4834      4891      4930      4896      5024      4907      5024 
total reads: 459027
bank skew: 5024/4608 = 1.09
chip skew: 76690/76316 = 1.00
number of total write accesses:
dram[0]:      4219      4306      4293      4384      4062      4307      3694      3778      3665      3872      3708      4140      3863      4191      3765      4126 
dram[1]:      4370      4350      4366      4400      4266      4274      3950      3798      3846      3844      3984      3986      3977      4122      3935      4029 
dram[2]:      4295      4277      4383      4280      4282      4004      3783      3696      3816      3649      4146      3728      4157      3831      4103      3707 
dram[3]:      4340      4391      4377      4400      4246      4231      3777      3936      3850      3851      3985      3974      4124      3972      4023      3933 
dram[4]:      4248      4303      4281      4361      4035      4241      3709      3802      3625      3867      3737      4132      3833      4183      3731      4087 
dram[5]:      4400      4342      4386      4388      4280      4208      3949      3789      3844      3861      3939      3985      3969      4140      3955      4022 
total reads: 389049
bank skew: 4400/3625 = 1.21
chip skew: 65497/64137 = 1.02
average mf latency per bank:
dram[0]:        565       606       562       607       580       616       700       747       642       679       623       670       635       682       615       654
dram[1]:        674       583       694       588       707       602       827       720       741       648       755       661       766       654       731       632
dram[2]:        622       573       619       575       624       608       758       733       691       666       666       652       687       670       672       637
dram[3]:        599       708       610       722       623       743       730       876       657       786       665       803       654       808       643       763
dram[4]:        540       643       539       650       563       657       689       790       639       705       624       706       637       714       604       682
dram[5]:        661       640       671       636       692       658       810       793       743       685       758       701       774       682       732       670
maximum mf latency per bank:
dram[0]:       1488      1448      1760      2028      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1398      1399      1947      1687      1501      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      2133      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1997      1678      1490      1393      1516      1203      1376      1598      1674      1366      1876      1217      1666
dram[4]:       1357      1613      1374      2149      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1269917 n_act=12540 n_pre=12524 n_req=117544 n_req_1=4182 n_req_2=113362 n_req_3=0 n_rd=152648 n_write=99926 bw_util=0.2666 bw_util_1=0.009663 bw_util_2=0.2569 bw_util_3=0 blp=2.363543 blp_1= 1.254566 blp_2= 1.986985 blp_3= -nan
 n_activity=1228248 dram_eff=0.3359 dram_eff_1=0.01218 dram_eff_2=0.3237 dram_eff_3=0
bk0: 9378a 1386649i bk1: 9372a 1380897i bk2: 9262a 1385994i bk3: 9216a 1380535i bk4: 9256a 1388035i bk5: 9256a 1383096i bk6: 9506a 1392100i bk7: 9472a 1391521i bk8: 9536a 1399577i bk9: 9664a 1389028i bk10: 9558a 1393778i bk11: 9868a 1381249i bk12: 9594a 1389648i bk13: 10018a 1375366i bk14: 9644a 1386840i bk15: 10048a 1370140i 
bw_dist = 0.010	0.257	0.000	0.527	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.71452
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1265892 n_act=13351 n_pre=13335 n_req=118489 n_req_1=4291 n_req_2=114198 n_req_3=0 n_rd=153356 n_write=101621 bw_util=0.2683 bw_util_1=0.01012 bw_util_2=0.2582 bw_util_3=0 blp=2.387229 blp_1= 1.185493 blp_2= 2.005207 blp_3= -nan
 n_activity=1231685 dram_eff=0.3371 dram_eff_1=0.01271 dram_eff_2=0.3244 dram_eff_3=0
bk0: 9372a 1383227i bk1: 9372a 1379479i bk2: 9260a 1379309i bk3: 9216a 1377004i bk4: 9256a 1382899i bk5: 9256a 1383290i bk6: 9468a 1394808i bk7: 9472a 1388461i bk8: 9680a 1393188i bk9: 9664a 1390342i bk10: 9784a 1384083i bk11: 9856a 1384005i bk12: 9792a 1383825i bk13: 10048a 1378827i bk14: 9812a 1378465i bk15: 10048a 1374824i 
bw_dist = 0.010	0.258	0.000	0.528	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65768
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1269907 n_act=12683 n_pre=12667 n_req=117303 n_req_1=4180 n_req_2=113123 n_req_3=0 n_rd=152632 n_write=99666 bw_util=0.2662 bw_util_1=0.009647 bw_util_2=0.2566 bw_util_3=0 blp=2.354046 blp_1= 1.265433 blp_2= 1.980996 blp_3= -nan
 n_activity=1227786 dram_eff=0.3356 dram_eff_1=0.01216 dram_eff_2=0.3234 dram_eff_3=0
bk0: 9370a 1384558i bk1: 9372a 1381366i bk2: 9260a 1383807i bk3: 9216a 1383772i bk4: 9256a 1385134i bk5: 9268a 1386974i bk6: 9468a 1396646i bk7: 9510a 1390612i bk8: 9660a 1393331i bk9: 9536a 1393913i bk10: 9860a 1386557i bk11: 9560a 1389957i bk12: 10014a 1379871i bk13: 9592a 1385384i bk14: 10048a 1375381i bk15: 9642a 1383493i 
bw_dist = 0.010	0.257	0.000	0.527	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.71443
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1265445 n_act=13617 n_pre=13601 n_req=118361 n_req_1=4292 n_req_2=114069 n_req_3=0 n_rd=153350 n_write=101542 bw_util=0.2681 bw_util_1=0.01011 bw_util_2=0.258 bw_util_3=0 blp=2.399520 blp_1= 1.186613 blp_2= 2.009874 blp_3= -nan
 n_activity=1234775 dram_eff=0.336 dram_eff_1=0.01267 dram_eff_2=0.3233 dram_eff_3=0
bk0: 9368a 1382926i bk1: 9372a 1376576i bk2: 9260a 1379865i bk3: 9216a 1373749i bk4: 9256a 1382972i bk5: 9264a 1381250i bk6: 9468a 1391509i bk7: 9476a 1389611i bk8: 9660a 1394673i bk9: 9684a 1387882i bk10: 9852a 1386188i bk11: 9782a 1380267i bk12: 10044a 1379836i bk13: 9792a 1377134i bk14: 10048a 1378952i bk15: 9808a 1373116i 
bw_dist = 0.010	0.258	0.000	0.530	0.202
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.68324
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1270239 n_act=12469 n_pre=12453 n_req=117381 n_req_1=4208 n_req_2=113173 n_req_3=0 n_rd=152688 n_write=99706 bw_util=0.2664 bw_util_1=0.009713 bw_util_2=0.2567 bw_util_3=0 blp=2.369155 blp_1= 1.261695 blp_2= 1.997877 blp_3= -nan
 n_activity=1226471 dram_eff=0.3361 dram_eff_1=0.01226 dram_eff_2=0.3239 dram_eff_3=0
bk0: 9368a 1385108i bk1: 9372a 1378927i bk2: 9260a 1384893i bk3: 9240a 1378753i bk4: 9258a 1389136i bk5: 9264a 1383642i bk6: 9504a 1392636i bk7: 9476a 1393773i bk8: 9536a 1401192i bk9: 9668a 1390058i bk10: 9562a 1396206i bk11: 9868a 1379428i bk12: 9596a 1391849i bk13: 10018a 1373128i bk14: 9650a 1386028i bk15: 10048a 1369382i 
bw_dist = 0.010	0.257	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69446
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1547555 n_nop=1266160 n_act=13216 n_pre=13200 n_req=118484 n_req_1=4263 n_req_2=114221 n_req_3=0 n_rd=153380 n_write=101599 bw_util=0.2684 bw_util_1=0.01004 bw_util_2=0.2583 bw_util_3=0 blp=2.405012 blp_1= 1.180372 blp_2= 2.024122 blp_3= -nan
 n_activity=1230326 dram_eff=0.3376 dram_eff_1=0.01263 dram_eff_2=0.3249 dram_eff_3=0
bk0: 9320a 1383297i bk1: 9372a 1379381i bk2: 9264a 1379773i bk3: 9264a 1375139i bk4: 9256a 1381956i bk5: 9264a 1381875i bk6: 9472a 1394569i bk7: 9476a 1390042i bk8: 9680a 1390546i bk9: 9668a 1391008i bk10: 9782a 1387258i bk11: 9860a 1379137i bk12: 9792a 1384523i bk13: 10048a 1373708i bk14: 9814a 1379160i bk15: 10048a 1375053i 
bw_dist = 0.010	0.258	0.000	0.527	0.205
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.65492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146878, Miss = 37867, Miss_rate = 0.258, Pending_hits = 25430, Reservation_fails = 5080
L2_cache_bank[1]: Access = 158776, Miss = 38457, Miss_rate = 0.242, Pending_hits = 28161, Reservation_fails = 4719
L2_cache_bank[2]: Access = 162041, Miss = 38212, Miss_rate = 0.236, Pending_hits = 28707, Reservation_fails = 5702
L2_cache_bank[3]: Access = 157096, Miss = 38466, Miss_rate = 0.245, Pending_hits = 28291, Reservation_fails = 3793
L2_cache_bank[4]: Access = 159322, Miss = 38468, Miss_rate = 0.241, Pending_hits = 28281, Reservation_fails = 6245
L2_cache_bank[5]: Access = 148919, Miss = 37848, Miss_rate = 0.254, Pending_hits = 25275, Reservation_fails = 5749
L2_cache_bank[6]: Access = 157753, Miss = 38478, Miss_rate = 0.244, Pending_hits = 28387, Reservation_fails = 4192
L2_cache_bank[7]: Access = 164493, Miss = 38197, Miss_rate = 0.232, Pending_hits = 28559, Reservation_fails = 5081
L2_cache_bank[8]: Access = 146602, Miss = 37867, Miss_rate = 0.258, Pending_hits = 25146, Reservation_fails = 4926
L2_cache_bank[9]: Access = 162117, Miss = 38477, Miss_rate = 0.237, Pending_hits = 28116, Reservation_fails = 6149
L2_cache_bank[10]: Access = 161992, Miss = 38190, Miss_rate = 0.236, Pending_hits = 28491, Reservation_fails = 6301
L2_cache_bank[11]: Access = 160748, Miss = 38502, Miss_rate = 0.240, Pending_hits = 28640, Reservation_fails = 6678
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146878, Miss = 37867 (0.258), PendingHit = 25430 (0.173)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158776, Miss = 38457 (0.242), PendingHit = 28161 (0.177)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162041, Miss = 38212 (0.236), PendingHit = 28707 (0.177)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157096, Miss = 38466 (0.245), PendingHit = 28291 (0.18)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 159322, Miss = 38468 (0.241), PendingHit = 28281 (0.178)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148919, Miss = 37848 (0.254), PendingHit = 25275 (0.17)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157753, Miss = 38478 (0.244), PendingHit = 28387 (0.18)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164493, Miss = 38197 (0.232), PendingHit = 28559 (0.174)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146602, Miss = 37867 (0.258), PendingHit = 25146 (0.172)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162117, Miss = 38477 (0.237), PendingHit = 28116 (0.173)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161992, Miss = 38190 (0.236), PendingHit = 28491 (0.176)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 160748, Miss = 38502 (0.24), PendingHit = 28640 (0.178)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.242
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 785315
Stream 1: Misses  = 190434
Stream 2: Accesses  = 1101422
Stream 2: Misses  = 268595
Stream 1+2: Accesses  = 1886737
Stream 1+2: Misses  = 459029
Total Accesses  = 1886737
MPKI-CORES
CORE_L2MPKI_0	0.656
CORE_L2MPKI_1	0.450
CORE_L2MPKI_2	0.387
CORE_L2MPKI_3	0.397
CORE_L2MPKI_4	0.412
CORE_L2MPKI_5	0.374
CORE_L2MPKI_6	0.329
CORE_L2MPKI_7	0.387
CORE_L2MPKI_8	0.370
CORE_L2MPKI_9	0.423
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.278
CORE_L2MPKI_12	0.268
CORE_L2MPKI_13	0.280
CORE_L2MPKI_14	0.266
CORE_L2MPKI_15	0.254
CORE_L2MPKI_16	0.279
CORE_L2MPKI_17	0.292
CORE_L2MPKI_18	0.261
CORE_L2MPKI_19	0.270
CORE_L2MPKI_20	0.262
CORE_L2MPKI_21	0.266
CORE_L2MPKI_22	0.275
CORE_L2MPKI_23	0.273
CORE_L2MPKI_24	0.264
CORE_L2MPKI_25	0.273
CORE_L2MPKI_26	0.268
CORE_L2MPKI_27	0.275
CORE_L2MPKI_28	0.272
CORE_L2MPKI_29	0.275
CORE_L2MPKI_30	0.264
CORE_L2MPKI_31	0.267
CORE_L2MPKI_32	0.260
CORE_L2MPKI_33	0.256
CORE_L2MPKI_34	0.266
CORE_L2MPKI_35	0.273
CORE_L2MPKI_36	0.264
CORE_L2MPKI_37	0.268
CORE_L2MPKI_38	0.272
CORE_L2MPKI_39	0.282
CORE_L2MPKI_40	0.277
CORE_L2MPKI_41	0.260
CORE_L2MPKI_42	0.281
CORE_L2MPKI_43	0.280
CORE_L2MPKI_44	0.257
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.267
CORE_L2MPKI_47	0.273
CORE_L2MPKI_48	0.263
CORE_L2MPKI_49	0.247
CORE_L2MPKI_50	0.256
CORE_L2MPKI_51	0.246
CORE_L2MPKI_52	0.254
CORE_L2MPKI_53	0.257
CORE_L2MPKI_54	0.254
CORE_L2MPKI_55	0.278
CORE_L2MPKI_56	0.283
CORE_L2MPKI_57	0.260
CORE_L2MPKI_58	0.263
CORE_L2MPKI_59	0.259
Avg_MPKI_Stream1= 0.320
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	2975
CORE_MISSES_1	1393
CORE_MISSES_2	1589
CORE_MISSES_3	1217
CORE_MISSES_4	1644
CORE_MISSES_5	1167
CORE_MISSES_6	1259
CORE_MISSES_7	1138
CORE_MISSES_8	1352
CORE_MISSES_9	1463
CORE_MISSES_10	8491
CORE_MISSES_11	8793
CORE_MISSES_12	8372
CORE_MISSES_13	8766
CORE_MISSES_14	8430
CORE_MISSES_15	8019
CORE_MISSES_16	8800
CORE_MISSES_17	9243
CORE_MISSES_18	8259
CORE_MISSES_19	8463
CORE_MISSES_20	8502
CORE_MISSES_21	8946
CORE_MISSES_22	8853
CORE_MISSES_23	9212
CORE_MISSES_24	8604
CORE_MISSES_25	9310
CORE_MISSES_26	8735
CORE_MISSES_27	9332
CORE_MISSES_28	8833
CORE_MISSES_29	9274
CORE_MISSES_30	8907
CORE_MISSES_31	9081
CORE_MISSES_32	8807
CORE_MISSES_33	8673
CORE_MISSES_34	9043
CORE_MISSES_35	9149
CORE_MISSES_36	8949
CORE_MISSES_37	9056
CORE_MISSES_38	9256
CORE_MISSES_39	9489
CORE_MISSES_40	9363
CORE_MISSES_41	8716
CORE_MISSES_42	9483
CORE_MISSES_43	9505
CORE_MISSES_44	8681
CORE_MISSES_45	8898
CORE_MISSES_46	8985
CORE_MISSES_47	9229
CORE_MISSES_48	8780
CORE_MISSES_49	8288
CORE_MISSES_50	8619
CORE_MISSES_51	8317
CORE_MISSES_52	8595
CORE_MISSES_53	8652
CORE_MISSES_54	8564
CORE_MISSES_55	9369
CORE_MISSES_56	9640
CORE_MISSES_57	8819
CORE_MISSES_58	8882
CORE_MISSES_59	8800
L2_MISSES = 459029
L2_total_cache_accesses = 1886737
L2_total_cache_misses = 459029
L2_total_cache_miss_rate = 0.2433
L2_total_cache_pending_hits = 331484
L2_total_cache_reservation_fails = 64615
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 830761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 307510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23836
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 258743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 150440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3912
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6672
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1413
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1076
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36637
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7404363
icnt_total_pkts_simt_to_mem=2975091
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      30.4085
gpu_ipc_2 =    1420.3673
gpu_tot_sim_cycle_stream_1 = 1296276
gpu_tot_sim_cycle_stream_2 = 1295832
gpu_sim_insn_1 = 39417866
gpu_sim_insn_2 = 1840557400
gpu_sim_cycle = 1296279
gpu_sim_insn = 1879975266
gpu_ipc =    1450.2860
gpu_tot_sim_cycle = 1296279
gpu_tot_sim_insn = 1879975266
gpu_tot_ipc =    1450.2860
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2006582
gpu_stall_icnt2sh    = 6818702
gpu_total_sim_rate=404035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36354625
	L1I_total_cache_misses = 95663
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9723, Miss = 6185, Miss_rate = 0.636, Pending_hits = 512, Reservation_fails = 85432
	L1D_cache_core[1]: Access = 7567, Miss = 4462, Miss_rate = 0.590, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8955, Miss = 5785, Miss_rate = 0.646, Pending_hits = 516, Reservation_fails = 95212
	L1D_cache_core[3]: Access = 7243, Miss = 4789, Miss_rate = 0.661, Pending_hits = 342, Reservation_fails = 79339
	L1D_cache_core[4]: Access = 8718, Miss = 5695, Miss_rate = 0.653, Pending_hits = 474, Reservation_fails = 83311
	L1D_cache_core[5]: Access = 7631, Miss = 4773, Miss_rate = 0.625, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8432, Miss = 5448, Miss_rate = 0.646, Pending_hits = 514, Reservation_fails = 89095
	L1D_cache_core[7]: Access = 7134, Miss = 4721, Miss_rate = 0.662, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 8082, Miss = 5297, Miss_rate = 0.655, Pending_hits = 399, Reservation_fails = 87414
	L1D_cache_core[9]: Access = 7879, Miss = 5127, Miss_rate = 0.651, Pending_hits = 425, Reservation_fails = 81930
	L1D_cache_core[10]: Access = 38796, Miss = 38523, Miss_rate = 0.993, Pending_hits = 60, Reservation_fails = 362039
	L1D_cache_core[11]: Access = 38903, Miss = 38643, Miss_rate = 0.993, Pending_hits = 32, Reservation_fails = 361355
	L1D_cache_core[12]: Access = 38386, Miss = 38075, Miss_rate = 0.992, Pending_hits = 46, Reservation_fails = 367771
	L1D_cache_core[13]: Access = 39531, Miss = 39300, Miss_rate = 0.994, Pending_hits = 23, Reservation_fails = 353428
	L1D_cache_core[14]: Access = 39093, Miss = 38764, Miss_rate = 0.992, Pending_hits = 43, Reservation_fails = 354993
	L1D_cache_core[15]: Access = 38243, Miss = 37988, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 363181
	L1D_cache_core[16]: Access = 39610, Miss = 39304, Miss_rate = 0.992, Pending_hits = 26, Reservation_fails = 357644
	L1D_cache_core[17]: Access = 38850, Miss = 38602, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 359794
	L1D_cache_core[18]: Access = 39400, Miss = 39101, Miss_rate = 0.992, Pending_hits = 52, Reservation_fails = 359331
	L1D_cache_core[19]: Access = 38826, Miss = 38619, Miss_rate = 0.995, Pending_hits = 62, Reservation_fails = 362858
	L1D_cache_core[20]: Access = 39150, Miss = 39049, Miss_rate = 0.997, Pending_hits = 45, Reservation_fails = 358561
	L1D_cache_core[21]: Access = 41114, Miss = 41041, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 373619
	L1D_cache_core[22]: Access = 40547, Miss = 40445, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 364773
	L1D_cache_core[23]: Access = 41013, Miss = 40985, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 375657
	L1D_cache_core[24]: Access = 38735, Miss = 38642, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 357002
	L1D_cache_core[25]: Access = 41921, Miss = 41887, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 364928
	L1D_cache_core[26]: Access = 39768, Miss = 39700, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 352304
	L1D_cache_core[27]: Access = 40897, Miss = 40871, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 369005
	L1D_cache_core[28]: Access = 39007, Miss = 38898, Miss_rate = 0.997, Pending_hits = 55, Reservation_fails = 363452
	L1D_cache_core[29]: Access = 40344, Miss = 40300, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 379933
	L1D_cache_core[30]: Access = 40808, Miss = 40762, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 371384
	L1D_cache_core[31]: Access = 40936, Miss = 40892, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 374741
	L1D_cache_core[32]: Access = 40093, Miss = 40039, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 373187
	L1D_cache_core[33]: Access = 40005, Miss = 39973, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 374098
	L1D_cache_core[34]: Access = 40071, Miss = 40041, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 369642
	L1D_cache_core[35]: Access = 40666, Miss = 40636, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 390387
	L1D_cache_core[36]: Access = 39962, Miss = 39935, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 377256
	L1D_cache_core[37]: Access = 40859, Miss = 40825, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 379511
	L1D_cache_core[38]: Access = 40984, Miss = 40949, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 371213
	L1D_cache_core[39]: Access = 40217, Miss = 40187, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 378249
	L1D_cache_core[40]: Access = 41442, Miss = 41413, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 385435
	L1D_cache_core[41]: Access = 40547, Miss = 40514, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 386109
	L1D_cache_core[42]: Access = 41151, Miss = 41116, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 376731
	L1D_cache_core[43]: Access = 41043, Miss = 40990, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 373332
	L1D_cache_core[44]: Access = 40770, Miss = 40742, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 380536
	L1D_cache_core[45]: Access = 40290, Miss = 40259, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 380953
	L1D_cache_core[46]: Access = 41022, Miss = 41002, Miss_rate = 1.000, Pending_hits = 14, Reservation_fails = 383250
	L1D_cache_core[47]: Access = 40479, Miss = 40431, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 377895
	L1D_cache_core[48]: Access = 40765, Miss = 40740, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 390169
	L1D_cache_core[49]: Access = 40273, Miss = 40231, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 388636
	L1D_cache_core[50]: Access = 40704, Miss = 40666, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 376852
	L1D_cache_core[51]: Access = 40561, Miss = 40506, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 376455
	L1D_cache_core[52]: Access = 39675, Miss = 39633, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 376188
	L1D_cache_core[53]: Access = 40589, Miss = 40563, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 381018
	L1D_cache_core[54]: Access = 39654, Miss = 39609, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 381630
	L1D_cache_core[55]: Access = 40966, Miss = 40942, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 385566
	L1D_cache_core[56]: Access = 40295, Miss = 40267, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 372966
	L1D_cache_core[57]: Access = 41674, Miss = 41632, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 375088
	L1D_cache_core[58]: Access = 40819, Miss = 40781, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 386037
	L1D_cache_core[59]: Access = 40136, Miss = 40085, Miss_rate = 0.999, Pending_hits = 26, Reservation_fails = 378384
	L1D_total_cache_accesses = 2090954
	L1D_total_cache_misses = 2057380
	L1D_total_cache_miss_rate = 0.9839
	L1D_total_cache_pending_hits = 5577
	L1D_total_cache_reservation_fails = 19443785
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 4989881
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1517190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18488297
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4988677
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 540190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 955488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36258962
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95663
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
103039, 32454, 2550, 2550, 2550, 2550, 2550, 2550, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 2275020256
gpgpu_n_tot_w_icount = 71094383
gpgpu_n_stall_shd_mem = 20994369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1517190
gpgpu_n_mem_write_global = 561338
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 17116416
gpgpu_n_store_insn = 5622688
gpgpu_n_shmem_insn = 102478056
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 154237072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 234136
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20758593
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38331432	W0_Idle:23324052	W0_Scoreboard:21130409	W1:4920	W2:4620	W3:4320	W4:4020	W5:3720	W6:3420	W7:3120	W8:2820	W9:117840	W10:2220	W11:1920	W12:1620	W13:120080	W14:4746660	W15:600	W16:654004	W17:0	W18:351680	W19:0	W20:132720	W21:0	W22:0	W23:0	W24:9603420	W25:0	W26:362000	W27:0	W28:16090040	W29:0	W30:1183360	W31:0	W32:37695259
Warp Occupancy Distribution:
Stall:15774478	W0_Idle:21473697	W0_Scoreboard:10783547	W1:4920	W2:4620	W3:4320	W4:4020	W5:3720	W6:3420	W7:3120	W8:2820	W9:45500	W10:2220	W11:1920	W12:1620	W13:44732	W14:1863204	W15:600	W16:529156	W17:0	W18:130832	W19:0	W20:49602	W21:0	W22:0	W23:0	W24:3718020	W25:0	W26:132564	W27:0	W28:6303763	W29:0	W30:462432	W31:0	W32:15343323
Warp Occupancy Distribution:
Stall:22556954	W0_Idle:1850355	W0_Scoreboard:10346862	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:72340	W10:0	W11:0	W12:0	W13:75348	W14:2883456	W15:0	W16:124848	W17:0	W18:220848	W19:0	W20:83118	W21:0	W22:0	W23:0	W24:5885400	W25:0	W26:229436	W27:0	W28:9786277	W29:0	W30:720928	W31:0	W32:22351936
warp_utilization0: 0.462011
warp_utilization1: 0.373708
warp_utilization2: 0.549747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12137520 {8:1517190,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43037776 {40:194560,72:228538,136:138240,}
traffic_breakdown_coretomem[INST_ACC_R] = 78272 {8:9784,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206337840 {136:1517190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4490704 {8:561338,}
traffic_breakdown_memtocore[INST_ACC_R] = 1330488 {136:9783,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2149 
averagemflatency = 302 
averagemflatency_1 = 307 
averagemflatency_2= 299 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1294850 
mrq_lat_table:476127 	30248 	28893 	48856 	87998 	98593 	99927 	64453 	5231 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	894273 	1014939 	163393 	5980 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	965149 	327057 	294326 	225145 	167169 	85766 	22757 	1002 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	160545 	1203767 	152122 	816 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	108308 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	954 	1553 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       103       107        99       109       104       107       102       113       107       109       114       108 
dram[1]:       107       117       103       105       102       102       108        98       105       107       112       110       108       110       103       107 
dram[2]:       103       102       106       107       108       105       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       107       109       109       100       109       106 
dram[4]:       101       103       105       101       103       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       111       101       109       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 13.312247 13.010417 14.532943 13.784827 13.606189 12.757070 13.722874 14.163418 11.545006  8.891044 11.169632  9.669565 12.649539  9.092212 11.954774  9.007136 
dram[1]: 12.870844 12.598495 12.018007 12.545113 11.783075 13.611570 14.845441 13.219581  9.156191  9.542121  9.097133 10.541756 10.090535  9.616777  9.702085  8.753246 
dram[2]: 12.812580 13.064304 13.005188 15.717011 11.328375 14.352239 13.347458 13.952310  9.070076 11.186603  9.401878 11.299401  9.218779 12.218390  8.795812 11.972116 
dram[3]: 11.760564 12.758533 11.395905 13.161630 11.922612 12.870588 12.539177 15.191456  9.539147  9.284749  9.635030  9.191191  9.362453  9.713578  8.527824  9.725373 
dram[4]: 13.113756 12.576826 15.290123 12.810256 14.695122 12.463969 14.224583 13.903226 11.663329  9.199809 12.302083  9.174152 13.205517  8.999113 11.802993  8.861674 
dram[5]: 14.044630 12.187120 12.870513 12.098914 12.935947 12.591025 16.070234 13.291140  9.458210  9.883077  9.956212  9.133457 10.872505  8.985765  9.860161  8.798085 
average row locality = 940406/83341 = 11.283834
average row locality_1 = 483381/54136 = 8.929012
average row locality_2 = 457025/29205 = 15.648862
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5209      5208      5145      5120      5140      5140      5265      5248      5280      5344      5291      5446      5309      5521      5334      5536 
dram[1]:      5206      5208      5144      5120      5140      5140      5246      5248      5352      5344      5404      5440      5408      5536      5418      5606 
dram[2]:      5206      5208      5144      5120      5140      5146      5246      5267      5342      5280      5442      5292      5519      5308      5536      5333 
dram[3]:      5206      5208      5144      5120      5140      5144      5246      5250      5342      5354      5438      5403      5534      5408      5606      5416 
dram[4]:      5206      5208      5144      5133      5141      5144      5264      5250      5280      5346      5293      5446      5310      5521      5337      5536 
dram[5]:      5178      5208      5146      5146      5140      5144      5248      5250      5352      5346      5403      5442      5408      5538      5419      5607 
total reads: 508518
bank skew: 5607/5120 = 1.10
chip skew: 84975/84529 = 1.01
number of total write accesses:
dram[0]:      4682      4784      4781      4874      4534      4785      4094      4199      4083      4285      4125      4562      4292      4635      4182      4561 
dram[1]:      4859      4833      4867      4891      4746      4742      4359      4204      4262      4284      4430      4406      4400      4552      4352      4504 
dram[2]:      4775      4747      4883      4766      4761      4470      4204      4095      4236      4072      4571      4143      4594      4259      4544      4113 
dram[3]:      4814      4884      4873      4896      4720      4702      4196      4351      4283      4265      4409      4404      4540      4393      4508      4358 
dram[4]:      4708      4778      4764      4859      4499      4715      4110      4232      4039      4277      4155      4563      4264      4621      4129      4522 
dram[5]:      4892      4822      4893      4884      4756      4677      4362      4200      4267      4290      4374      4413      4399      4562      4382      4502 
total reads: 431888
bank skew: 4896/4039 = 1.21
chip skew: 72691/71233 = 1.02
average mf latency per bank:
dram[0]:        562       604       559       604       574       613       695       744       631       675       618       667       630       679       611       653
dram[1]:        669       580       689       585       699       599       820       717       732       641       745       657       756       651       727       631
dram[2]:        618       569       617       573       622       602       753       728       684       655       663       646       682       664       669       632
dram[3]:        598       702       607       716       622       734       726       870       650       776       660       792       652       798       644       757
dram[4]:        539       641       538       646       558       653       684       785       630       699       618       702       631       710       599       680
dram[5]:        656       641       666       634       684       657       803       791       734       679       749       697       764       680       723       675
maximum mf latency per bank:
dram[0]:       1488      1448      1760      2028      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1455      1399      1947      1687      1525      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      2133      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1997      1678      1586      1393      1516      1203      1376      1598      1674      1366      1876      1219      1666
dram[4]:       1377      1613      1433      2149      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404528 n_act=13323 n_pre=13307 n_req=130482 n_req_1=4200 n_req_2=126282 n_req_3=0 n_rd=169072 n_write=110857 bw_util=0.2676 bw_util_1=0.008782 bw_util_2=0.2588 bw_util_3=0 blp=2.357936 blp_1= 1.252845 blp_2= 1.987579 blp_3= -nan
 n_activity=1357662 dram_eff=0.3372 dram_eff_1=0.01107 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10418a 1532846i bk1: 10416a 1526477i bk2: 10290a 1531838i bk3: 10240a 1525457i bk4: 10280a 1534616i bk5: 10280a 1528934i bk6: 10530a 1539841i bk7: 10496a 1538293i bk8: 10560a 1547804i bk9: 10688a 1536599i bk10: 10582a 1541936i bk11: 10892a 1528891i bk12: 10618a 1537233i bk13: 11042a 1521666i bk14: 10668a 1533896i bk15: 11072a 1516781i 
bw_dist = 0.009	0.259	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.74064
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1399784 n_act=14394 n_pre=14378 n_req=131539 n_req_1=4410 n_req_2=127129 n_req_3=0 n_rd=169920 n_write=112611 bw_util=0.2692 bw_util_1=0.009391 bw_util_2=0.2598 bw_util_3=0 blp=2.383671 blp_1= 1.180043 blp_2= 2.005195 blp_3= -nan
 n_activity=1363132 dram_eff=0.3379 dram_eff_1=0.01179 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10412a 1529158i bk1: 10416a 1524409i bk2: 10288a 1524375i bk3: 10240a 1521178i bk4: 10280a 1528378i bk5: 10280a 1529342i bk6: 10492a 1542487i bk7: 10496a 1535466i bk8: 10704a 1541201i bk9: 10688a 1536888i bk10: 10808a 1530853i bk11: 10880a 1531165i bk12: 10816a 1530691i bk13: 11072a 1526607i bk14: 10836a 1526410i bk15: 11212a 1516545i 
bw_dist = 0.009	0.260	0.000	0.527	0.203
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67652
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404493 n_act=13471 n_pre=13455 n_req=130258 n_req_1=4199 n_req_2=126059 n_req_3=0 n_rd=169058 n_write=110610 bw_util=0.2673 bw_util_1=0.00877 bw_util_2=0.2585 bw_util_3=0 blp=2.349624 blp_1= 1.263287 blp_2= 1.984051 blp_3= -nan
 n_activity=1357458 dram_eff=0.3369 dram_eff_1=0.01105 dram_eff_2=0.3258 dram_eff_3=0
bk0: 10412a 1530930i bk1: 10416a 1527239i bk2: 10288a 1529578i bk3: 10240a 1528868i bk4: 10280a 1530797i bk5: 10292a 1532852i bk6: 10492a 1543828i bk7: 10534a 1537887i bk8: 10684a 1541490i bk9: 10560a 1541118i bk10: 10884a 1534528i bk11: 10584a 1537180i bk12: 11038a 1527121i bk13: 10616a 1532534i bk14: 11072a 1522580i bk15: 10666a 1530467i 
bw_dist = 0.009	0.258	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.74191
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1399310 n_act=14670 n_pre=14654 n_req=131392 n_req_1=4412 n_req_2=126980 n_req_3=0 n_rd=169918 n_write=112535 bw_util=0.269 bw_util_1=0.009391 bw_util_2=0.2596 bw_util_3=0 blp=2.391612 blp_1= 1.181712 blp_2= 2.006902 blp_3= -nan
 n_activity=1366442 dram_eff=0.3368 dram_eff_1=0.01176 dram_eff_2=0.3251 dram_eff_3=0
bk0: 10412a 1528539i bk1: 10416a 1522350i bk2: 10288a 1524097i bk3: 10240a 1518596i bk4: 10280a 1529327i bk5: 10288a 1526669i bk6: 10492a 1538753i bk7: 10500a 1537095i bk8: 10684a 1542708i bk9: 10708a 1536033i bk10: 10876a 1534199i bk11: 10806a 1527534i bk12: 11068a 1528356i bk13: 10816a 1524090i bk14: 11212a 1521196i bk15: 10832a 1519579i 
bw_dist = 0.009	0.260	0.000	0.530	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69338
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404873 n_act=13259 n_pre=13243 n_req=130295 n_req_1=4228 n_req_2=126067 n_req_3=0 n_rd=169118 n_write=110594 bw_util=0.2673 bw_util_1=0.008832 bw_util_2=0.2585 bw_util_3=0 blp=2.361477 blp_1= 1.259535 blp_2= 1.997684 blp_3= -nan
 n_activity=1356421 dram_eff=0.3372 dram_eff_1=0.01114 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10412a 1531678i bk1: 10416a 1524804i bk2: 10288a 1530674i bk3: 10266a 1524268i bk4: 10282a 1536174i bk5: 10288a 1529184i bk6: 10528a 1540251i bk7: 10500a 1540608i bk8: 10560a 1549827i bk9: 10692a 1537948i bk10: 10586a 1544578i bk11: 10892a 1527244i bk12: 10620a 1539153i bk13: 11042a 1520213i bk14: 10674a 1533096i bk15: 11072a 1515118i 
bw_dist = 0.009	0.259	0.000	0.525	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70724
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1400076 n_act=14225 n_pre=14209 n_req=131577 n_req_1=4383 n_req_2=127194 n_req_3=0 n_rd=169950 n_write=112627 bw_util=0.2693 bw_util_1=0.009326 bw_util_2=0.26 bw_util_3=0 blp=2.398208 blp_1= 1.174097 blp_2= 2.021122 blp_3= -nan
 n_activity=1361988 dram_eff=0.3384 dram_eff_1=0.01172 dram_eff_2=0.3267 dram_eff_3=0
bk0: 10356a 1529584i bk1: 10416a 1524616i bk2: 10292a 1525458i bk3: 10292a 1519799i bk4: 10280a 1527498i bk5: 10288a 1527628i bk6: 10496a 1542278i bk7: 10500a 1537590i bk8: 10704a 1538646i bk9: 10692a 1538238i bk10: 10806a 1534488i bk11: 10884a 1525940i bk12: 10816a 1532189i bk13: 11076a 1520770i bk14: 10838a 1526451i bk15: 11214a 1516538i 
bw_dist = 0.009	0.260	0.000	0.527	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 162590, Miss = 41973, Miss_rate = 0.258, Pending_hits = 28643, Reservation_fails = 5145
L2_cache_bank[1]: Access = 175592, Miss = 42563, Miss_rate = 0.242, Pending_hits = 31327, Reservation_fails = 4863
L2_cache_bank[2]: Access = 179301, Miss = 42318, Miss_rate = 0.236, Pending_hits = 32047, Reservation_fails = 6051
L2_cache_bank[3]: Access = 174062, Miss = 42642, Miss_rate = 0.245, Pending_hits = 31601, Reservation_fails = 3958
L2_cache_bank[4]: Access = 176203, Miss = 42575, Miss_rate = 0.242, Pending_hits = 31511, Reservation_fails = 6659
L2_cache_bank[5]: Access = 164871, Miss = 41954, Miss_rate = 0.254, Pending_hits = 28454, Reservation_fails = 5894
L2_cache_bank[6]: Access = 174786, Miss = 42656, Miss_rate = 0.244, Pending_hits = 31720, Reservation_fails = 4720
L2_cache_bank[7]: Access = 182025, Miss = 42303, Miss_rate = 0.232, Pending_hits = 31863, Reservation_fails = 5361
L2_cache_bank[8]: Access = 162281, Miss = 41975, Miss_rate = 0.259, Pending_hits = 28252, Reservation_fails = 5170
L2_cache_bank[9]: Access = 179301, Miss = 42584, Miss_rate = 0.238, Pending_hits = 31333, Reservation_fails = 6368
L2_cache_bank[10]: Access = 179247, Miss = 42294, Miss_rate = 0.236, Pending_hits = 31865, Reservation_fails = 6865
L2_cache_bank[11]: Access = 178112, Miss = 42681, Miss_rate = 0.240, Pending_hits = 31988, Reservation_fails = 7191
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162590, Miss = 41973 (0.258), PendingHit = 28643 (0.176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175592, Miss = 42563 (0.242), PendingHit = 31327 (0.178)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179301, Miss = 42318 (0.236), PendingHit = 32047 (0.179)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174062, Miss = 42642 (0.245), PendingHit = 31601 (0.182)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176203, Miss = 42575 (0.242), PendingHit = 31511 (0.179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164871, Miss = 41954 (0.254), PendingHit = 28454 (0.173)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174786, Miss = 42656 (0.244), PendingHit = 31720 (0.181)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182025, Miss = 42303 (0.232), PendingHit = 31863 (0.175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162281, Miss = 41975 (0.259), PendingHit = 28252 (0.174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179301, Miss = 42584 (0.238), PendingHit = 31333 (0.175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179247, Miss = 42294 (0.236), PendingHit = 31865 (0.178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178112, Miss = 42681 (0.24), PendingHit = 31988 (0.18)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 867480
Stream 1: Misses  = 210785
Stream 2: Accesses  = 1220891
Stream 2: Misses  = 297733
Stream 1+2: Accesses  = 2088371
Stream 1+2: Misses  = 508518
Total Accesses  = 2088371
MPKI-CORES
CORE_L2MPKI_0	0.669
CORE_L2MPKI_1	0.452
CORE_L2MPKI_2	0.399
CORE_L2MPKI_3	0.394
CORE_L2MPKI_4	0.412
CORE_L2MPKI_5	0.377
CORE_L2MPKI_6	0.325
CORE_L2MPKI_7	0.388
CORE_L2MPKI_8	0.369
CORE_L2MPKI_9	0.423
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.273
CORE_L2MPKI_12	0.267
CORE_L2MPKI_13	0.279
CORE_L2MPKI_14	0.272
CORE_L2MPKI_15	0.252
CORE_L2MPKI_16	0.281
CORE_L2MPKI_17	0.289
CORE_L2MPKI_18	0.260
CORE_L2MPKI_19	0.273
CORE_L2MPKI_20	0.259
CORE_L2MPKI_21	0.262
CORE_L2MPKI_22	0.274
CORE_L2MPKI_23	0.272
CORE_L2MPKI_24	0.262
CORE_L2MPKI_25	0.268
CORE_L2MPKI_26	0.273
CORE_L2MPKI_27	0.272
CORE_L2MPKI_28	0.267
CORE_L2MPKI_29	0.281
CORE_L2MPKI_30	0.268
CORE_L2MPKI_31	0.266
CORE_L2MPKI_32	0.267
CORE_L2MPKI_33	0.256
CORE_L2MPKI_34	0.271
CORE_L2MPKI_35	0.272
CORE_L2MPKI_36	0.265
CORE_L2MPKI_37	0.270
CORE_L2MPKI_38	0.269
CORE_L2MPKI_39	0.280
CORE_L2MPKI_40	0.274
CORE_L2MPKI_41	0.261
CORE_L2MPKI_42	0.278
CORE_L2MPKI_43	0.275
CORE_L2MPKI_44	0.257
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.268
CORE_L2MPKI_47	0.270
CORE_L2MPKI_48	0.262
CORE_L2MPKI_49	0.254
CORE_L2MPKI_50	0.258
CORE_L2MPKI_51	0.253
CORE_L2MPKI_52	0.253
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.251
CORE_L2MPKI_55	0.275
CORE_L2MPKI_56	0.280
CORE_L2MPKI_57	0.263
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.259
Avg_MPKI_Stream1= 0.321
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	3139
CORE_MISSES_1	1409
CORE_MISSES_2	1681
CORE_MISSES_3	1217
CORE_MISSES_4	1662
CORE_MISSES_5	1183
CORE_MISSES_6	1259
CORE_MISSES_7	1151
CORE_MISSES_8	1355
CORE_MISSES_9	1463
CORE_MISSES_10	9539
CORE_MISSES_11	9644
CORE_MISSES_12	9360
CORE_MISSES_13	9792
CORE_MISSES_14	9640
CORE_MISSES_15	8891
CORE_MISSES_16	9942
CORE_MISSES_17	10241
CORE_MISSES_18	9197
CORE_MISSES_19	9585
CORE_MISSES_20	9404
CORE_MISSES_21	9819
CORE_MISSES_22	9843
CORE_MISSES_23	10205
CORE_MISSES_24	9580
CORE_MISSES_25	10138
CORE_MISSES_26	9915
CORE_MISSES_27	10268
CORE_MISSES_28	9691
CORE_MISSES_29	10572
CORE_MISSES_30	10042
CORE_MISSES_31	10015
CORE_MISSES_32	10040
CORE_MISSES_33	9576
CORE_MISSES_34	10210
CORE_MISSES_35	10102
CORE_MISSES_36	9980
CORE_MISSES_37	10082
CORE_MISSES_38	10142
CORE_MISSES_39	10462
CORE_MISSES_40	10266
CORE_MISSES_41	9696
CORE_MISSES_42	10374
CORE_MISSES_43	10312
CORE_MISSES_44	9595
CORE_MISSES_45	9832
CORE_MISSES_46	9974
CORE_MISSES_47	10106
CORE_MISSES_48	9701
CORE_MISSES_49	9445
CORE_MISSES_50	9612
CORE_MISSES_51	9523
CORE_MISSES_52	9471
CORE_MISSES_53	9626
CORE_MISSES_54	9372
CORE_MISSES_55	10251
CORE_MISSES_56	10532
CORE_MISSES_57	9863
CORE_MISSES_58	9783
CORE_MISSES_59	9748
L2_MISSES = 508518
L2_total_cache_accesses = 2088371
L2_total_cache_misses = 508518
L2_total_cache_miss_rate = 0.2435
L2_total_cache_pending_hits = 370604
L2_total_cache_reservation_fails = 68245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 258976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25736
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 110124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4290
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7086
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1495
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37989
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8196383
icnt_total_pkts_simt_to_mem=3292968
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      30.4085
gpu_ipc_2 =    1420.3673
gpu_tot_sim_cycle_stream_1 = 1296276
gpu_tot_sim_cycle_stream_2 = 1295832
gpu_sim_insn_1 = 39417866
gpu_sim_insn_2 = 1840557400
gpu_sim_cycle = 1296279
gpu_sim_insn = 1879975266
gpu_ipc =    1450.2860
gpu_tot_sim_cycle = 1296279
gpu_tot_sim_insn = 1879975266
gpu_tot_ipc =    1450.2860
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2006582
gpu_stall_icnt2sh    = 6818702
gpu_total_sim_rate=404035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36354625
	L1I_total_cache_misses = 95663
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26157
L1D_cache:
	L1D_cache_core[0]: Access = 9723, Miss = 6185, Miss_rate = 0.636, Pending_hits = 512, Reservation_fails = 85432
	L1D_cache_core[1]: Access = 7567, Miss = 4462, Miss_rate = 0.590, Pending_hits = 446, Reservation_fails = 59753
	L1D_cache_core[2]: Access = 8955, Miss = 5785, Miss_rate = 0.646, Pending_hits = 516, Reservation_fails = 95212
	L1D_cache_core[3]: Access = 7243, Miss = 4789, Miss_rate = 0.661, Pending_hits = 342, Reservation_fails = 79339
	L1D_cache_core[4]: Access = 8718, Miss = 5695, Miss_rate = 0.653, Pending_hits = 474, Reservation_fails = 83311
	L1D_cache_core[5]: Access = 7631, Miss = 4773, Miss_rate = 0.625, Pending_hits = 396, Reservation_fails = 69282
	L1D_cache_core[6]: Access = 8432, Miss = 5448, Miss_rate = 0.646, Pending_hits = 514, Reservation_fails = 89095
	L1D_cache_core[7]: Access = 7134, Miss = 4721, Miss_rate = 0.662, Pending_hits = 381, Reservation_fails = 78491
	L1D_cache_core[8]: Access = 8082, Miss = 5297, Miss_rate = 0.655, Pending_hits = 399, Reservation_fails = 87414
	L1D_cache_core[9]: Access = 7879, Miss = 5127, Miss_rate = 0.651, Pending_hits = 425, Reservation_fails = 81930
	L1D_cache_core[10]: Access = 38796, Miss = 38523, Miss_rate = 0.993, Pending_hits = 60, Reservation_fails = 362039
	L1D_cache_core[11]: Access = 38903, Miss = 38643, Miss_rate = 0.993, Pending_hits = 32, Reservation_fails = 361355
	L1D_cache_core[12]: Access = 38386, Miss = 38075, Miss_rate = 0.992, Pending_hits = 46, Reservation_fails = 367771
	L1D_cache_core[13]: Access = 39531, Miss = 39300, Miss_rate = 0.994, Pending_hits = 23, Reservation_fails = 353428
	L1D_cache_core[14]: Access = 39093, Miss = 38764, Miss_rate = 0.992, Pending_hits = 43, Reservation_fails = 354993
	L1D_cache_core[15]: Access = 38243, Miss = 37988, Miss_rate = 0.993, Pending_hits = 20, Reservation_fails = 363181
	L1D_cache_core[16]: Access = 39610, Miss = 39304, Miss_rate = 0.992, Pending_hits = 26, Reservation_fails = 357644
	L1D_cache_core[17]: Access = 38850, Miss = 38602, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 359794
	L1D_cache_core[18]: Access = 39400, Miss = 39101, Miss_rate = 0.992, Pending_hits = 52, Reservation_fails = 359331
	L1D_cache_core[19]: Access = 38826, Miss = 38619, Miss_rate = 0.995, Pending_hits = 62, Reservation_fails = 362858
	L1D_cache_core[20]: Access = 39150, Miss = 39049, Miss_rate = 0.997, Pending_hits = 45, Reservation_fails = 358561
	L1D_cache_core[21]: Access = 41114, Miss = 41041, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 373619
	L1D_cache_core[22]: Access = 40547, Miss = 40445, Miss_rate = 0.997, Pending_hits = 38, Reservation_fails = 364773
	L1D_cache_core[23]: Access = 41013, Miss = 40985, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 375657
	L1D_cache_core[24]: Access = 38735, Miss = 38642, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 357002
	L1D_cache_core[25]: Access = 41921, Miss = 41887, Miss_rate = 0.999, Pending_hits = 7, Reservation_fails = 364928
	L1D_cache_core[26]: Access = 39768, Miss = 39700, Miss_rate = 0.998, Pending_hits = 18, Reservation_fails = 352304
	L1D_cache_core[27]: Access = 40897, Miss = 40871, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 369005
	L1D_cache_core[28]: Access = 39007, Miss = 38898, Miss_rate = 0.997, Pending_hits = 55, Reservation_fails = 363452
	L1D_cache_core[29]: Access = 40344, Miss = 40300, Miss_rate = 0.999, Pending_hits = 18, Reservation_fails = 379933
	L1D_cache_core[30]: Access = 40808, Miss = 40762, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 371384
	L1D_cache_core[31]: Access = 40936, Miss = 40892, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 374741
	L1D_cache_core[32]: Access = 40093, Miss = 40039, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 373187
	L1D_cache_core[33]: Access = 40005, Miss = 39973, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 374098
	L1D_cache_core[34]: Access = 40071, Miss = 40041, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 369642
	L1D_cache_core[35]: Access = 40666, Miss = 40636, Miss_rate = 0.999, Pending_hits = 6, Reservation_fails = 390387
	L1D_cache_core[36]: Access = 39962, Miss = 39935, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 377256
	L1D_cache_core[37]: Access = 40859, Miss = 40825, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 379511
	L1D_cache_core[38]: Access = 40984, Miss = 40949, Miss_rate = 0.999, Pending_hits = 15, Reservation_fails = 371213
	L1D_cache_core[39]: Access = 40217, Miss = 40187, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 378249
	L1D_cache_core[40]: Access = 41442, Miss = 41413, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 385435
	L1D_cache_core[41]: Access = 40547, Miss = 40514, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 386109
	L1D_cache_core[42]: Access = 41151, Miss = 41116, Miss_rate = 0.999, Pending_hits = 11, Reservation_fails = 376731
	L1D_cache_core[43]: Access = 41043, Miss = 40990, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 373332
	L1D_cache_core[44]: Access = 40770, Miss = 40742, Miss_rate = 0.999, Pending_hits = 14, Reservation_fails = 380536
	L1D_cache_core[45]: Access = 40290, Miss = 40259, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 380953
	L1D_cache_core[46]: Access = 41022, Miss = 41002, Miss_rate = 1.000, Pending_hits = 14, Reservation_fails = 383250
	L1D_cache_core[47]: Access = 40479, Miss = 40431, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 377895
	L1D_cache_core[48]: Access = 40765, Miss = 40740, Miss_rate = 0.999, Pending_hits = 12, Reservation_fails = 390169
	L1D_cache_core[49]: Access = 40273, Miss = 40231, Miss_rate = 0.999, Pending_hits = 16, Reservation_fails = 388636
	L1D_cache_core[50]: Access = 40704, Miss = 40666, Miss_rate = 0.999, Pending_hits = 10, Reservation_fails = 376852
	L1D_cache_core[51]: Access = 40561, Miss = 40506, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 376455
	L1D_cache_core[52]: Access = 39675, Miss = 39633, Miss_rate = 0.999, Pending_hits = 23, Reservation_fails = 376188
	L1D_cache_core[53]: Access = 40589, Miss = 40563, Miss_rate = 0.999, Pending_hits = 9, Reservation_fails = 381018
	L1D_cache_core[54]: Access = 39654, Miss = 39609, Miss_rate = 0.999, Pending_hits = 22, Reservation_fails = 381630
	L1D_cache_core[55]: Access = 40966, Miss = 40942, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 385566
	L1D_cache_core[56]: Access = 40295, Miss = 40267, Miss_rate = 0.999, Pending_hits = 13, Reservation_fails = 372966
	L1D_cache_core[57]: Access = 41674, Miss = 41632, Miss_rate = 0.999, Pending_hits = 20, Reservation_fails = 375088
	L1D_cache_core[58]: Access = 40819, Miss = 40781, Miss_rate = 0.999, Pending_hits = 19, Reservation_fails = 386037
	L1D_cache_core[59]: Access = 40136, Miss = 40085, Miss_rate = 0.999, Pending_hits = 26, Reservation_fails = 378384
	L1D_total_cache_accesses = 2090954
	L1D_total_cache_misses = 2057380
	L1D_total_cache_miss_rate = 0.9839
	L1D_total_cache_pending_hits = 5577
	L1D_total_cache_reservation_fails = 19443785
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 4989881
	L1C_total_cache_misses = 1204
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1640
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1517190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18488297
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4988677
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1204
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 540190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 955488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36258962
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95663
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26157
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
103039, 32454, 2550, 2550, 2550, 2550, 2550, 2550, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 2142, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1938, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1734, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 1428, 
gpgpu_n_tot_thrd_icount = 2275020256
gpgpu_n_tot_w_icount = 71094383
gpgpu_n_stall_shd_mem = 20994369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1517190
gpgpu_n_mem_write_global = 561338
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 17116416
gpgpu_n_store_insn = 5622688
gpgpu_n_shmem_insn = 102478056
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 154237072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1640
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1640
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 234136
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20758593
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38331432	W0_Idle:23324052	W0_Scoreboard:21130409	W1:4920	W2:4620	W3:4320	W4:4020	W5:3720	W6:3420	W7:3120	W8:2820	W9:117840	W10:2220	W11:1920	W12:1620	W13:120080	W14:4746660	W15:600	W16:654004	W17:0	W18:351680	W19:0	W20:132720	W21:0	W22:0	W23:0	W24:9603420	W25:0	W26:362000	W27:0	W28:16090040	W29:0	W30:1183360	W31:0	W32:37695259
Warp Occupancy Distribution:
Stall:15774478	W0_Idle:21473697	W0_Scoreboard:10783547	W1:4920	W2:4620	W3:4320	W4:4020	W5:3720	W6:3420	W7:3120	W8:2820	W9:45500	W10:2220	W11:1920	W12:1620	W13:44732	W14:1863204	W15:600	W16:529156	W17:0	W18:130832	W19:0	W20:49602	W21:0	W22:0	W23:0	W24:3718020	W25:0	W26:132564	W27:0	W28:6303763	W29:0	W30:462432	W31:0	W32:15343323
Warp Occupancy Distribution:
Stall:22556954	W0_Idle:1850355	W0_Scoreboard:10346862	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:72340	W10:0	W11:0	W12:0	W13:75348	W14:2883456	W15:0	W16:124848	W17:0	W18:220848	W19:0	W20:83118	W21:0	W22:0	W23:0	W24:5885400	W25:0	W26:229436	W27:0	W28:9786277	W29:0	W30:720928	W31:0	W32:22351936
warp_utilization0: 0.462011
warp_utilization1: 0.373708
warp_utilization2: 0.549747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12137520 {8:1517190,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43037776 {40:194560,72:228538,136:138240,}
traffic_breakdown_coretomem[INST_ACC_R] = 78272 {8:9784,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206337840 {136:1517190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4490704 {8:561338,}
traffic_breakdown_memtocore[INST_ACC_R] = 1330488 {136:9783,}
maxmrqlatency = 910 
maxdqlatency = 0 
maxmflatency = 2149 
averagemflatency = 302 
averagemflatency_1 = 307 
averagemflatency_2= 299 
averagemrqlatency_1 = 18 
averagemrqlatency_2 = 31 
max_icnt2mem_latency = 2073 
max_icnt2sh_latency = 1294850 
mrq_lat_table:476127 	30248 	28893 	48856 	87998 	98593 	99927 	64453 	5231 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	894273 	1014939 	163393 	5980 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	965149 	327057 	294326 	225145 	167169 	85766 	22757 	1002 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	160545 	1203767 	152122 	816 	0 	0 	0 	0 	0 	0 	2179 	4107 	9693 	26778 	59691 	118220 	232362 	108308 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	954 	1553 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        99       105       108       103       103       107        99       109       104       107       102       113       107       109       114       108 
dram[1]:       107       117       103       105       102       102       108        98       105       107       112       110       108       110       103       107 
dram[2]:       103       102       106       107       108       105       115        99        99       101       109       103       113       111       103       105 
dram[3]:       119       110       106       104       101       101        99       108       107       104       107       109       109       100       109       106 
dram[4]:       101       103       105       101       103       109       100       110       101       105       101       117       107       113       107       106 
dram[5]:       108       112       104       105       106       106       113       102       106       101       111       111       101       109       101       110 
maximum service time to same row:
dram[0]:     12957     19246     21185     21893     19588     18784     19276     17056     18860     16949     14236     12998     13512     13275     14400     14978 
dram[1]:     18747     18081     15360     22587     19907     18710     19364     17022     18605     16945     13928     13207     13674     12417     14760     14765 
dram[2]:     19228     15956     15388     22621     20065     17020     17877     19304     18600     18841     11694     13697     12896     14187     14972     14396 
dram[3]:     19462     13800     16281     22593     19954     19891     17555     19364     17592     18613     11564     13611     12387     13610     14749     14754 
dram[4]:     18656     12558     15002     22722     15541     20054     17998     17893     18970     18640     15127     11458     13731     12560     14407     14997 
dram[5]:     18754     12609     15372     23424     18835     19969     18037     17600     16954     17599     15628     11228     13540     12350     14772     14744 
average row accesses per activate:
dram[0]: 13.312247 13.010417 14.532943 13.784827 13.606189 12.757070 13.722874 14.163418 11.545006  8.891044 11.169632  9.669565 12.649539  9.092212 11.954774  9.007136 
dram[1]: 12.870844 12.598495 12.018007 12.545113 11.783075 13.611570 14.845441 13.219581  9.156191  9.542121  9.097133 10.541756 10.090535  9.616777  9.702085  8.753246 
dram[2]: 12.812580 13.064304 13.005188 15.717011 11.328375 14.352239 13.347458 13.952310  9.070076 11.186603  9.401878 11.299401  9.218779 12.218390  8.795812 11.972116 
dram[3]: 11.760564 12.758533 11.395905 13.161630 11.922612 12.870588 12.539177 15.191456  9.539147  9.284749  9.635030  9.191191  9.362453  9.713578  8.527824  9.725373 
dram[4]: 13.113756 12.576826 15.290123 12.810256 14.695122 12.463969 14.224583 13.903226 11.663329  9.199809 12.302083  9.174152 13.205517  8.999113 11.802993  8.861674 
dram[5]: 14.044630 12.187120 12.870513 12.098914 12.935947 12.591025 16.070234 13.291140  9.458210  9.883077  9.956212  9.133457 10.872505  8.985765  9.860161  8.798085 
average row locality = 940406/83341 = 11.283834
average row locality_1 = 483381/54136 = 8.929012
average row locality_2 = 457025/29205 = 15.648862
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5209      5208      5145      5120      5140      5140      5265      5248      5280      5344      5291      5446      5309      5521      5334      5536 
dram[1]:      5206      5208      5144      5120      5140      5140      5246      5248      5352      5344      5404      5440      5408      5536      5418      5606 
dram[2]:      5206      5208      5144      5120      5140      5146      5246      5267      5342      5280      5442      5292      5519      5308      5536      5333 
dram[3]:      5206      5208      5144      5120      5140      5144      5246      5250      5342      5354      5438      5403      5534      5408      5606      5416 
dram[4]:      5206      5208      5144      5133      5141      5144      5264      5250      5280      5346      5293      5446      5310      5521      5337      5536 
dram[5]:      5178      5208      5146      5146      5140      5144      5248      5250      5352      5346      5403      5442      5408      5538      5419      5607 
total reads: 508518
bank skew: 5607/5120 = 1.10
chip skew: 84975/84529 = 1.01
number of total write accesses:
dram[0]:      4682      4784      4781      4874      4534      4785      4094      4199      4083      4285      4125      4562      4292      4635      4182      4561 
dram[1]:      4859      4833      4867      4891      4746      4742      4359      4204      4262      4284      4430      4406      4400      4552      4352      4504 
dram[2]:      4775      4747      4883      4766      4761      4470      4204      4095      4236      4072      4571      4143      4594      4259      4544      4113 
dram[3]:      4814      4884      4873      4896      4720      4702      4196      4351      4283      4265      4409      4404      4540      4393      4508      4358 
dram[4]:      4708      4778      4764      4859      4499      4715      4110      4232      4039      4277      4155      4563      4264      4621      4129      4522 
dram[5]:      4892      4822      4893      4884      4756      4677      4362      4200      4267      4290      4374      4413      4399      4562      4382      4502 
total reads: 431888
bank skew: 4896/4039 = 1.21
chip skew: 72691/71233 = 1.02
average mf latency per bank:
dram[0]:        562       604       559       604       574       613       695       744       631       675       618       667       630       679       611       653
dram[1]:        669       580       689       585       699       599       820       717       732       641       745       657       756       651       727       631
dram[2]:        618       569       617       573       622       602       753       728       684       655       663       646       682       664       669       632
dram[3]:        598       702       607       716       622       734       726       870       650       776       660       792       652       798       644       757
dram[4]:        539       641       538       646       558       653       684       785       630       699       618       702       631       710       599       680
dram[5]:        656       641       666       634       684       657       803       791       734       679       749       697       764       680       723       675
maximum mf latency per bank:
dram[0]:       1488      1448      1760      2028      1768      1565      1469      1487      2081      1643      1626      1419      1703      1286      1701      1312
dram[1]:       1455      1399      1947      1687      1525      1662      1509      1528      1398      1711      1633      1524      1748      1361      1505      1379
dram[2]:       1505      1601      2133      1470      1566      1775      1452      1629      1509      1807      1407      1774      1375      1949      1269      1772
dram[3]:       1557      1467      1551      1997      1678      1586      1393      1516      1203      1376      1598      1674      1366      1876      1219      1666
dram[4]:       1377      1613      1433      2149      1786      1580      1652      1579      1933      1648      1758      1454      1538      1352      1570      1377
dram[5]:       1479      1703      1363      1672      1477      1709      1369      1514      1195      1674      1541      1715      1482      1387      1326      1658
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404528 n_act=13323 n_pre=13307 n_req=130482 n_req_1=4200 n_req_2=126282 n_req_3=0 n_rd=169072 n_write=110857 bw_util=0.2676 bw_util_1=0.008782 bw_util_2=0.2588 bw_util_3=0 blp=2.357936 blp_1= 1.252845 blp_2= 1.987579 blp_3= -nan
 n_activity=1357662 dram_eff=0.3372 dram_eff_1=0.01107 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10418a 1532846i bk1: 10416a 1526477i bk2: 10290a 1531838i bk3: 10240a 1525457i bk4: 10280a 1534616i bk5: 10280a 1528934i bk6: 10530a 1539841i bk7: 10496a 1538293i bk8: 10560a 1547804i bk9: 10688a 1536599i bk10: 10582a 1541936i bk11: 10892a 1528891i bk12: 10618a 1537233i bk13: 11042a 1521666i bk14: 10668a 1533896i bk15: 11072a 1516781i 
bw_dist = 0.009	0.259	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.74064
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1399784 n_act=14394 n_pre=14378 n_req=131539 n_req_1=4410 n_req_2=127129 n_req_3=0 n_rd=169920 n_write=112611 bw_util=0.2692 bw_util_1=0.009391 bw_util_2=0.2598 bw_util_3=0 blp=2.383671 blp_1= 1.180043 blp_2= 2.005195 blp_3= -nan
 n_activity=1363132 dram_eff=0.3379 dram_eff_1=0.01179 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10412a 1529158i bk1: 10416a 1524409i bk2: 10288a 1524375i bk3: 10240a 1521178i bk4: 10280a 1528378i bk5: 10280a 1529342i bk6: 10492a 1542487i bk7: 10496a 1535466i bk8: 10704a 1541201i bk9: 10688a 1536888i bk10: 10808a 1530853i bk11: 10880a 1531165i bk12: 10816a 1530691i bk13: 11072a 1526607i bk14: 10836a 1526410i bk15: 11212a 1516545i 
bw_dist = 0.009	0.260	0.000	0.527	0.203
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67652
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404493 n_act=13471 n_pre=13455 n_req=130258 n_req_1=4199 n_req_2=126059 n_req_3=0 n_rd=169058 n_write=110610 bw_util=0.2673 bw_util_1=0.00877 bw_util_2=0.2585 bw_util_3=0 blp=2.349624 blp_1= 1.263287 blp_2= 1.984051 blp_3= -nan
 n_activity=1357458 dram_eff=0.3369 dram_eff_1=0.01105 dram_eff_2=0.3258 dram_eff_3=0
bk0: 10412a 1530930i bk1: 10416a 1527239i bk2: 10288a 1529578i bk3: 10240a 1528868i bk4: 10280a 1530797i bk5: 10292a 1532852i bk6: 10492a 1543828i bk7: 10534a 1537887i bk8: 10684a 1541490i bk9: 10560a 1541118i bk10: 10884a 1534528i bk11: 10584a 1537180i bk12: 11038a 1527121i bk13: 10616a 1532534i bk14: 11072a 1522580i bk15: 10666a 1530467i 
bw_dist = 0.009	0.258	0.000	0.526	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.74191
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1399310 n_act=14670 n_pre=14654 n_req=131392 n_req_1=4412 n_req_2=126980 n_req_3=0 n_rd=169918 n_write=112535 bw_util=0.269 bw_util_1=0.009391 bw_util_2=0.2596 bw_util_3=0 blp=2.391612 blp_1= 1.181712 blp_2= 2.006902 blp_3= -nan
 n_activity=1366442 dram_eff=0.3368 dram_eff_1=0.01176 dram_eff_2=0.3251 dram_eff_3=0
bk0: 10412a 1528539i bk1: 10416a 1522350i bk2: 10288a 1524097i bk3: 10240a 1518596i bk4: 10280a 1529327i bk5: 10288a 1526669i bk6: 10492a 1538753i bk7: 10500a 1537095i bk8: 10684a 1542708i bk9: 10708a 1536033i bk10: 10876a 1534199i bk11: 10806a 1527534i bk12: 11068a 1528356i bk13: 10816a 1524090i bk14: 11212a 1521196i bk15: 10832a 1519579i 
bw_dist = 0.009	0.260	0.000	0.530	0.201
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.69338
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1404873 n_act=13259 n_pre=13243 n_req=130295 n_req_1=4228 n_req_2=126067 n_req_3=0 n_rd=169118 n_write=110594 bw_util=0.2673 bw_util_1=0.008832 bw_util_2=0.2585 bw_util_3=0 blp=2.361477 blp_1= 1.259535 blp_2= 1.997684 blp_3= -nan
 n_activity=1356421 dram_eff=0.3372 dram_eff_1=0.01114 dram_eff_2=0.3261 dram_eff_3=0
bk0: 10412a 1531678i bk1: 10416a 1524804i bk2: 10288a 1530674i bk3: 10266a 1524268i bk4: 10282a 1536174i bk5: 10288a 1529184i bk6: 10528a 1540251i bk7: 10500a 1540608i bk8: 10560a 1549827i bk9: 10692a 1537948i bk10: 10586a 1544578i bk11: 10892a 1527244i bk12: 10620a 1539153i bk13: 11042a 1520213i bk14: 10674a 1533096i bk15: 11072a 1515118i 
bw_dist = 0.009	0.259	0.000	0.525	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.70724
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1711087 n_nop=1400076 n_act=14225 n_pre=14209 n_req=131577 n_req_1=4383 n_req_2=127194 n_req_3=0 n_rd=169950 n_write=112627 bw_util=0.2693 bw_util_1=0.009326 bw_util_2=0.26 bw_util_3=0 blp=2.398208 blp_1= 1.174097 blp_2= 2.021122 blp_3= -nan
 n_activity=1361988 dram_eff=0.3384 dram_eff_1=0.01172 dram_eff_2=0.3267 dram_eff_3=0
bk0: 10356a 1529584i bk1: 10416a 1524616i bk2: 10292a 1525458i bk3: 10292a 1519799i bk4: 10280a 1527498i bk5: 10288a 1527628i bk6: 10496a 1542278i bk7: 10500a 1537590i bk8: 10704a 1538646i bk9: 10692a 1538238i bk10: 10806a 1534488i bk11: 10884a 1525940i bk12: 10816a 1532189i bk13: 11076a 1520770i bk14: 10838a 1526451i bk15: 11214a 1516538i 
bw_dist = 0.009	0.260	0.000	0.527	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.67738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 162590, Miss = 41973, Miss_rate = 0.258, Pending_hits = 28643, Reservation_fails = 5145
L2_cache_bank[1]: Access = 175592, Miss = 42563, Miss_rate = 0.242, Pending_hits = 31327, Reservation_fails = 4863
L2_cache_bank[2]: Access = 179301, Miss = 42318, Miss_rate = 0.236, Pending_hits = 32047, Reservation_fails = 6051
L2_cache_bank[3]: Access = 174062, Miss = 42642, Miss_rate = 0.245, Pending_hits = 31601, Reservation_fails = 3958
L2_cache_bank[4]: Access = 176203, Miss = 42575, Miss_rate = 0.242, Pending_hits = 31511, Reservation_fails = 6659
L2_cache_bank[5]: Access = 164871, Miss = 41954, Miss_rate = 0.254, Pending_hits = 28454, Reservation_fails = 5894
L2_cache_bank[6]: Access = 174786, Miss = 42656, Miss_rate = 0.244, Pending_hits = 31720, Reservation_fails = 4720
L2_cache_bank[7]: Access = 182025, Miss = 42303, Miss_rate = 0.232, Pending_hits = 31863, Reservation_fails = 5361
L2_cache_bank[8]: Access = 162281, Miss = 41975, Miss_rate = 0.259, Pending_hits = 28252, Reservation_fails = 5170
L2_cache_bank[9]: Access = 179301, Miss = 42584, Miss_rate = 0.238, Pending_hits = 31333, Reservation_fails = 6368
L2_cache_bank[10]: Access = 179247, Miss = 42294, Miss_rate = 0.236, Pending_hits = 31865, Reservation_fails = 6865
L2_cache_bank[11]: Access = 178112, Miss = 42681, Miss_rate = 0.240, Pending_hits = 31988, Reservation_fails = 7191
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162590, Miss = 41973 (0.258), PendingHit = 28643 (0.176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 175592, Miss = 42563 (0.242), PendingHit = 31327 (0.178)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179301, Miss = 42318 (0.236), PendingHit = 32047 (0.179)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174062, Miss = 42642 (0.245), PendingHit = 31601 (0.182)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 176203, Miss = 42575 (0.242), PendingHit = 31511 (0.179)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164871, Miss = 41954 (0.254), PendingHit = 28454 (0.173)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 174786, Miss = 42656 (0.244), PendingHit = 31720 (0.181)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 182025, Miss = 42303 (0.232), PendingHit = 31863 (0.175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 162281, Miss = 41975 (0.259), PendingHit = 28252 (0.174)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179301, Miss = 42584 (0.238), PendingHit = 31333 (0.175)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 179247, Miss = 42294 (0.236), PendingHit = 31865 (0.178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 178112, Miss = 42681 (0.24), PendingHit = 31988 (0.18)
L2 Cache Total Miss Rate = 0.243
Stream 1: L2 Cache Miss Rate = 0.243
Stream 2: L2 Cache Miss Rate = 0.244
Stream 1: Accesses  = 867480
Stream 1: Misses  = 210785
Stream 2: Accesses  = 1220891
Stream 2: Misses  = 297733
Stream 1+2: Accesses  = 2088371
Stream 1+2: Misses  = 508518
Total Accesses  = 2088371
MPKI-CORES
CORE_L2MPKI_0	0.669
CORE_L2MPKI_1	0.452
CORE_L2MPKI_2	0.399
CORE_L2MPKI_3	0.394
CORE_L2MPKI_4	0.412
CORE_L2MPKI_5	0.377
CORE_L2MPKI_6	0.325
CORE_L2MPKI_7	0.388
CORE_L2MPKI_8	0.369
CORE_L2MPKI_9	0.423
CORE_L2MPKI_10	0.272
CORE_L2MPKI_11	0.273
CORE_L2MPKI_12	0.267
CORE_L2MPKI_13	0.279
CORE_L2MPKI_14	0.272
CORE_L2MPKI_15	0.252
CORE_L2MPKI_16	0.281
CORE_L2MPKI_17	0.289
CORE_L2MPKI_18	0.260
CORE_L2MPKI_19	0.273
CORE_L2MPKI_20	0.259
CORE_L2MPKI_21	0.262
CORE_L2MPKI_22	0.274
CORE_L2MPKI_23	0.272
CORE_L2MPKI_24	0.262
CORE_L2MPKI_25	0.268
CORE_L2MPKI_26	0.273
CORE_L2MPKI_27	0.272
CORE_L2MPKI_28	0.267
CORE_L2MPKI_29	0.281
CORE_L2MPKI_30	0.268
CORE_L2MPKI_31	0.266
CORE_L2MPKI_32	0.267
CORE_L2MPKI_33	0.256
CORE_L2MPKI_34	0.271
CORE_L2MPKI_35	0.272
CORE_L2MPKI_36	0.265
CORE_L2MPKI_37	0.270
CORE_L2MPKI_38	0.269
CORE_L2MPKI_39	0.280
CORE_L2MPKI_40	0.274
CORE_L2MPKI_41	0.261
CORE_L2MPKI_42	0.278
CORE_L2MPKI_43	0.275
CORE_L2MPKI_44	0.257
CORE_L2MPKI_45	0.265
CORE_L2MPKI_46	0.268
CORE_L2MPKI_47	0.270
CORE_L2MPKI_48	0.262
CORE_L2MPKI_49	0.254
CORE_L2MPKI_50	0.258
CORE_L2MPKI_51	0.253
CORE_L2MPKI_52	0.253
CORE_L2MPKI_53	0.258
CORE_L2MPKI_54	0.251
CORE_L2MPKI_55	0.275
CORE_L2MPKI_56	0.280
CORE_L2MPKI_57	0.263
CORE_L2MPKI_58	0.262
CORE_L2MPKI_59	0.259
Avg_MPKI_Stream1= 0.321
Avg_MPKI_Stream2= 0.265
MISSES-CORES
CORE_MISSES_0	3139
CORE_MISSES_1	1409
CORE_MISSES_2	1681
CORE_MISSES_3	1217
CORE_MISSES_4	1662
CORE_MISSES_5	1183
CORE_MISSES_6	1259
CORE_MISSES_7	1151
CORE_MISSES_8	1355
CORE_MISSES_9	1463
CORE_MISSES_10	9539
CORE_MISSES_11	9644
CORE_MISSES_12	9360
CORE_MISSES_13	9792
CORE_MISSES_14	9640
CORE_MISSES_15	8891
CORE_MISSES_16	9942
CORE_MISSES_17	10241
CORE_MISSES_18	9197
CORE_MISSES_19	9585
CORE_MISSES_20	9404
CORE_MISSES_21	9819
CORE_MISSES_22	9843
CORE_MISSES_23	10205
CORE_MISSES_24	9580
CORE_MISSES_25	10138
CORE_MISSES_26	9915
CORE_MISSES_27	10268
CORE_MISSES_28	9691
CORE_MISSES_29	10572
CORE_MISSES_30	10042
CORE_MISSES_31	10015
CORE_MISSES_32	10040
CORE_MISSES_33	9576
CORE_MISSES_34	10210
CORE_MISSES_35	10102
CORE_MISSES_36	9980
CORE_MISSES_37	10082
CORE_MISSES_38	10142
CORE_MISSES_39	10462
CORE_MISSES_40	10266
CORE_MISSES_41	9696
CORE_MISSES_42	10374
CORE_MISSES_43	10312
CORE_MISSES_44	9595
CORE_MISSES_45	9832
CORE_MISSES_46	9974
CORE_MISSES_47	10106
CORE_MISSES_48	9701
CORE_MISSES_49	9445
CORE_MISSES_50	9612
CORE_MISSES_51	9523
CORE_MISSES_52	9471
CORE_MISSES_53	9626
CORE_MISSES_54	9372
CORE_MISSES_55	10251
CORE_MISSES_56	10532
CORE_MISSES_57	9863
CORE_MISSES_58	9783
CORE_MISSES_59	9748
L2_MISSES = 508518
L2_total_cache_accesses = 2088371
L2_total_cache_misses = 508518
L2_total_cache_miss_rate = 0.2435
L2_total_cache_pending_hits = 370604
L2_total_cache_reservation_fails = 68245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 258976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 340412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25736
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 110124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4290
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7086
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 1495
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37989
L2_cache_data_port_util = 0.303
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8196383
icnt_total_pkts_simt_to_mem=3292968
