Collection of RTL design projects implemented in Verilog HDL, including testbenches, and simulation results.
