/*
 * regs_srammc2plb4.h
 *
 *  Created on: May 4, 2018
 *      Author: d.arsentiev
 */

#ifndef REGS_SRAMMC2PLB4_H_
#define REGS_SRAMMC2PLB4_H_

/* values from units/cpu/units/ppc_chip/verilog/rtl/PPC470S_TOP111323221111.v */
#define SRAMMC2PLB4_0_SB0CR_RESET_VAL	0xFFFF048F
#define SRAMMC2PLB4_0_SB1CR_RESET_VAL	0xFFFF448F
#define SRAMMC2PLB4_0_SB2CR_RESET_VAL	0xFFFF848F
#define SRAMMC2PLB4_0_SB3CR_RESET_VAL	0xFFFFC48F

#define SRAMMC2PLB4_1_SB0CR_RESET_VAL	0x00010780
#define SRAMMC2PLB4_1_SB1CR_RESET_VAL	0x00018780
#define SRAMMC2PLB4_1_SB2CR_RESET_VAL	0x00020780
#define SRAMMC2PLB4_1_SB3CR_RESET_VAL	0x00028780


#endif /* REGS_SRAMMC2PLB4_H_ */
