ISim log file
Running: F:\document\SJTU\course\computer_architecture\experiment\workshop\lmc\lab6\lab6\test_for_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/test_for_top_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 10000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 23427300 ns : File "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/InstructionMem.v" Line 55
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 19253300 ns : File "F:/document/SJTU/course/computer_architecture/experiment/workshop/lmc/lab6/lab6/InstructionMem.v" Line 55
