hmodule sillyfunction(input  logic a, b, c,
                      output logic y) {
  y = ~a & ~b & ~c |
       a & ~b & ~c |
       a & ~b &  c;
}
