Analysis & Synthesis report for cic_and_fir
Wed Jul 22 21:56:40 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated
 19. Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst
 20. Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core
 21. Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1
 22. Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1
 23. Parameter Settings for User Entity Instance: clk_divider_N:clk_divider_N_inst
 24. Parameter Settings for User Entity Instance: wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0
 26. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst
 27. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 28. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 29. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 30. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 31. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 32. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 33. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 34. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 35. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 36. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 37. Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 38. altsyncram Parameter Settings by Entity Instance
 39. altera_syncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "fir_comp_filter:fir_inst"
 41. Port Connectivity Checks: "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core"
 42. Port Connectivity Checks: "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0"
 43. Port Connectivity Checks: "cic_dec_filter:cic_inst"
 44. Port Connectivity Checks: "oscillator:osc"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                      ;
+---------------------------------+-----------------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 22 21:56:40 2020                           ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition ;
; Revision Name                   ; cic_and_fir                                                     ;
; Top-level Entity Name           ; mic_full_filter_wt                                              ;
; Family                          ; Arria V                                                         ;
; Logic utilization (in ALMs)     ; N/A                                                             ;
; Total registers                 ; 1193                                                            ;
; Total pins                      ; 19                                                              ;
; Total virtual pins              ; 0                                                               ;
; Total block memory bits         ; 70,628                                                          ;
; Total DSP Blocks                ; 1                                                               ;
; Total HSSI RX PCSs              ; 0                                                               ;
; Total HSSI PMA RX Deserializers ; 0                                                               ;
; Total HSSI TX PCSs              ; 0                                                               ;
; Total HSSI PMA TX Serializers   ; 0                                                               ;
; Total PLLs                      ; 0                                                               ;
; Total DLLs                      ; 0                                                               ;
+---------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5AGXFB3H4F35C4     ;                    ;
; Top-level entity name                                                           ; mic_full_filter_wt ; cic_and_fir        ;
; Family name                                                                     ; Arria V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library         ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; mic_full_filter_wt.v                                                          ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v                                                          ;                 ;
; oscillator/synthesis/oscillator.v                                             ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v                                             ; oscillator      ;
; oscillator/synthesis/submodules/altera_int_osc.v                              ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v                              ; oscillator      ;
; cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd                       ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd                       ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv                 ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv                 ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd              ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd              ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv                   ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv                   ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd                  ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd                  ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd              ; yes             ; Encrypted User VHDL File                     ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd              ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/counter_module.sv                         ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv                         ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv                       ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv                       ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/alt_cic_core.sv                           ; yes             ; Encrypted User SystemVerilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv                           ; cic_dec_filter  ;
; cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv                ; yes             ; User SystemVerilog HDL File                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv                ; cic_dec_filter  ;
; wave_gen_direct_pdm.v                                                         ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/wave_gen_direct_pdm.v                                                         ;                 ;
; clk_divider_N.v                                                               ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v                                                               ;                 ;
; wavetable.v                                                                   ; yes             ; User Wizard-Generated File                   ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/wavetable.v                                                                   ;                 ;
; cic_dec_filter/simulation/cic_dec_filter.v                                    ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v                                    ;                 ;
; fir_comp_filter.v                                                             ; yes             ; User Wizard-Generated File                   ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter.v                                                             ; fir_comp_filter ;
; fir_comp_filter/dspba_library_package.vhd                                     ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library_package.vhd                                     ; fir_comp_filter ;
; fir_comp_filter/dspba_library.vhd                                             ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd                                             ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd                                  ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd                                  ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd                                   ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd                                   ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd               ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd               ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd                     ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd                     ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd                   ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd                   ; fir_comp_filter ;
; fir_comp_filter/auk_dspip_roundsat_hpfir.vhd                                  ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_roundsat_hpfir.vhd                                  ; fir_comp_filter ;
; fir_comp_filter/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/altera_avalon_sc_fifo.v                                       ; fir_comp_filter ;
; fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd                             ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd                             ; fir_comp_filter ;
; fir_comp_filter/fir_comp_filter_0002_ast.vhd                                  ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd                                  ; fir_comp_filter ;
; fir_comp_filter/fir_comp_filter_0002.vhd                                      ; yes             ; User VHDL File                               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd                                      ; fir_comp_filter ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;                 ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;                 ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;                 ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;                 ;
; aglobal191.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                      ;                 ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;                 ;
; altrom.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;                 ;
; altram.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altram.inc                                                                          ;                 ;
; altdpram.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;                 ;
; db/altsyncram_g0g1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_g0g1.tdf                                                        ;                 ;
; sine_sweep_v3.mif                                                             ; yes             ; Auto-Found Memory Initialization File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/sine_sweep_v3.mif                                                             ;                 ;
; db/decode_0q9.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/decode_0q9.tdf                                                             ;                 ;
; db/mux_n8b.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/mux_n8b.tdf                                                                ;                 ;
; scfifo.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                                          ;                 ;
; a_regfifo.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                       ;                 ;
; a_dpfifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                        ;                 ;
; a_i2fifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                        ;                 ;
; a_fffifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                        ;                 ;
; a_f2fifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                        ;                 ;
; db/scfifo_ddd1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf                                                            ;                 ;
; db/a_dpfifo_ui51.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf                                                          ;                 ;
; db/altsyncram_t3n1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf                                                        ;                 ;
; db/cmpr_4e8.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_4e8.tdf                                                               ;                 ;
; db/cntr_fra.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_fra.tdf                                                               ;                 ;
; db/cntr_sr6.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_sr6.tdf                                                               ;                 ;
; db/cntr_gra.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_gra.tdf                                                               ;                 ;
; db/scfifo_uhd1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_uhd1.tdf                                                            ;                 ;
; db/a_dpfifo_rp51.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf                                                          ;                 ;
; db/altsyncram_3an1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_3an1.tdf                                                        ;                 ;
; db/cmpr_6e8.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_6e8.tdf                                                               ;                 ;
; db/cntr_hra.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_hra.tdf                                                               ;                 ;
; db/cntr_ur6.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ur6.tdf                                                               ;                 ;
; db/cntr_ira.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ira.tdf                                                               ;                 ;
; db/scfifo_9mb1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_9mb1.tdf                                                            ;                 ;
; db/a_dpfifo_kj41.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf                                                          ;                 ;
; db/altsyncram_u6n1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_u6n1.tdf                                                        ;                 ;
; db/cmpr_3e8.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_3e8.tdf                                                               ;                 ;
; db/cntr_era.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_era.tdf                                                               ;                 ;
; db/cntr_rr6.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_rr6.tdf                                                               ;                 ;
; altera_syncram.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_syncram.tdf                                                                  ;                 ;
; db/altera_syncram_l214.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_l214.tdf                                                    ;                 ;
; db/altsyncram_mfb4.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_mfb4.tdf                                                        ;                 ;
; db/altera_syncram_58v3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_58v3.tdf                                                    ;                 ;
; db/altsyncram_6l94.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_6l94.tdf                                                        ;                 ;
; pzdyqx.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/19.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                          ;                 ;
; sld_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld      ;
; db/ip/sld34178a8e/alt_sld_fab.v                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/alt_sld_fab.v                                               ; alt_sld_fab     ;
; db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab.v                        ; alt_sld_fab     ;
; db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                 ; alt_sld_fab     ;
; db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv              ; alt_sld_fab     ;
; db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd            ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd            ; alt_sld_fab     ;
; db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv              ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;                 ;
; sld_rom_sr.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;                 ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 677                                            ;
;                                             ;                                                ;
; Combinational ALUT usage for logic          ; 1080                                           ;
;     -- 7 input functions                    ; 6                                              ;
;     -- 6 input functions                    ; 69                                             ;
;     -- 5 input functions                    ; 90                                             ;
;     -- 4 input functions                    ; 96                                             ;
;     -- <=3 input functions                  ; 819                                            ;
; Memory ALUT usage                           ; 32                                             ;
;     -- 64-address deep                      ; 0                                              ;
;     -- 32-address deep                      ; 32                                             ;
;                                             ;                                                ;
; Dedicated logic registers                   ; 1193                                           ;
;                                             ;                                                ;
; I/O pins                                    ; 19                                             ;
; Total MLAB memory bits                      ; 544                                            ;
; Total block memory bits                     ; 70628                                          ;
;                                             ;                                                ;
; Total DSP Blocks                            ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; clk_divider_N:clk_divider_N_inst|My_DFF:dff1|Q ;
; Maximum fan-out                             ; 1109                                           ;
; Total fan-out                               ; 8890                                           ;
; Average fan-out                             ; 3.68                                           ;
+---------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                             ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------+
; |mic_full_filter_wt                                                                                                                     ; 1080 (2)            ; 1193 (3)                  ; 70628             ; 1          ; 19   ; 0            ; |mic_full_filter_wt                                                                                                                                                                                                                                                                                                                                            ; mic_full_filter_wt                      ; work            ;
;    |cic_dec_filter:cic_inst|                                                                                                            ; 651 (0)             ; 747 (0)                   ; 628               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst                                                                                                                                                                                                                                                                                                                    ; cic_dec_filter                          ; work            ;
;       |cic_dec_filter_cic_ii_0:cic_ii_0|                                                                                                ; 651 (16)            ; 747 (0)                   ; 628               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                   ; cic_dec_filter_cic_ii_0                 ; cic_dec_filter  ;
;          |alt_cic_core:core|                                                                                                            ; 635 (0)             ; 747 (0)                   ; 628               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                 ; alt_cic_core                            ; cic_dec_filter  ;
;             |alt_cic_dec_siso:dec_one|                                                                                                  ; 548 (5)             ; 689 (5)                   ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                                                                                        ; alt_cic_dec_siso                        ; cic_dec_filter  ;
;                |auk_dspip_channel_buffer:fifo_regulator|                                                                                ; 24 (0)              ; 12 (0)                    ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                                                                                                ; auk_dspip_channel_buffer                ; cic_dec_filter  ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 24 (0)              ; 12 (0)                    ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                             ; scfifo                                  ; work            ;
;                      |scfifo_9mb1:auto_generated|                                                                                       ; 24 (0)              ; 12 (0)                    ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated                                                                                                                                                  ; scfifo_9mb1                             ; work            ;
;                         |a_dpfifo_kj41:dpfifo|                                                                                          ; 24 (16)             ; 12 (7)                    ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo                                                                                                                             ; a_dpfifo_kj41                           ; work            ;
;                            |altsyncram_u6n1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 100               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|altsyncram_u6n1:FIFOram                                                                                                     ; altsyncram_u6n1                         ; work            ;
;                            |cntr_era:rd_ptr_msb|                                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cntr_era:rd_ptr_msb                                                                                                         ; cntr_era                                ; work            ;
;                            |cntr_fra:wr_ptr|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cntr_fra:wr_ptr                                                                                                             ; cntr_fra                                ; work            ;
;                            |cntr_rr6:usedw_counter|                                                                                     ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cntr_rr6:usedw_counter                                                                                                      ; cntr_rr6                                ; work            ;
;                |auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|                                                          ; 27 (27)             ; 50 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|                                                          ; 26 (26)             ; 48 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|                                                          ; 25 (25)             ; 46 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|                                                          ; 25 (25)             ; 45 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|                                                          ; 24 (24)             ; 44 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|                                                          ; 23 (23)             ; 42 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|                                                          ; 22 (22)             ; 40 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|                                                          ; 21 (21)             ; 36 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                                                                                                          ; auk_dspip_differentiator                ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_downsample:vrc_en_0.first_dsample|                                                                            ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                                                                                            ; auk_dspip_downsample                    ; cic_dec_filter  ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                             ; counter_module                          ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[0].integration|                                                                         ; 45 (45)             ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[1].integration|                                                                         ; 45 (45)             ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[2].integration|                                                                         ; 45 (45)             ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[3].integration|                                                                         ; 43 (43)             ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[4].integration|                                                                         ; 39 (39)             ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[5].integration|                                                                         ; 35 (35)             ; 35 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[6].integration|                                                                         ; 31 (31)             ; 31 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |auk_dspip_integrator:integrator[7].integration|                                                                         ; 27 (27)             ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                                                                                                         ; auk_dspip_integrator                    ; cic_dec_filter  ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                               ; auk_dspip_delay                         ; cic_dec_filter  ;
;                |counter_module:latency_cnt_inst|                                                                                        ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                                                                                        ; counter_module                          ; cic_dec_filter  ;
;                |counter_module:rate_cnt_inst|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                                                                                           ; counter_module                          ; cic_dec_filter  ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 23 (4)              ; 16 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                         ; auk_dspip_avalon_streaming_controller   ; cic_dec_filter  ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                        ; auk_dspip_avalon_streaming_small_fifo   ; cic_dec_filter  ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 27 (0)              ; 17 (0)                    ; 16                ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                      ; auk_dspip_avalon_streaming_sink         ; cic_dec_filter  ;
;                |scfifo:sink_FIFO|                                                                                                       ; 27 (0)              ; 17 (0)                    ; 16                ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                     ; scfifo                                  ; work            ;
;                   |scfifo_ddd1:auto_generated|                                                                                          ; 27 (1)              ; 17 (1)                    ; 16                ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated                                                                                                                                                                          ; scfifo_ddd1                             ; work            ;
;                      |a_dpfifo_ui51:dpfifo|                                                                                             ; 26 (15)             ; 16 (8)                    ; 16                ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo                                                                                                                                                     ; a_dpfifo_ui51                           ; work            ;
;                         |altsyncram_t3n1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 16                ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram                                                                                                                             ; altsyncram_t3n1                         ; work            ;
;                         |cntr_fra:rd_ptr_msb|                                                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_fra:rd_ptr_msb                                                                                                                                 ; cntr_fra                                ; work            ;
;                         |cntr_gra:wr_ptr|                                                                                               ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_gra:wr_ptr                                                                                                                                     ; cntr_gra                                ; work            ;
;                         |cntr_sr6:usedw_counter|                                                                                        ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_sr6:usedw_counter                                                                                                                              ; cntr_sr6                                ; work            ;
;             |auk_dspip_avalon_streaming_source:output_source_0|                                                                         ; 37 (1)              ; 25 (1)                    ; 512               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                                                                                               ; auk_dspip_avalon_streaming_source       ; cic_dec_filter  ;
;                |scfifo:source_FIFO|                                                                                                     ; 36 (0)              ; 24 (0)                    ; 512               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO                                                                                                                                                                                            ; scfifo                                  ; work            ;
;                   |scfifo_uhd1:auto_generated|                                                                                          ; 36 (0)              ; 24 (0)                    ; 512               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated                                                                                                                                                                 ; scfifo_uhd1                             ; work            ;
;                      |a_dpfifo_rp51:dpfifo|                                                                                             ; 36 (19)             ; 24 (10)                   ; 512               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo                                                                                                                                            ; a_dpfifo_rp51                           ; work            ;
;                         |altsyncram_3an1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|altsyncram_3an1:FIFOram                                                                                                                    ; altsyncram_3an1                         ; work            ;
;                         |cntr_hra:rd_ptr_msb|                                                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_hra:rd_ptr_msb                                                                                                                        ; cntr_hra                                ; work            ;
;                         |cntr_ira:wr_ptr|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_ira:wr_ptr                                                                                                                            ; cntr_ira                                ; work            ;
;                         |cntr_ur6:usedw_counter|                                                                                        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_ur6:usedw_counter                                                                                                                     ; cntr_ur6                                ; work            ;
;    |clk_divider_N:clk_divider_N_inst|                                                                                                   ; 12 (9)              ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|clk_divider_N:clk_divider_N_inst                                                                                                                                                                                                                                                                                                           ; clk_divider_N                           ; work            ;
;       |My_DFF:dff0|                                                                                                                     ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|clk_divider_N:clk_divider_N_inst|My_DFF:dff0                                                                                                                                                                                                                                                                                               ; My_DFF                                  ; work            ;
;       |My_DFF:dff1|                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|clk_divider_N:clk_divider_N_inst|My_DFF:dff1                                                                                                                                                                                                                                                                                               ; My_DFF                                  ; work            ;
;    |fir_comp_filter:fir_inst|                                                                                                           ; 199 (0)             ; 267 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst                                                                                                                                                                                                                                                                                                                   ; fir_comp_filter                         ; fir_comp_filter ;
;       |fir_comp_filter_0002:fir_comp_filter_inst|                                                                                       ; 199 (0)             ; 267 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst                                                                                                                                                                                                                                                                         ; fir_comp_filter_0002                    ; fir_comp_filter ;
;          |fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|                                                                       ; 199 (0)             ; 267 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst                                                                                                                                                                                                                  ; fir_comp_filter_0002_ast                ; fir_comp_filter ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                   ; auk_dspip_avalon_streaming_source_hpfir ; fir_comp_filter ;
;             |auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk|                                                        ; 73 (73)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk                                                                                                                                               ; auk_dspip_roundsat_hpfir                ; fir_comp_filter ;
;             |fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|                                                            ; 126 (126)           ; 210 (163)                 ; 0                 ; 1          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                   ; fir_comp_filter_0002_rtl_core           ; fir_comp_filter ;
;                |altera_syncram:d_xIn_0_13_mem_dmem|                                                                                     ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                ; altera_syncram                          ; work            ;
;                   |altera_syncram_l214:auto_generated|                                                                                  ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated                                                                             ; altera_syncram_l214                     ; work            ;
;                      |altsyncram_mfb4:altsyncram1|                                                                                      ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1                                                 ; altsyncram_mfb4                         ; work            ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0 (0)               ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                        ; altera_syncram                          ; work            ;
;                   |altera_syncram_58v3:auto_generated|                                                                                  ; 0 (0)               ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated                                                                     ; altera_syncram_58v3                     ; work            ;
;                      |altsyncram_6l94:altsyncram1|                                                                                      ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1                                         ; altsyncram_6l94                         ; work            ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                      ; dspba_delay                             ; fir_comp_filter ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                              ; dspba_delay                             ; fir_comp_filter ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                              ; dspba_delay                             ; fir_comp_filter ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                     ; dspba_delay                             ; fir_comp_filter ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                     ; dspba_delay                             ; fir_comp_filter ;
;    |oscillator:osc|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|oscillator:osc                                                                                                                                                                                                                                                                                                                             ; oscillator                              ; oscillator      ;
;       |altera_int_osc:int_osc_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|oscillator:osc|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                                    ; altera_int_osc                          ; oscillator      ;
;    |pzdyqx:nabboc|                                                                                                                      ; 93 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                  ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 93 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                             ; work            ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                               ; FLAU0828                                ; work            ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                               ; YMSB9588                                ; work            ;
;          |YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1                                                                                                                                                                                                                                   ; YPHP7743                                ; work            ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                 ; ZNZS8187                                ; work            ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                               ; ZNZS8187                                ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld      ;
;    |wave_gen:wave_gen_inst|                                                                                                             ; 31 (23)             ; 19 (17)                   ; 70000             ; 0          ; 0    ; 0            ; |mic_full_filter_wt|wave_gen:wave_gen_inst                                                                                                                                                                                                                                                                                                                     ; wave_gen                                ; work            ;
;       |wavetable:wavetable_inst|                                                                                                        ; 8 (0)               ; 2 (0)                     ; 70000             ; 0          ; 0    ; 0            ; |mic_full_filter_wt|wave_gen:wave_gen_inst|wavetable:wavetable_inst                                                                                                                                                                                                                                                                                            ; wavetable                               ; work            ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 2 (0)                     ; 70000             ; 0          ; 0    ; 0            ; |mic_full_filter_wt|wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                              ; work            ;
;             |altsyncram_g0g1:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 70000             ; 0          ; 0    ; 0            ; |mic_full_filter_wt|wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated                                                                                                                                                                                                                             ; altsyncram_g0g1                         ; work            ;
;                |mux_n8b:mux2|                                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mic_full_filter_wt|wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|mux_n8b:mux2                                                                                                                                                                                                                ; mux_n8b                                 ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|altsyncram_u6n1:FIFOram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 4            ; 27           ; 4            ; 27           ; 108   ; None              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 8            ; 4            ; 8            ; 4            ; 32    ; None              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|altsyncram_3an1:FIFOram|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 17           ; 32           ; 17           ; 544   ; None              ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1|ALTDPRAM_INSTANCE         ; MLAB ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32    ; None              ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None              ;
; wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; ROM              ; 8750         ; 8            ; --           ; --           ; 70000 ; sine_sweep_v3.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File   ;
+--------+------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed      ; |mic_full_filter_wt|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                          ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                 ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one                                                                                                                                                                 ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst                                                                                                                             ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff                                                                                                   ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator                                                                                                                         ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration                                                                                                                  ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst                                                                                                                                 ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst                                                                                                                                    ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample                                                                                                                     ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                      ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                      ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                               ;                   ;
; Altera ; CIC Compiler           ; N/A     ; N/A          ; OpenCore Plus ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0                                                                                                                                        ;                   ;
; Altera ; altera_fir_compiler_ii ; 19.1    ; N/A          ; N/A           ; |mic_full_filter_wt|fir_comp_filter:fir_inst                                                                                                                                                                                                                                            ; fir_comp_filter.v ;
; N/A    ; altera_int_osc         ; 19.1    ; N/A          ; N/A           ; |mic_full_filter_wt|oscillator:osc                                                                                                                                                                                                                                                      ; oscillator.qsys   ;
; Altera ; ROM: 1-PORT            ; 19.1    ; N/A          ; N/A           ; |mic_full_filter_wt|wave_gen:wave_gen_inst|wavetable:wavetable_inst                                                                                                                                                                                                                     ; wavetable.v       ;
+--------+------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                                     ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                                    ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                                    ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                                    ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                                    ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                                    ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                    ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                                                      ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                                      ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                                                      ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                                      ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                                      ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                               ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                               ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                               ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                               ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                               ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|rdaddr_reg[3] ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1|rdaddr_reg[4] ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1|rdaddr_reg[0]         ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                   ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                        ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                  ; yes                                                              ; yes                                        ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dout_pdm_2bit[0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                           ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                     ; Merged with fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6] ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                     ; Merged with fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6] ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[1..9,11..31]                                                                                                           ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                        ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[1..9,11..31]                                                                                                    ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                                 ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[10]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|dffe_af                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                           ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                            ; Lost fanout                                                                                                                                                                                                                                      ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                             ; Lost fanout                                                                                                                                                                                                                                      ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                           ; Lost fanout                                                                                                                                                                                                                                      ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                             ; Lost fanout                                                                                                                                                                                                                                      ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[1]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1]                                              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[0]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0]                                              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[2]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2]                                              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[4]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4]                                              ;
; cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[5]                                                                                        ; Merged with cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5]                                              ;
; Total Number of Removed Registers = 79                                                                                                                                                                                           ;                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts       ; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1193  ;
; Number of registers using Synchronous Clear  ; 278   ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 769   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 913   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                            ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                            ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                                                                                            ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                                                                                            ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                              ; 6       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                              ; 4       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                              ; 3       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                              ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                 ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                                                ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3]                                                                                                ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                                                                                ; 1       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                       ; 9       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                                                                                       ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                                                                                       ; 3       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                       ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                       ; 4       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                 ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                 ; 3       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                 ; 2       ;
; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                 ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk|dataout[14]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|clk_divider_N:clk_divider_N_inst|cnt[6]                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|dout[11]                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|dout[17]                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|dout[7]                                 ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[4].auk_dsp_diff|dout[19]                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout[13]                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|dout[2]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|dout[10]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|dout[22]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|ena_diff_s[1]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|dout_valid                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[4]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst|count[3]                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |mic_full_filter_wt|cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mic_full_filter_wt|wave_gen:wave_gen_inst|address[5]                                                                                                                                                                         ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |mic_full_filter_wt|fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk|data_lsb[11] ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |mic_full_filter_wt|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                               ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                    ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                     ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                     ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                      ;
; DONT_MERGE_REGISTER                     ; on     ; -    ; d_xIn_0_13_sticky_ena_q[0]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                                  ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider_N:clk_divider_N_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 50    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8750                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; sine_sweep_v3.mif    ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_g0g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0 ;
+-------------------+-----------+-----------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                  ;
+-------------------+-----------+-----------------------------------------------------------------------+
; DEVICE_FAMILY     ; Arria V   ; String                                                                ;
; FILTER_TYPE       ; decimator ; String                                                                ;
; STAGES            ; 8         ; Signed Integer                                                        ;
; D_DELAY           ; 1         ; Signed Integer                                                        ;
; VRC_EN            ; 0         ; Signed Integer                                                        ;
; RCF_MAX           ; 40        ; Signed Integer                                                        ;
; RCF_MIN           ; 40        ; Signed Integer                                                        ;
; INTERFACES        ; 1         ; Signed Integer                                                        ;
; CH_PER_INT        ; 1         ; Signed Integer                                                        ;
; INT_USE_MEM       ; false     ; String                                                                ;
; INT_MEM           ; auto      ; String                                                                ;
; DIF_USE_MEM       ; false     ; String                                                                ;
; DIF_MEM           ; auto      ; String                                                                ;
; IN_WIDTH          ; 2         ; Signed Integer                                                        ;
; OUT_WIDTH         ; 16        ; Signed Integer                                                        ;
; ROUND_TYPE        ; H_PRUNE   ; String                                                                ;
; PIPELINING        ; 0         ; Signed Integer                                                        ;
; C_STAGE_0_WIDTH   ; 25        ; Signed Integer                                                        ;
; C_STAGE_1_WIDTH   ; 24        ; Signed Integer                                                        ;
; C_STAGE_2_WIDTH   ; 23        ; Signed Integer                                                        ;
; C_STAGE_3_WIDTH   ; 22        ; Signed Integer                                                        ;
; C_STAGE_4_WIDTH   ; 22        ; Signed Integer                                                        ;
; C_STAGE_5_WIDTH   ; 21        ; Signed Integer                                                        ;
; C_STAGE_6_WIDTH   ; 20        ; Signed Integer                                                        ;
; C_STAGE_7_WIDTH   ; 19        ; Signed Integer                                                        ;
; C_STAGE_8_WIDTH   ; 0         ; Signed Integer                                                        ;
; C_STAGE_9_WIDTH   ; 0         ; Signed Integer                                                        ;
; C_STAGE_10_WIDTH  ; 0         ; Signed Integer                                                        ;
; C_STAGE_11_WIDTH  ; 0         ; Signed Integer                                                        ;
; MAX_C_STAGE_WIDTH ; 45        ; Signed Integer                                                        ;
; I_STAGE_0_WIDTH   ; 45        ; Signed Integer                                                        ;
; I_STAGE_1_WIDTH   ; 45        ; Signed Integer                                                        ;
; I_STAGE_2_WIDTH   ; 45        ; Signed Integer                                                        ;
; I_STAGE_3_WIDTH   ; 43        ; Signed Integer                                                        ;
; I_STAGE_4_WIDTH   ; 39        ; Signed Integer                                                        ;
; I_STAGE_5_WIDTH   ; 35        ; Signed Integer                                                        ;
; I_STAGE_6_WIDTH   ; 31        ; Signed Integer                                                        ;
; I_STAGE_7_WIDTH   ; 27        ; Signed Integer                                                        ;
; I_STAGE_8_WIDTH   ; 0         ; Signed Integer                                                        ;
; I_STAGE_9_WIDTH   ; 0         ; Signed Integer                                                        ;
; I_STAGE_10_WIDTH  ; 0         ; Signed Integer                                                        ;
; I_STAGE_11_WIDTH  ; 0         ; Signed Integer                                                        ;
; MAX_I_STAGE_WIDTH ; 45        ; Signed Integer                                                        ;
+-------------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst ;
+---------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value   ; Type                                                                                                                                   ;
+---------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16      ; Signed Integer                                                                                                                         ;
; OUT_WIDTH_UNTRIMMED ; 31      ; Signed Integer                                                                                                                         ;
; BANKINWIDTH         ; 0       ; Signed Integer                                                                                                                         ;
; REM_LSB_BIT_g       ; 7       ; Signed Integer                                                                                                                         ;
; REM_LSB_TYPE_g      ; round   ; String                                                                                                                                 ;
; REM_MSB_BIT_g       ; 8       ; Signed Integer                                                                                                                         ;
; REM_MSB_TYPE_g      ; sat     ; String                                                                                                                                 ;
; PHYSCHANIN          ; 1       ; Signed Integer                                                                                                                         ;
; PHYSCHANOUT         ; 1       ; Signed Integer                                                                                                                         ;
; CHANSPERPHYIN       ; 1       ; Signed Integer                                                                                                                         ;
; CHANSPERPHYOUT      ; 1       ; Signed Integer                                                                                                                         ;
; OUTPUTFIFODEPTH     ; 4       ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0       ; Signed Integer                                                                                                                         ;
; MODE_WIDTH          ; 0       ; Signed Integer                                                                                                                         ;
; ENABLE_BACKPRESSURE ; false   ; Enumerated                                                                                                                             ;
; LOG2_CHANSPERPHYOUT ; 1       ; Signed Integer                                                                                                                         ;
; NUMCHANS            ; 1       ; Signed Integer                                                                                                                         ;
; DEVICE_FAMILY       ; Arria V ; String                                                                                                                                 ;
; COMPLEX_CONST       ; 1       ; Signed Integer                                                                                                                         ;
+---------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                                                                          ;
; data_width      ; 16    ; Signed Integer                                                                                                                                                                          ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                          ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 16    ; Signed Integer                                                                                                                                                                        ;
; data_width            ; 16    ; Signed Integer                                                                                                                                                                        ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                        ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                        ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                        ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                            ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                        ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                        ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                 ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                              ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                              ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                              ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                       ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                              ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                              ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                              ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                              ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                              ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                              ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                              ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                              ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                              ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                              ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                                                       ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                                                       ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                              ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                              ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                              ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                              ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                                              ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                              ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                              ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                                       ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                       ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                                                       ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                                                       ;
; CBXI_PARAMETER                                             ; altera_syncram_l214  ; Untyped                                                                                                                                                                              ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                                      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                               ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                                      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                                      ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                                                 ; 32                   ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                                                 ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                      ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                                               ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                               ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                                                  ; 5                    ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                                                  ; 5                    ; Signed Integer                                                                                                                                                                               ;
; CBXI_PARAMETER                                             ; altera_syncram_58v3  ; Untyped                                                                                                                                                                                      ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 31    ; Signed Integer                                                                                                                                                                                                   ;
; rem_lsb_bit_g  ; 7     ; Signed Integer                                                                                                                                                                                                   ;
; rem_lsb_type_g ; round ; String                                                                                                                                                                                                           ;
; rem_msb_bit_g  ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; rem_msb_type_g ; sat   ; String                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8750                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                   ;
; Entity Instance                           ; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                  ;
; Entity Instance                           ; fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fir_comp_filter:fir_inst"                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core"                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rate              ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                              ;
+-------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_dec_filter:cic_inst"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; in_error  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "oscillator:osc" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; oscena ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1045                        ;
;     CLR               ; 123                         ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 562                         ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA CLR SLD       ; 31                          ;
;     ENA SCLR          ; 218                         ;
;     SCLR              ; 20                          ;
;     SLD               ; 2                           ;
;     plain             ; 59                          ;
; arriav_lcell_comb     ; 895                         ;
;     arith             ; 431                         ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 359                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 286                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 67                          ;
;         5 data inputs ; 51                          ;
;         6 data inputs ; 42                          ;
;     shared            ; 176                         ;
;         2 data inputs ; 176                         ;
; arriav_mac            ; 1                           ;
; arriav_mlab_cell      ; 32                          ;
; arriav_oscillator     ; 1                           ;
; boundary_port         ; 20                          ;
; stratixv_ram_block    ; 59                          ;
;                       ;                             ;
; Max LUT depth         ; 5.40                        ;
; Average LUT depth     ; 2.48                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 93                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 90                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 8                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.79                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition
    Info: Processing started: Wed Jul 22 21:55:51 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mic_full_filter -c cic_and_fir
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "oscillator.qsys"
Info (12250): 2020.07.22.21:56:02 Progress: Loading mic_full_filter/oscillator.qsys
Info (12250): 2020.07.22.21:56:02 Progress: Reading input file
Info (12250): 2020.07.22.21:56:02 Progress: Adding int_osc_0 [altera_int_osc 19.1]
Info (12250): 2020.07.22.21:56:03 Progress: Parameterizing module int_osc_0
Info (12250): 2020.07.22.21:56:03 Progress: Building connections
Info (12250): 2020.07.22.21:56:03 Progress: Parameterizing connections
Info (12250): 2020.07.22.21:56:03 Progress: Validating
Info (12250): 2020.07.22.21:56:03 Progress: Done reading input file
Info (12250): Oscillator: Generating oscillator "oscillator" for QUARTUS_SYNTH
Info (12250): Int_osc_0: Generating top-level entity altera_int_osc.
Info (12250): Int_osc_0: "oscillator" instantiated altera_int_osc "int_osc_0"
Info (12250): Oscillator: Done "oscillator" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "oscillator.qsys"
Info (12248): Elaborating Platform Designer system entity "cic_dec_filter.qsys"
Info (12250): 2020.07.22.21:56:09 Progress: Loading mic_full_filter/cic_dec_filter.qsys
Info (12250): 2020.07.22.21:56:10 Progress: Reading input file
Info (12250): 2020.07.22.21:56:10 Progress: Adding cic_ii_0 [altera_cic_ii 19.1]
Info (12250): 2020.07.22.21:56:10 Progress: Parameterizing module cic_ii_0
Info (12250): 2020.07.22.21:56:10 Progress: Building connections
Info (12250): 2020.07.22.21:56:10 Progress: Parameterizing connections
Info (12250): 2020.07.22.21:56:10 Progress: Validating
Info (12250): 2020.07.22.21:56:11 Progress: Done reading input file
Info (12250): Cic_dec_filter: Generating cic_dec_filter "cic_dec_filter" for QUARTUS_SYNTH
Info (12250): Cic_ii_0: "cic_dec_filter" instantiated altera_cic_ii "cic_ii_0"
Info (12250): Cic_dec_filter: Done "cic_dec_filter" with 2 modules, 30 files
Info (12249): Finished elaborating Platform Designer system entity "cic_dec_filter.qsys"
Info (12021): Found 2 design units, including 2 entities, in source file mic_full_filter_wt.v
    Info (12023): Found entity 1: mic_full_filter_wt File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 1
    Info (12023): Found entity 2: mic_full_filter_wt_tb File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v
    Info (12023): Found entity 1: oscillator File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v
    Info (12023): Found entity 1: altera_int_osc File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/cic_dec_filter.v
    Info (12023): Found entity 1: cic_dec_filter File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/cic_dec_filter.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic_dec_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic_dec_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic_dec_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic_dec_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic_dec_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv
    Info (12023): Found entity 1: cic_dec_filter_cic_ii_0 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file wave_gen_direct_pdm.v
    Info (12023): Found entity 1: wave_gen File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wave_gen_direct_pdm.v Line: 1
    Info (12023): Found entity 2: wave_gen_tb File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wave_gen_direct_pdm.v Line: 48
Info (12021): Found 3 design units, including 3 entities, in source file clk_divider_n.v
    Info (12023): Found entity 1: clk_divider_N File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v Line: 2
    Info (12023): Found entity 2: My_DFF File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v Line: 33
    Info (12023): Found entity 3: clk_divider_N_tb File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file wavetable.v
    Info (12023): Found entity 1: wavetable File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wavetable.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cic_dec_filter/simulation/cic_dec_filter.v
    Info (12023): Found entity 1: cic_dec_filter File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fir_comp_filter.v
    Info (12023): Found entity 1: fir_comp_filter File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_comp_filter/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_comp_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file fir_comp_filter/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_comp_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_comp_filter) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_comp_filter/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_comp_filter_0002_rtl_core-normal File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: fir_comp_filter_0002_rtl_core File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002_ast.vhd
    Info (12022): Found design unit 1: fir_comp_filter_0002_ast-struct File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_comp_filter_0002_ast File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_comp_filter/fir_comp_filter_0002.vhd
    Info (12022): Found design unit 1: fir_comp_filter_0002-syn File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_comp_filter_0002 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd Line: 19
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/oscillator.v" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/oscillator/oscillator.v
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/oscillator/submodules/altera_int_osc.v" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/submodules/altera_int_osc.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/oscillator/submodules/altera_int_osc.v
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/cic_dec_filter.v" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/cic_dec_filter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/cic_dec_filter.v
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_core.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_core.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_miso.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_dec_miso.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_dec_siso.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_simo.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_int_simo.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_int_siso.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_cic_int_siso.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_dsp_cic_common_pkg.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/alt_dsp_cic_common_pkg.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_controller.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_sink.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_avalon_streaming_source.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_channel_buffer.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_cic_lib_pkg.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_delay.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_delay.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_differentiator.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_downsample.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastadd.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_fastadd.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_fastaddsub.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_fastaddsub.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_integrator.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_lib_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_lib_pkg.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_math_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_math_pkg.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_pipelined_adder.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_pipelined_adder.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_roundsat.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_roundsat.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_text_pkg.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_text_pkg.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_upsample.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_upsample.vhd
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_variable_downsample.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/auk_dspip_variable_downsample.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/cic_dec_filter_cic_ii_0.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/counter_module.sv" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/counter_module.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/counter_module.sv
Info (15248): File "d:/documents/shared_documents/intelfpga/mic_full_filter/db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v" is a duplicate of already analyzed file "D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/hyper_pipeline_interface.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/cic_dec_filter/submodules/hyper_pipeline_interface.v
Info (12127): Elaborating entity "mic_full_filter_wt" for the top level hierarchy
Info (12128): Elaborating entity "oscillator" for hierarchy "oscillator:osc" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 13
Info (12128): Elaborating entity "altera_int_osc" for hierarchy "oscillator:osc|altera_int_osc:int_osc_0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/oscillator/synthesis/oscillator.v Line: 14
Info (12128): Elaborating entity "clk_divider_N" for hierarchy "clk_divider_N:clk_divider_N_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 21
Warning (10230): Verilog HDL assignment warning at clk_divider_N.v(21): truncated value with size 32 to match size of target (7) File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v Line: 21
Info (12128): Elaborating entity "My_DFF" for hierarchy "clk_divider_N:clk_divider_N_inst|My_DFF:dff0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/clk_divider_N.v Line: 28
Info (12128): Elaborating entity "wave_gen" for hierarchy "wave_gen:wave_gen_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 34
Info (12128): Elaborating entity "wavetable" for hierarchy "wave_gen:wave_gen_inst|wavetable:wavetable_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wave_gen_direct_pdm.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wavetable.v Line: 82
Info (12130): Elaborated megafunction instantiation "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wavetable.v Line: 82
Info (12133): Instantiated megafunction "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/wavetable.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine_sweep_v3.mif"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8750"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0g1.tdf
    Info (12023): Found entity 1: altsyncram_g0g1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_g0g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_g0g1" for hierarchy "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0q9.tdf
    Info (12023): Found entity 1: decode_0q9 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/decode_0q9.tdf Line: 23
Info (12128): Elaborating entity "decode_0q9" for hierarchy "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|decode_0q9:rden_decode" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_g0g1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n8b.tdf
    Info (12023): Found entity 1: mux_n8b File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/mux_n8b.tdf Line: 23
Info (12128): Elaborating entity "mux_n8b" for hierarchy "wave_gen:wave_gen_inst|wavetable:wavetable_inst|altsyncram:altsyncram_component|altsyncram_g0g1:auto_generated|mux_n8b:mux2" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_g0g1.tdf Line: 42
Info (12128): Elaborating entity "cic_dec_filter" for hierarchy "cic_dec_filter:cic_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 62
Info (12128): Elaborating entity "cic_dec_filter_cic_ii_0" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/simulation/cic_dec_filter.v Line: 31
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/cic_dec_filter_cic_ii_0.sv Line: 213
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ddd1.tdf
    Info (12023): Found entity 1: scfifo_ddd1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ddd1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ui51.tdf
    Info (12023): Found entity 1: a_dpfifo_ui51 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_ui51" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_ddd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3n1.tdf
    Info (12023): Found entity 1: altsyncram_t3n1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t3n1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4e8.tdf
    Info (12023): Found entity 1: cmpr_4e8 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_4e8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cmpr_4e8:almost_full_comparer" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 53
Info (12128): Elaborating entity "cmpr_4e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cmpr_4e8:two_comparison" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fra.tdf
    Info (12023): Found entity 1: cntr_fra File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_fra.tdf Line: 26
Info (12128): Elaborating entity "cntr_fra" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_fra:rd_ptr_msb" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sr6.tdf
    Info (12023): Found entity 1: cntr_sr6 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_sr6.tdf Line: 26
Info (12128): Elaborating entity "cntr_sr6" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_sr6:usedw_counter" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gra.tdf
    Info (12023): Found entity 1: cntr_gra File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_gra.tdf Line: 26
Info (12128): Elaborating entity "cntr_gra" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|cntr_gra:wr_ptr" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_ui51.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv Line: 358
Info (12128): Elaborating entity "scfifo" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_uhd1.tdf
    Info (12023): Found entity 1: scfifo_uhd1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_uhd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_uhd1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_rp51.tdf
    Info (12023): Found entity 1: a_dpfifo_rp51 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_rp51" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_uhd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3an1.tdf
    Info (12023): Found entity 1: altsyncram_3an1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_3an1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3an1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|altsyncram_3an1:FIFOram" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6e8.tdf
    Info (12023): Found entity 1: cmpr_6e8 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_6e8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cmpr_6e8:almost_full_comparer" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 53
Info (12128): Elaborating entity "cmpr_6e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cmpr_6e8:two_comparison" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hra.tdf
    Info (12023): Found entity 1: cntr_hra File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_hra.tdf Line: 26
Info (12128): Elaborating entity "cntr_hra" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_hra:rd_ptr_msb" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ur6.tdf
    Info (12023): Found entity 1: cntr_ur6 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ur6.tdf Line: 26
Info (12128): Elaborating entity "cntr_ur6" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_ur6:usedw_counter" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ira.tdf
    Info (12023): Found entity 1: cntr_ira File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_ira.tdf Line: 26
Info (12128): Elaborating entity "cntr_ira" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|cntr_ira:wr_ptr" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_rp51.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_siso" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_core.sv Line: 475
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[4].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[6].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 275
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[7].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 330
Info (12128): Elaborating entity "counter_module" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 367
Info (12128): Elaborating entity "scfifo" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9mb1.tdf
    Info (12023): Found entity 1: scfifo_9mb1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_9mb1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9mb1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_kj41.tdf
    Info (12023): Found entity 1: a_dpfifo_kj41 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_kj41" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/scfifo_9mb1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6n1.tdf
    Info (12023): Found entity 1: altsyncram_u6n1 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_u6n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u6n1" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|altsyncram_u6n1:FIFOram" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3e8.tdf
    Info (12023): Found entity 1: cmpr_3e8 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cmpr_3e8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cmpr_3e8:almost_full_comparer" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 51
Info (12128): Elaborating entity "cmpr_3e8" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cmpr_3e8:two_comparison" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_era.tdf
    Info (12023): Found entity 1: cntr_era File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_era.tdf Line: 26
Info (12128): Elaborating entity "cntr_era" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cntr_era:rd_ptr_msb" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rr6.tdf
    Info (12023): Found entity 1: cntr_rr6 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/cntr_rr6.tdf Line: 26
Info (12128): Elaborating entity "cntr_rr6" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|cntr_rr6:usedw_counter" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/a_dpfifo_kj41.tdf Line: 54
Info (12128): Elaborating entity "counter_module" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Info (12128): Elaborating entity "counter_module" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[5].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[6].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 658
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[7].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "fir_comp_filter" for hierarchy "fir_comp_filter:fir_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/mic_full_filter_wt.v Line: 77
Info (12128): Elaborating entity "fir_comp_filter_0002" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_comp_filter_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_comp_filter_0002_ast" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_comp_filter_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_comp_filter_0002_rtl_core" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 198
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 203
Info (12128): Elaborating entity "altera_syncram" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 498
Info (12130): Elaborated megafunction instantiation "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 498
Info (12133): Instantiated megafunction "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 498
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l214.tdf
    Info (12023): Found entity 1: altera_syncram_l214 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_l214.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_l214" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mfb4.tdf
    Info (12023): Found entity 1: altsyncram_mfb4 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_mfb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mfb4" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_l214:auto_generated|altsyncram_mfb4:altsyncram1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_l214.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 538
Info (12128): Elaborating entity "altera_syncram" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 560
Info (12130): Elaborated megafunction instantiation "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 560
Info (12133): Instantiated megafunction "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 560
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_58v3.tdf
    Info (12023): Found entity 1: altera_syncram_58v3 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_58v3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_58v3" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated" File: c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6l94.tdf
    Info (12023): Found entity 1: altsyncram_6l94 File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_6l94.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6l94" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_58v3:auto_generated|altsyncram_6l94:altsyncram1" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altera_syncram_58v3.tdf Line: 35
Info (12128): Elaborating entity "dspba_delay" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|fir_comp_filter_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_rtl_core.vhd Line: 628
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "fir_comp_filter:fir_inst|fir_comp_filter_0002:fir_comp_filter_inst|fir_comp_filter_0002_ast:fir_comp_filter_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/fir_comp_filter/fir_comp_filter_0002_ast.vhd Line: 244
Warning (12020): Port "counter_max" on the entity instantiation of "rate_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 486
Warning (12020): Port "counter_max" on the entity instantiation of "channel_out_int_inst" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 432
Warning (12020): Port "counter_max" on the entity instantiation of "latency_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/alt_cic_dec_siso.sv Line: 419
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/cic_dec_filter/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.07.22.21:56:26 Progress: Loading sld34178a8e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld34178a8e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/ip/sld34178a8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|altsyncram_u6n1:FIFOram|q_b[0]" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_u6n1.tdf Line: 40
        Warning (14320): Synthesized away node "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_9mb1:auto_generated|a_dpfifo_kj41:dpfifo|altsyncram_u6n1:FIFOram|q_b[1]" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_u6n1.tdf Line: 72
        Warning (14320): Synthesized away node "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_uhd1:auto_generated|a_dpfifo_rp51:dpfifo|altsyncram_3an1:FIFOram|q_b[16]" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_3an1.tdf Line: 552
        Warning (14320): Synthesized away node "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram|q_b[2]" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf Line: 104
        Warning (14320): Synthesized away node "cic_dec_filter:cic_inst|cic_dec_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ddd1:auto_generated|a_dpfifo_ui51:dpfifo|altsyncram_t3n1:FIFOram|q_b[3]" File: D:/Documents/shared_documents/intelFPGA/mic_full_filter/db/altsyncram_t3n1.tdf Line: 136
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "CIC Compiler" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1424 logic cells
    Info (21064): Implemented 91 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Wed Jul 22 21:56:40 2020
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:27


