
*** Running vivado
    with args -log system_axi_smc_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_smc_4.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_axi_smc_4.tcl -notrace
Command: synth_design -top system_axi_smc_4 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 404.461 ; gain = 112.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_4' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/synth/system_axi_smc_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1UENPS3' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:783]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_one_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_0/synth/bd_87e2_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (1#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_one_0' (2#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_0/synth/bd_87e2_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_87e2_psr_aclk_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_1/synth/bd_87e2_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_1/synth/bd_87e2_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado/fix_vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/vivado/fix_vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [D:/vivado/fix_vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_87e2_psr_aclk_0' (9#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_1/synth/bd_87e2_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_87e2_psr_aclk_0' requires 10 connections, but only 6 given [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:818]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1UENPS3 does not have driver. [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:799]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1UENPS3' (10#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:783]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_6NIZKO' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_m00e_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_12/synth/bd_87e2_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_m00e_0' (24#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_12/synth/bd_87e2_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_6NIZKO' (25#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:827]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_m00s2a_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_11/synth/bd_87e2_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_m00s2a_0' (27#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_11/synth/bd_87e2_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_s00a2s_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_5/synth/bd_87e2_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_s00a2s_0' (29#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_5/synth/bd_87e2_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_15AKKNV' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:1198]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_s00mmu_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_2/synth/bd_87e2_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_s00mmu_0' (33#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_2/synth/bd_87e2_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_s00sic_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_4/synth/bd_87e2_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_s00sic_0' (38#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_4/synth/bd_87e2_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_s00tr_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_3/synth/bd_87e2_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_s00tr_0' (41#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_3/synth/bd_87e2_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_87e2_s00tr_0' requires 86 connections, but only 84 given [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:1754]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_15AKKNV' (42#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:1198]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_ZWP7K1' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:1841]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_sarn_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_6/synth/bd_87e2_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (48#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_sarn_0' (57#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_6/synth/bd_87e2_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_sawn_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_8/synth/bd_87e2_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_sawn_0' (58#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_8/synth/bd_87e2_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_sbn_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_10/synth/bd_87e2_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (58#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (58#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_sbn_0' (59#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_10/synth/bd_87e2_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_srn_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_7/synth/bd_87e2_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (60#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (60#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_srn_0' (61#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_7/synth/bd_87e2_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_87e2_swn_0' [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_9/synth/bd_87e2_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (63#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (63#1) [D:/vivado/fix_vivado/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2_swn_0' (64#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/ip/ip_9/synth/bd_87e2_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_ZWP7K1' (65#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:1841]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_87e2' (66#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/bd_0/synth/bd_87e2.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_axi_smc_4' (67#1) [e:/学校/电子科大/竞赛/图像处理比赛/工程/project_AXI_DMA/project_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_smc_4/synth/system_axi_smc_4.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_2_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_2_pipeline__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[87]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[86]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[85]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[84]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[83]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[82]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[81]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[80]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[79]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[78]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[77]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[76]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[75]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[74]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[73]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[72]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[71]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[70]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[69]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[68]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[67]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[66]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[65]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[64]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[63]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[62]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[61]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[60]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[59]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[58]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[57]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[56]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[55]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[54]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[53]
WARNING: [Synth 8-3331] design sc_node_v1_0_8_ingress__parameterized3 has unconnected port s_sc_payld[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized2 has unconnected port dinb[54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
TclStackFree: incorrect freePtr. Call out of sequence?
