 input: /home/magnago/benchmarks/ltl_timed_automata/lynch/divine/lynch_protocol_0006.xml
 property { 0 }: (G F v1_eq_1) -> (G F p0_cs7)
 ------------------- OWCTY -------------------
 initialise...		    MAP/ET
 ============================================= 
           The property DOES NOT hold      
 ============================================= 
 generating counterexample...      
===== Trace from initial =====

P0 = L1, P1 = L1, P2 = L1, P3 = L1, P4 = L1, P5 = L1, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, P2 = L1, P3 = L1, P4 = L1, P5 = L1, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P0.c-P1.c ≤ 16
P0.c-P2.c ≤ 16	P0.c-P3.c ≤ 16
P0.c-P4.c ≤ 16	P0.c-P5.c ≤ 16
P0.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, P2 = L2, P3 = L1, P4 = L1, P5 = L1, prop = 0
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P2.c ≤ 16
P0.c-P1.c ≤ 16	0 ≤ P0.c-P2.c ≤ 16
P0.c-P3.c ≤ 16	P0.c-P4.c ≤ 16
P0.c-P5.c ≤ 16	P0.c-_aux ≤ 0
-16 ≤ P1.c-P2.c	P2.c-P3.c ≤ 16
P2.c-P4.c ≤ 16	P2.c-P5.c ≤ 16
P2.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L3, P1 = L1, P2 = L2, P3 = L1, P4 = L1, P5 = L1, prop = 3
.v2 = 0
.v1_is_1 = 1
.v1 = 1
P0.c ≤ 16	P2.c ≤ 16
_aux ≤ 0	P0.c-P1.c ≤ 16
-16 ≤ P0.c-P2.c ≤ 0	P0.c-P3.c ≤ 16
P0.c-P4.c ≤ 16	P0.c-P5.c ≤ 16
0 ≤ P0.c-_aux ≤ 16	-16 ≤ P1.c-P2.c
0 ≤ P1.c-_aux	P2.c-P3.c ≤ 16
P2.c-P4.c ≤ 16	P2.c-P5.c ≤ 16
0 ≤ P2.c-_aux ≤ 16	0 ≤ P3.c-_aux
0 ≤ P4.c-_aux	0 ≤ P5.c-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\



===== The cycle =====

P0 = L3, P1 = L1, P2 = L3, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 3
P0.c-_aux ≤ 16	P2.c-_aux ≤ 0

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L3, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 3
P2.c-_aux ≤ 0	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L4, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L5, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L6, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = CS7, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L8, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 1
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L9, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 3
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L1, P1 = L1, P2 = L1, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
1 < _aux	
URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, P2 = L1, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	1 < _aux
P0.c-P1.c ≤ 16	P0.c-P2.c ≤ 16
P0.c-P3.c ≤ 16	P0.c-P4.c ≤ 16
P0.c-P5.c ≤ 16	P0.c-_aux < -1

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L2, P1 = L1, P2 = L2, P3 = L1, P4 = L1, P5 = L1, prop = 2
.v2 = 0
.v1_is_1 = 0
.v1 = 0
P0.c ≤ 16	P2.c ≤ 16
1 < _aux	P0.c-P1.c ≤ 16
0 ≤ P0.c-P2.c ≤ 16	P0.c-P3.c ≤ 16
P0.c-P4.c ≤ 16	P0.c-P5.c ≤ 16
P0.c-_aux < -1	-16 ≤ P1.c-P2.c
P2.c-P3.c ≤ 16	P2.c-P4.c ≤ 16
P2.c-P5.c ≤ 16	P2.c-_aux < -1

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<INF	<INF	<INF	<=0	\


P0 = L3, P1 = L1, P2 = L2, P3 = L1, P4 = L1, P5 = L1, prop = 3
.v2 = 0
.v1_is_1 = 1
.v1 = 1
P0.c ≤ 16	P2.c ≤ 16
_aux ≤ 0	P0.c-P1.c ≤ 16
-16 ≤ P0.c-P2.c ≤ 0	P0.c-P3.c ≤ 16
P0.c-P4.c ≤ 16	P0.c-P5.c ≤ 16
0 ≤ P0.c-_aux ≤ 16	-16 ≤ P1.c-P2.c
0 ≤ P1.c-_aux	P2.c-P3.c ≤ 16
P2.c-P4.c ≤ 16	P2.c-P5.c ≤ 16
0 ≤ P2.c-_aux ≤ 16	0 ≤ P3.c-_aux
0 ≤ P4.c-_aux	0 ≤ P5.c-_aux

URA state: <=0	<=0	<=0	<=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	<INF	<INF	<INF	\
<INF	<INF	<INF	<INF	<=0	<INF	<IN