// Seed: 3476564537
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  output wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  always @(posedge -1) id_6 <= id_1[id_3!=1'b0];
  not primCall (id_4, id_6);
endmodule
module module_2 #(
    parameter id_0 = 32'd46
) (
    input tri1 _id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    output wand id_4
);
  wire id_6;
  ;
  logic [1 : id_0] id_7 = -1'b0;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
