.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RED */
.set RED__0__DR, CYREG_GPIO_PRT2_DR
.set RED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RED__0__HSIOM_MASK, 0x0F000000
.set RED__0__HSIOM_SHIFT, 24
.set RED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED__0__INTR, CYREG_GPIO_PRT2_INTR
.set RED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RED__0__MASK, 0x40
.set RED__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set RED__0__OUT_SEL_SHIFT, 12
.set RED__0__OUT_SEL_VAL, 2
.set RED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RED__0__PC, CYREG_GPIO_PRT2_PC
.set RED__0__PC2, CYREG_GPIO_PRT2_PC2
.set RED__0__PORT, 2
.set RED__0__PS, CYREG_GPIO_PRT2_PS
.set RED__0__SHIFT, 6
.set RED__DR, CYREG_GPIO_PRT2_DR
.set RED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED__INTR, CYREG_GPIO_PRT2_INTR
.set RED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RED__MASK, 0x40
.set RED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RED__PC, CYREG_GPIO_PRT2_PC
.set RED__PC2, CYREG_GPIO_PRT2_PC2
.set RED__PORT, 2
.set RED__PS, CYREG_GPIO_PRT2_PS
.set RED__SHIFT, 6

/* BLUE */
.set BLUE__0__DR, CYREG_GPIO_PRT3_DR
.set BLUE__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BLUE__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BLUE__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BLUE__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set BLUE__0__HSIOM_MASK, 0xF0000000
.set BLUE__0__HSIOM_SHIFT, 28
.set BLUE__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE__0__INTR, CYREG_GPIO_PRT3_INTR
.set BLUE__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BLUE__0__MASK, 0x80
.set BLUE__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set BLUE__0__OUT_SEL_SHIFT, 14
.set BLUE__0__OUT_SEL_VAL, 3
.set BLUE__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BLUE__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BLUE__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BLUE__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BLUE__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BLUE__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BLUE__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BLUE__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BLUE__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BLUE__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BLUE__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BLUE__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BLUE__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BLUE__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BLUE__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BLUE__0__PC, CYREG_GPIO_PRT3_PC
.set BLUE__0__PC2, CYREG_GPIO_PRT3_PC2
.set BLUE__0__PORT, 3
.set BLUE__0__PS, CYREG_GPIO_PRT3_PS
.set BLUE__0__SHIFT, 7
.set BLUE__DR, CYREG_GPIO_PRT3_DR
.set BLUE__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BLUE__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BLUE__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BLUE__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE__INTR, CYREG_GPIO_PRT3_INTR
.set BLUE__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BLUE__MASK, 0x80
.set BLUE__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BLUE__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BLUE__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BLUE__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BLUE__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BLUE__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BLUE__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BLUE__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BLUE__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BLUE__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BLUE__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BLUE__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BLUE__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BLUE__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BLUE__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BLUE__PC, CYREG_GPIO_PRT3_PC
.set BLUE__PC2, CYREG_GPIO_PRT3_PC2
.set BLUE__PORT, 3
.set BLUE__PS, CYREG_GPIO_PRT3_PS
.set BLUE__SHIFT, 7

/* GREEN */
.set GREEN__0__DR, CYREG_GPIO_PRT3_DR
.set GREEN__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set GREEN__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set GREEN__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set GREEN__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GREEN__0__HSIOM_MASK, 0x0F000000
.set GREEN__0__HSIOM_SHIFT, 24
.set GREEN__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN__0__INTR, CYREG_GPIO_PRT3_INTR
.set GREEN__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set GREEN__0__MASK, 0x40
.set GREEN__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set GREEN__0__OUT_SEL_SHIFT, 12
.set GREEN__0__OUT_SEL_VAL, 0
.set GREEN__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GREEN__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GREEN__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GREEN__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GREEN__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GREEN__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GREEN__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GREEN__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GREEN__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GREEN__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GREEN__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GREEN__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GREEN__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GREEN__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GREEN__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GREEN__0__PC, CYREG_GPIO_PRT3_PC
.set GREEN__0__PC2, CYREG_GPIO_PRT3_PC2
.set GREEN__0__PORT, 3
.set GREEN__0__PS, CYREG_GPIO_PRT3_PS
.set GREEN__0__SHIFT, 6
.set GREEN__DR, CYREG_GPIO_PRT3_DR
.set GREEN__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set GREEN__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set GREEN__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set GREEN__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN__INTR, CYREG_GPIO_PRT3_INTR
.set GREEN__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN__INTSTAT, CYREG_GPIO_PRT3_INTR
.set GREEN__MASK, 0x40
.set GREEN__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GREEN__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GREEN__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GREEN__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GREEN__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GREEN__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GREEN__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GREEN__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GREEN__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GREEN__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GREEN__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GREEN__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GREEN__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GREEN__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GREEN__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GREEN__PC, CYREG_GPIO_PRT3_PC
.set GREEN__PC2, CYREG_GPIO_PRT3_PC2
.set GREEN__PORT, 3
.set GREEN__PS, CYREG_GPIO_PRT3_PS
.set GREEN__SHIFT, 6

/* PRS_1 */
.set PRS_1_sC8_PrISMdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set PRS_1_sC8_PrISMdp_u0__A0_REG, CYREG_UDB_W8_A0_03
.set PRS_1_sC8_PrISMdp_u0__A1_REG, CYREG_UDB_W8_A1_03
.set PRS_1_sC8_PrISMdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set PRS_1_sC8_PrISMdp_u0__D0_REG, CYREG_UDB_W8_D0_03
.set PRS_1_sC8_PrISMdp_u0__D1_REG, CYREG_UDB_W8_D1_03
.set PRS_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PRS_1_sC8_PrISMdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set PRS_1_sC8_PrISMdp_u0__F0_REG, CYREG_UDB_W8_F0_03
.set PRS_1_sC8_PrISMdp_u0__F1_REG, CYREG_UDB_W8_F1_03
.set PRS_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PRS_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PRS_1_SyncCtl_ControlReg__0__MASK, 0x01
.set PRS_1_SyncCtl_ControlReg__0__POS, 0
.set PRS_1_SyncCtl_ControlReg__1__MASK, 0x02
.set PRS_1_SyncCtl_ControlReg__1__POS, 1
.set PRS_1_SyncCtl_ControlReg__2__MASK, 0x04
.set PRS_1_SyncCtl_ControlReg__2__POS, 2
.set PRS_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PRS_1_SyncCtl_ControlReg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set PRS_1_SyncCtl_ControlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PRS_1_SyncCtl_ControlReg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set PRS_1_SyncCtl_ControlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PRS_1_SyncCtl_ControlReg__MASK, 0x07
.set PRS_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PRS_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PRS_1_SyncCtl_ControlReg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* PRS_2 */
.set PRS_2_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PRS_2_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PRS_2_sC8_PrISMdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PRS_2_sC8_PrISMdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PRS_2_sC8_PrISMdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PRS_2_sC8_PrISMdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PRS_2_sC8_PrISMdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PRS_2_sC8_PrISMdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PRS_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PRS_2_sC8_PrISMdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PRS_2_sC8_PrISMdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PRS_2_sC8_PrISMdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set PRS_2_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PRS_2_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PRS_2_SyncCtl_ControlReg__0__MASK, 0x01
.set PRS_2_SyncCtl_ControlReg__0__POS, 0
.set PRS_2_SyncCtl_ControlReg__1__MASK, 0x02
.set PRS_2_SyncCtl_ControlReg__1__POS, 1
.set PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PRS_2_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PRS_2_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PRS_2_SyncCtl_ControlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set PRS_2_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PRS_2_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PRS_2_SyncCtl_ControlReg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set PRS_2_SyncCtl_ControlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PRS_2_SyncCtl_ControlReg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set PRS_2_SyncCtl_ControlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PRS_2_SyncCtl_ControlReg__MASK, 0x03
.set PRS_2_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PRS_2_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PRS_2_SyncCtl_ControlReg__PERIOD_REG, CYREG_UDB_W8_MSK_02

/* Accel_X */
.set Accel_X__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_X__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_X__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_X__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_X__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_X__0__HSIOM_MASK, 0x0000000F
.set Accel_X__0__HSIOM_SHIFT, 0
.set Accel_X__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_X__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_X__0__MASK, 0x01
.set Accel_X__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_X__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_X__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_X__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_X__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_X__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_X__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_X__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_X__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_X__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_X__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_X__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_X__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_X__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_X__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_X__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_X__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_X__0__PORT, 3
.set Accel_X__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_X__0__SHIFT, 0
.set Accel_X__DR, CYREG_GPIO_PRT3_DR
.set Accel_X__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_X__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_X__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_X__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_X__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_X__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_X__MASK, 0x01
.set Accel_X__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_X__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_X__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_X__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_X__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_X__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_X__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_X__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_X__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_X__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_X__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_X__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_X__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_X__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_X__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_X__PC, CYREG_GPIO_PRT3_PC
.set Accel_X__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_X__PORT, 3
.set Accel_X__PS, CYREG_GPIO_PRT3_PS
.set Accel_X__SHIFT, 0

/* Accel_Y */
.set Accel_Y__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_Y__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_Y__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_Y__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_Y__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_Y__0__HSIOM_MASK, 0x000000F0
.set Accel_Y__0__HSIOM_SHIFT, 4
.set Accel_Y__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Y__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_Y__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Y__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_Y__0__MASK, 0x02
.set Accel_Y__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_Y__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_Y__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_Y__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_Y__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_Y__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_Y__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_Y__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_Y__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_Y__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_Y__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_Y__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_Y__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_Y__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_Y__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_Y__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_Y__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_Y__0__PORT, 3
.set Accel_Y__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_Y__0__SHIFT, 1
.set Accel_Y__DR, CYREG_GPIO_PRT3_DR
.set Accel_Y__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_Y__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_Y__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_Y__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Y__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_Y__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Y__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_Y__MASK, 0x02
.set Accel_Y__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_Y__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_Y__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_Y__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_Y__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_Y__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_Y__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_Y__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_Y__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_Y__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_Y__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_Y__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_Y__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_Y__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_Y__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_Y__PC, CYREG_GPIO_PRT3_PC
.set Accel_Y__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_Y__PORT, 3
.set Accel_Y__PS, CYREG_GPIO_PRT3_PS
.set Accel_Y__SHIFT, 1

/* Accel_Z */
.set Accel_Z__0__DR, CYREG_GPIO_PRT3_DR
.set Accel_Z__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_Z__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_Z__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_Z__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Accel_Z__0__HSIOM_MASK, 0x00000F00
.set Accel_Z__0__HSIOM_SHIFT, 8
.set Accel_Z__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Z__0__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_Z__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Z__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_Z__0__MASK, 0x04
.set Accel_Z__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_Z__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_Z__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_Z__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_Z__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_Z__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_Z__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_Z__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_Z__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_Z__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_Z__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_Z__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_Z__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_Z__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_Z__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_Z__0__PC, CYREG_GPIO_PRT3_PC
.set Accel_Z__0__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_Z__0__PORT, 3
.set Accel_Z__0__PS, CYREG_GPIO_PRT3_PS
.set Accel_Z__0__SHIFT, 2
.set Accel_Z__DR, CYREG_GPIO_PRT3_DR
.set Accel_Z__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Accel_Z__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Accel_Z__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Accel_Z__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Z__INTR, CYREG_GPIO_PRT3_INTR
.set Accel_Z__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Accel_Z__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Accel_Z__MASK, 0x04
.set Accel_Z__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Accel_Z__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Accel_Z__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Accel_Z__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Accel_Z__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Accel_Z__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Accel_Z__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Accel_Z__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Accel_Z__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Accel_Z__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Accel_Z__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Accel_Z__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Accel_Z__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Accel_Z__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Accel_Z__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Accel_Z__PC, CYREG_GPIO_PRT3_PC
.set Accel_Z__PC2, CYREG_GPIO_PRT3_PC2
.set Accel_Z__PORT, 3
.set Accel_Z__PS, CYREG_GPIO_PRT3_PS
.set Accel_Z__SHIFT, 2

/* PRS_Clock */
.set PRS_Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set PRS_Clock__DIV_ID, 0x00000041
.set PRS_Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL01
.set PRS_Clock__PA_DIV_ID, 0x000000FF

/* Sensor_ADC_cy_psoc4_sar */
.set Sensor_ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set Sensor_ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set Sensor_ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set Sensor_ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set Sensor_ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set Sensor_ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set Sensor_ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set Sensor_ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* Sensor_ADC_cy_psoc4_sarmux_8 */
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG08
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG09
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT08
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT09
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK08
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK09
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set Sensor_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* Sensor_ADC_intClock */
.set Sensor_ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL06
.set Sensor_ADC_intClock__DIV_ID, 0x00000040
.set Sensor_ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
.set Sensor_ADC_intClock__PA_DIV_ID, 0x000000FF

/* Sensor_ADC_IRQ */
.set Sensor_ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Sensor_ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Sensor_ADC_IRQ__INTC_MASK, 0x8000
.set Sensor_ADC_IRQ__INTC_NUMBER, 15
.set Sensor_ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set Sensor_ADC_IRQ__INTC_PRIOR_NUM, 3
.set Sensor_ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set Sensor_ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Sensor_ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
