# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7vx485tffg1761-2
set_property target_language Verilog [current_project]
set_param project.compositeFile.enableAutoGeneration 0
set_property default_lib xil_defaultlib [current_project]
add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_8x2048_synth_1/fifo_8x2048.dcp
set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_8x2048_synth_1/fifo_8x2048.dcp]
add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_32x512_synth_1/fifo_32x512.dcp
set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_32x512_synth_1/fifo_32x512.dcp]
add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/pcie_k7_vivado_synth_1/pcie_k7_vivado.dcp
set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/pcie_k7_vivado_synth_1/pcie_k7_vivado.dcp]
read_verilog -library xil_defaultlib {
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_sitodp_32ns_64_3.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fmul_32ns_32ns_32_3_max_dsp.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_sitofp_32ns_32_3.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fptrunc_64ns_32_3.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fadd_32ns_32ns_32_3_full_dsp.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fsub_32ns_32ns_32_3_full_dsp.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_ddiv_64ns_64ns_64_10.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_dmul_64ns_64ns_64_4_max_dsp.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fpext_32ns_64_3.v
  /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v
}
set_property edif_extra_search_paths /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/core [current_fileset]
read_xdc dont_buffer.xdc
set_property used_in_implementation false [get_files dont_buffer.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.cache/wt [current_project]
set_property parent.project_dir /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado [current_project]
synth_design -top xillydemo -part xc7vx485tffg1761-2
write_checkpoint xillydemo.dcp
report_utilization -file xillydemo_utilization_synth.rpt -pb xillydemo_utilization_synth.pb
