<map id="SIRegisterInfo.cpp" name="SIRegisterInfo.cpp">
<area shape="rect" id="node2" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="900,155,1015,181"/>
<area shape="rect" id="node25" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1710,80,1885,107"/>
<area shape="rect" id="node50" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1029,80,1121,107"/>
<area shape="rect" id="node3" href="$AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="655,229,814,256"/>
<area shape="rect" id="node4" href="$BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="411,401,554,427"/>
<area shape="rect" id="node13" href="$TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="647,304,822,345"/>
<area shape="rect" id="node5" href="$Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1450,647,1609,673"/>
<area shape="rect" id="node6" href="$ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="482,490,667,517"/>
<area shape="rect" id="node10" href="$MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1110,572,1282,599"/>
<area shape="rect" id="node7" href="$StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="503,572,646,599"/>
<area shape="rect" id="node14" href="$ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2160,401,2299,427"/>
<area shape="rect" id="node17" href="$MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="837,393,1025,435"/>
<area shape="rect" id="node20" href="$ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="578,401,761,427"/>
<area shape="rect" id="node21" href="$CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="47,401,191,427"/>
<area shape="rect" id="node22" href="$MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="215,401,387,427"/>
<area shape="rect" id="node15" href="$SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1570,490,1729,517"/>
<area shape="rect" id="node23" href="$DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1202,490,1353,517"/>
<area shape="rect" id="node26" href="$AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1350,229,1527,256"/>
<area shape="rect" id="node30" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1039,155,1175,181"/>
<area shape="rect" id="node34" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1446,311,1591,338"/>
<area shape="rect" id="node39" href="$AMDILIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="2469,229,2608,256"/>
<area shape="rect" id="node43" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="2015,155,2151,181"/>
<area shape="rect" id="node45" href="$OwningPtr_8h.html" title="llvm/ADT/OwningPtr.h" alt="" coords="1795,572,1944,599"/>
<area shape="rect" id="node46" href="$DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1931,229,2072,256"/>
<area shape="rect" id="node27" href="$MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="893,311,1109,338"/>
<area shape="rect" id="node29" href="$TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="1155,311,1381,338"/>
<area shape="rect" id="node28" href="$ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="978,572,1086,599"/>
<area shape="rect" id="node31" href="$TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="875,229,1059,256"/>
<area shape="rect" id="node35" href="$AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="1559,401,1649,427"/>
<area shape="rect" id="node36" href="$StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1151,401,1310,427"/>
<area shape="rect" id="node37" href="$TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="1673,393,1855,435"/>
<area shape="rect" id="node40" href="$Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="2425,311,2551,338"/>
<area shape="rect" id="node41" href="$TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="2430,483,2602,524"/>
<area shape="rect" id="node44" href="$AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="2096,229,2259,256"/>
<area shape="rect" id="node47" href="$DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="1982,311,2135,338"/>
<area shape="rect" id="node48" href="$Type_8h.html" title="llvm/IR/Type.h" alt="" coords="1931,401,2035,427"/>
<area shape="rect" id="node49" href="$Pass_8h.html" title="llvm/Pass.h" alt="" coords="2245,490,2331,517"/>
</map>
