<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Hub75E\impl\gwsynthesis\HUB75E.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Hub75E\src\HUB75E.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 10 00:23:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>147</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>165</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_IN</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_IN_ibuf/I </td>
</tr>
<tr>
<td>frame_clk_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>hubif/frame_clk_s1/Q </td>
</tr>
<tr>
<td>clkn[0]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clkn_0_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK_IN</td>
<td>100.000(MHz)</td>
<td>196.078(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frame_clk_Z</td>
<td>100.000(MHz)</td>
<td>531.032(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkn[0]</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">82.152(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frame_clk_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frame_clk_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkn[0]</td>
<td>Setup</td>
<td>-7.320</td>
<td>10</td>
</tr>
<tr>
<td>clkn[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.309</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_oe_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.097</td>
<td>7.115</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.086</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_5_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.086</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_6_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.086</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_7_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.896</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_1_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>5.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.896</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_2_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>5.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.896</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_3_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>5.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.896</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_4_s0/RESET</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>5.572</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.055</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_7_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.058</td>
<td>5.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.055</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_9_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.058</td>
<td>5.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.055</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_10_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.058</td>
<td>5.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.876</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_1_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.876</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_2_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.876</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_3_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.876</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_4_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.876</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_5_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.581</td>
<td>uresetn_s0/Q</td>
<td>hubif/frame_clk_s1/CE</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.048</td>
<td>5.338</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.159</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_5_s0/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.159</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_6_s0/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.159</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_7_s0/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.046</td>
<td>5.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.077</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_6_s3/D</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.048</td>
<td>5.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.077</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_8_s3/D</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.048</td>
<td>5.081</td>
</tr>
<tr>
<td>23</td>
<td>0.039</td>
<td>uresetn_s0/Q</td>
<td>hubif/hub_addr_0_s3/D</td>
<td>CLK_IN:[R]</td>
<td>clkn[0]:[F]</td>
<td>5.000</td>
<td>-0.048</td>
<td>4.965</td>
</tr>
<tr>
<td>24</td>
<td>0.527</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_4_s0/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>4.457</td>
</tr>
<tr>
<td>25</td>
<td>0.622</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>pixel_3_s0/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[R]</td>
<td>5.000</td>
<td>-0.049</td>
<td>4.363</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.884</td>
<td>hubif/n51_s2/I0</td>
<td>clkn_0_s0/D</td>
<td>clkn[0]:[R]</td>
<td>CLK_IN:[R]</td>
<td>0.000</td>
<td>-1.046</td>
<td>0.199</td>
</tr>
<tr>
<td>2</td>
<td>0.343</td>
<td>hubif/state_1_s5/Q</td>
<td>hubif/state_1_s5/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>3</td>
<td>0.343</td>
<td>hubif/hub_addr_8_s3/Q</td>
<td>hubif/hub_addr_8_s3/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>4</td>
<td>0.346</td>
<td>hubif/hub_addr_6_s3/Q</td>
<td>hubif/hub_addr_6_s3/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>5</td>
<td>0.353</td>
<td>hubif/state_0_s3/Q</td>
<td>hubif/state_0_s3/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>frame_count_0_s0/Q</td>
<td>frame_count_0_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>7</td>
<td>0.413</td>
<td>hubif/hub_addr_9_s1/Q</td>
<td>hubif/hub_addr_9_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>8</td>
<td>0.471</td>
<td>hubif/hub_addr_0_s3/Q</td>
<td>hubif/hub_addr_0_s3/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>9</td>
<td>0.475</td>
<td>hubif/state_0_s3/Q</td>
<td>hubif/hub_addr_2_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.480</td>
<td>hubif/hub_addr_7_s1/Q</td>
<td>hubif/hub_addr_7_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.535</td>
</tr>
<tr>
<td>11</td>
<td>0.520</td>
<td>hubif/hub_addr_5_s1/Q</td>
<td>hubif/hub_addr_5_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
<tr>
<td>12</td>
<td>0.529</td>
<td>frame_count_3_s0/Q</td>
<td>frame_count_3_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.505</td>
</tr>
<tr>
<td>13</td>
<td>0.532</td>
<td>frame_count_7_s0/Q</td>
<td>frame_count_7_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>14</td>
<td>0.532</td>
<td>frame_count_9_s0/Q</td>
<td>frame_count_9_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>15</td>
<td>0.533</td>
<td>reset_cnt_2_s0/Q</td>
<td>reset_cnt_2_s0/D</td>
<td>CLK_IN:[R]</td>
<td>CLK_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>16</td>
<td>0.544</td>
<td>hubif/state_0_s3/Q</td>
<td>hubif/hub_addr_1_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.594</td>
</tr>
<tr>
<td>17</td>
<td>0.544</td>
<td>hubif/state_0_s3/Q</td>
<td>hubif/hub_addr_3_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.594</td>
</tr>
<tr>
<td>18</td>
<td>0.544</td>
<td>hubif/state_0_s3/Q</td>
<td>hubif/hub_addr_4_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.594</td>
</tr>
<tr>
<td>19</td>
<td>0.567</td>
<td>frame_count_1_s0/Q</td>
<td>frame_count_1_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>20</td>
<td>0.579</td>
<td>frame_count_3_s0/Q</td>
<td>frame_count_5_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.580</td>
</tr>
<tr>
<td>21</td>
<td>0.579</td>
<td>hubif/hub_addr_10_s1/Q</td>
<td>hubif/hub_addr_10_s1/D</td>
<td>clkn[0]:[F]</td>
<td>clkn[0]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>22</td>
<td>0.582</td>
<td>reset_cnt_2_s0/Q</td>
<td>reset_cnt_4_s0/D</td>
<td>CLK_IN:[R]</td>
<td>CLK_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>23</td>
<td>0.585</td>
<td>frame_count_3_s0/Q</td>
<td>frame_count_4_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>24</td>
<td>0.589</td>
<td>frame_count_7_s0/Q</td>
<td>frame_count_8_s0/D</td>
<td>frame_clk_Z:[R]</td>
<td>frame_clk_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>25</td>
<td>0.589</td>
<td>reset_cnt_2_s0/Q</td>
<td>reset_cnt_3_s0/D</td>
<td>CLK_IN:[R]</td>
<td>CLK_IN:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.200</td>
<td>4.200</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkn[0]</td>
<td>logo_rom/prom_inst_1</td>
</tr>
<tr>
<td>2</td>
<td>3.205</td>
<td>4.205</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clkn[0]</td>
<td>logo_rom/prom_inst_0</td>
</tr>
<tr>
<td>3</td>
<td>3.245</td>
<td>4.245</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkn[0]</td>
<td>logo_rom/prom_inst_1</td>
</tr>
<tr>
<td>4</td>
<td>3.249</td>
<td>4.249</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clkn[0]</td>
<td>logo_rom/prom_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>3.902</td>
<td>4.152</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.902</td>
<td>4.152</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.902</td>
<td>4.152</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.902</td>
<td>4.152</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.906</td>
<td>4.156</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.906</td>
<td>4.156</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>frame_clk_Z</td>
<td>frame_count_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_oe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>5.944</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>hubif/hub_oe_s3/I1</td>
</tr>
<tr>
<td>6.441</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" background: #97FFFF;">hubif/hub_oe_s3/F</td>
</tr>
<tr>
<td>8.694</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">hubif/hub_oe_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.676</td>
<td>1.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT63[B]</td>
<td>hubif/hub_oe_s1/CLK</td>
</tr>
<tr>
<td>6.641</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_oe_s1</td>
</tr>
<tr>
<td>6.385</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>hubif/hub_oe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.760, 10.682%; route: 5.972, 83.942%; tC2Q: 0.382, 5.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.676, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">pixel_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>pixel_5_s0/CLK</td>
</tr>
<tr>
<td>11.310</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>pixel_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 49.718%; route: 2.462, 42.752%; tC2Q: 0.434, 7.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td style=" font-weight:bold;">pixel_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>pixel_6_s0/CLK</td>
</tr>
<tr>
<td>11.310</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>pixel_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 49.718%; route: 2.462, 42.752%; tC2Q: 0.434, 7.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.396</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">pixel_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>pixel_7_s0/CLK</td>
</tr>
<tr>
<td>11.310</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>pixel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 49.718%; route: 2.462, 42.752%; tC2Q: 0.434, 7.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">pixel_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>pixel_1_s0/CLK</td>
</tr>
<tr>
<td>11.312</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>pixel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 51.391%; route: 2.275, 40.825%; tC2Q: 0.434, 7.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td style=" font-weight:bold;">pixel_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>pixel_2_s0/CLK</td>
</tr>
<tr>
<td>11.312</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[1][A]</td>
<td>pixel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 51.391%; route: 2.275, 40.825%; tC2Q: 0.434, 7.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td style=" font-weight:bold;">pixel_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>pixel_3_s0/CLK</td>
</tr>
<tr>
<td>11.312</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>pixel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 51.391%; route: 2.275, 40.825%; tC2Q: 0.434, 7.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>7.434</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>n189_s1/I0</td>
</tr>
<tr>
<td>7.895</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">n189_s1/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>n191_s0/I0</td>
</tr>
<tr>
<td>8.416</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">n191_s0/F</td>
</tr>
<tr>
<td>9.668</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/COUT</td>
</tr>
<tr>
<td>10.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[2][A]</td>
<td>n251_s/CIN</td>
</tr>
<tr>
<td>10.280</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[2][A]</td>
<td style=" background: #97FFFF;">n251_s/COUT</td>
</tr>
<tr>
<td>10.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[2][B]</td>
<td>n250_s/CIN</td>
</tr>
<tr>
<td>10.576</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[2][B]</td>
<td style=" background: #97FFFF;">n250_s/SUM</td>
</tr>
<tr>
<td>10.929</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td>n275_s2/I0</td>
</tr>
<tr>
<td>11.445</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[2][A]</td>
<td style=" background: #97FFFF;">n275_s2/F</td>
</tr>
<tr>
<td>11.603</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][B]</td>
<td>n275_s1/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C49[2][B]</td>
<td style=" background: #97FFFF;">n275_s1/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td style=" font-weight:bold;">pixel_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>pixel_4_s0/CLK</td>
</tr>
<tr>
<td>11.312</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>pixel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.864, 51.391%; route: 2.275, 40.825%; tC2Q: 0.434, 7.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>6.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td>6.345</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.464%; route: 4.655, 79.966%; tC2Q: 0.382, 6.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/hub_addr_9_s1/CLK</td>
</tr>
<tr>
<td>6.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_9_s1</td>
</tr>
<tr>
<td>6.345</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/hub_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.464%; route: 4.655, 79.966%; tC2Q: 0.382, 6.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/hub_addr_10_s1/CLK</td>
</tr>
<tr>
<td>6.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_10_s1</td>
</tr>
<tr>
<td>6.345</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/hub_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.464%; route: 4.655, 79.966%; tC2Q: 0.382, 6.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>hubif/hub_addr_1_s1/CLK</td>
</tr>
<tr>
<td>6.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_1_s1</td>
</tr>
<tr>
<td>6.334</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>hubif/hub_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.918%; route: 4.465, 79.290%; tC2Q: 0.382, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>hubif/hub_addr_2_s1/CLK</td>
</tr>
<tr>
<td>6.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_2_s1</td>
</tr>
<tr>
<td>6.334</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>hubif/hub_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.918%; route: 4.465, 79.290%; tC2Q: 0.382, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>hubif/hub_addr_3_s1/CLK</td>
</tr>
<tr>
<td>6.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_3_s1</td>
</tr>
<tr>
<td>6.334</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>hubif/hub_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.918%; route: 4.465, 79.290%; tC2Q: 0.382, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hubif/hub_addr_4_s1/CLK</td>
</tr>
<tr>
<td>6.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_4_s1</td>
</tr>
<tr>
<td>6.334</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hubif/hub_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.918%; route: 4.465, 79.290%; tC2Q: 0.382, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>hubif/hub_addr_10_s5/I1</td>
</tr>
<tr>
<td>6.665</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">hubif/hub_addr_10_s5/F</td>
</tr>
<tr>
<td>7.210</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.625</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/hub_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_5_s1</td>
</tr>
<tr>
<td>6.334</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/hub_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.784, 13.918%; route: 4.465, 79.290%; tC2Q: 0.382, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.625, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/frame_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>hubif/frame_clk_s3/I0</td>
</tr>
<tr>
<td>6.779</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">hubif/frame_clk_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">hubif/frame_clk_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/CLK</td>
</tr>
<tr>
<td>6.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/frame_clk_s1</td>
</tr>
<tr>
<td>6.336</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.760, 14.239%; route: 4.195, 78.595%; tC2Q: 0.382, 7.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>8.555</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[0][B]</td>
<td>n254_s/I0</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">n254_s/COUT</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[1][A]</td>
<td>n253_s/CIN</td>
</tr>
<tr>
<td>10.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n253_s/COUT</td>
</tr>
<tr>
<td>10.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/CIN</td>
</tr>
<tr>
<td>10.410</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/SUM</td>
</tr>
<tr>
<td>10.573</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>n269_s8/I3</td>
</tr>
<tr>
<td>11.089</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C49[2][A]</td>
<td style=" background: #97FFFF;">n269_s8/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>n269_s6/I0</td>
</tr>
<tr>
<td>11.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" background: #97FFFF;">n269_s6/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td style=" font-weight:bold;">pixel_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>pixel_5_s0/CLK</td>
</tr>
<tr>
<td>11.619</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[1][B]</td>
<td>pixel_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.412, 46.924%; route: 2.295, 44.639%; tC2Q: 0.434, 8.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>8.555</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[0][B]</td>
<td>n254_s/I0</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">n254_s/COUT</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[1][A]</td>
<td>n253_s/CIN</td>
</tr>
<tr>
<td>10.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n253_s/COUT</td>
</tr>
<tr>
<td>10.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/CIN</td>
</tr>
<tr>
<td>10.410</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/SUM</td>
</tr>
<tr>
<td>10.573</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>n269_s8/I3</td>
</tr>
<tr>
<td>11.089</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C49[2][A]</td>
<td style=" background: #97FFFF;">n269_s8/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>n268_s6/I1</td>
</tr>
<tr>
<td>11.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td style=" background: #97FFFF;">n268_s6/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td style=" font-weight:bold;">pixel_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>pixel_6_s0/CLK</td>
</tr>
<tr>
<td>11.619</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][B]</td>
<td>pixel_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.412, 46.924%; route: 2.295, 44.639%; tC2Q: 0.434, 8.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>8.555</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[0][B]</td>
<td>n254_s/I0</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">n254_s/COUT</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[1][A]</td>
<td>n253_s/CIN</td>
</tr>
<tr>
<td>10.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n253_s/COUT</td>
</tr>
<tr>
<td>10.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/CIN</td>
</tr>
<tr>
<td>10.410</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/SUM</td>
</tr>
<tr>
<td>10.573</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[2][A]</td>
<td>n269_s8/I3</td>
</tr>
<tr>
<td>11.089</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C49[2][A]</td>
<td style=" background: #97FFFF;">n269_s8/F</td>
</tr>
<tr>
<td>11.251</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>n267_s4/I2</td>
</tr>
<tr>
<td>11.778</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" background: #97FFFF;">n267_s4/F</td>
</tr>
<tr>
<td>11.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td style=" font-weight:bold;">pixel_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.682</td>
<td>1.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>pixel_7_s0/CLK</td>
</tr>
<tr>
<td>11.619</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C49[0][A]</td>
<td>pixel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.412, 46.924%; route: 2.295, 44.639%; tC2Q: 0.434, 8.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/n60_s3/I1</td>
</tr>
<tr>
<td>6.660</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">hubif/n60_s3/F</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/hub_addr_6_s3/CLK</td>
</tr>
<tr>
<td>6.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_6_s3</td>
</tr>
<tr>
<td>6.583</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/hub_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 15.326%; route: 3.920, 77.146%; tC2Q: 0.382, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.144</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/n58_s4/I3</td>
</tr>
<tr>
<td>6.660</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">hubif/n58_s4/F</td>
</tr>
<tr>
<td>6.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/hub_addr_8_s3/CLK</td>
</tr>
<tr>
<td>6.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_8_s3</td>
</tr>
<tr>
<td>6.583</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/hub_addr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 15.326%; route: 3.920, 77.146%; tC2Q: 0.382, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>uresetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td>uresetn_s0/CLK</td>
</tr>
<tr>
<td>1.961</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOT3[A]</td>
<td style=" font-weight:bold;">uresetn_s0/Q</td>
</tr>
<tr>
<td>4.981</td>
<td>3.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>n106_s1/I3</td>
</tr>
<tr>
<td>5.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">n106_s1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/n66_s4/I1</td>
</tr>
<tr>
<td>6.544</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">hubif/n66_s4/F</td>
</tr>
<tr>
<td>6.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.627</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/hub_addr_0_s3/CLK</td>
</tr>
<tr>
<td>6.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hubif/hub_addr_0_s3</td>
</tr>
<tr>
<td>6.583</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/hub_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.230%; route: 0.896, 56.770%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 10.574%; route: 4.057, 81.722%; tC2Q: 0.382, 7.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.627, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>8.555</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[0][B]</td>
<td>n254_s/I0</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">n254_s/COUT</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[1][A]</td>
<td>n253_s/CIN</td>
</tr>
<tr>
<td>10.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n253_s/COUT</td>
</tr>
<tr>
<td>10.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[1][B]</td>
<td>n252_s/CIN</td>
</tr>
<tr>
<td>10.410</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C48[1][B]</td>
<td style=" background: #97FFFF;">n252_s/SUM</td>
</tr>
<tr>
<td>10.573</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>n270_s8/I3</td>
</tr>
<tr>
<td>11.094</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td style=" background: #97FFFF;">n270_s8/F</td>
</tr>
<tr>
<td>11.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td style=" font-weight:bold;">pixel_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>pixel_4_s0/CLK</td>
</tr>
<tr>
<td>11.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[3][A]</td>
<td>pixel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.891, 42.428%; route: 2.132, 47.841%; tC2Q: 0.434, 9.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.636</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>7.070</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>8.555</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>n189_s2/I0</td>
</tr>
<tr>
<td>9.016</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">n189_s2/F</td>
</tr>
<tr>
<td>9.501</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C48[0][B]</td>
<td>n254_s/I0</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">n254_s/COUT</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C48[1][A]</td>
<td>n253_s/CIN</td>
</tr>
<tr>
<td>10.307</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n253_s/SUM</td>
</tr>
<tr>
<td>10.472</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>n271_s5/I2</td>
</tr>
<tr>
<td>10.999</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td style=" background: #97FFFF;">n271_s5/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td style=" font-weight:bold;">pixel_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>11.685</td>
<td>1.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>pixel_3_s0/CLK</td>
</tr>
<tr>
<td>11.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C49[1][B]</td>
<td>pixel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.794, 41.117%; route: 2.135, 48.940%; tC2Q: 0.434, 9.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.685, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/n51_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>0.008</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">hubif/n51_s2/I0</td>
</tr>
<tr>
<td>0.199</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">hubif/n51_s2/F</td>
</tr>
<tr>
<td>0.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">clkn_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.046</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/CLK</td>
</tr>
<tr>
<td>1.081</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clkn_0_s0</td>
</tr>
<tr>
<td>1.083</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 96.226%; route: 0.000, 0.000%; tC2Q: 0.008, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.552%; route: 0.371, 35.448%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hubif/state_1_s5/CLK</td>
</tr>
<tr>
<td>6.104</td>
<td>0.195</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">hubif/state_1_s5/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hubif/n219_s3/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">hubif/n219_s3/F</td>
</tr>
<tr>
<td>6.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">hubif/state_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hubif/state_1_s5/CLK</td>
</tr>
<tr>
<td>5.964</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hubif/state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 48.113%; route: 0.011, 2.830%; tC2Q: 0.195, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/hub_addr_8_s3/CLK</td>
</tr>
<tr>
<td>6.101</td>
<td>0.195</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_8_s3/Q</td>
</tr>
<tr>
<td>6.112</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/n58_s4/I0</td>
</tr>
<tr>
<td>6.303</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">hubif/n58_s4/F</td>
</tr>
<tr>
<td>6.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/hub_addr_8_s3/CLK</td>
</tr>
<tr>
<td>5.961</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hubif/hub_addr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 48.113%; route: 0.011, 2.830%; tC2Q: 0.195, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/hub_addr_6_s3/CLK</td>
</tr>
<tr>
<td>6.101</td>
<td>0.195</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_6_s3/Q</td>
</tr>
<tr>
<td>6.116</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/n60_s3/I2</td>
</tr>
<tr>
<td>6.307</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">hubif/n60_s3/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/hub_addr_6_s3/CLK</td>
</tr>
<tr>
<td>5.961</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hubif/hub_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 47.664%; route: 0.015, 3.738%; tC2Q: 0.195, 48.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/Q</td>
</tr>
<tr>
<td>6.125</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/n146_s1/I2</td>
</tr>
<tr>
<td>6.316</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">hubif/n146_s1/F</td>
</tr>
<tr>
<td>6.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>5.964</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 46.933%; route: 0.019, 4.601%; tC2Q: 0.198, 48.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.096</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>frame_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.272</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">frame_count_0_s0/Q</td>
</tr>
<tr>
<td>1.279</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>n117_s2/I0</td>
</tr>
<tr>
<td>1.471</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" background: #97FFFF;">n117_s2/F</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">frame_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.096</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>frame_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.097</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>frame_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.096, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.096, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/hub_addr_9_s1/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.195</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_9_s1/Q</td>
</tr>
<tr>
<td>6.121</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/n57_s1/I2</td>
</tr>
<tr>
<td>6.378</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">hubif/n57_s1/F</td>
</tr>
<tr>
<td>6.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/hub_addr_9_s1/CLK</td>
</tr>
<tr>
<td>5.966</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hubif/hub_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 55.080%; route: 0.015, 3.209%; tC2Q: 0.195, 41.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/hub_addr_0_s3/CLK</td>
</tr>
<tr>
<td>6.103</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_0_s3/Q</td>
</tr>
<tr>
<td>6.122</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/n66_s4/I2</td>
</tr>
<tr>
<td>6.432</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">hubif/n66_s4/F</td>
</tr>
<tr>
<td>6.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.906</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/hub_addr_0_s3/CLK</td>
</tr>
<tr>
<td>5.961</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>hubif/hub_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 58.907%; route: 0.019, 3.563%; tC2Q: 0.198, 37.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/Q</td>
</tr>
<tr>
<td>6.243</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>hubif/n64_s1/I2</td>
</tr>
<tr>
<td>6.434</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td style=" background: #97FFFF;">hubif/n64_s1/F</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>hubif/hub_addr_2_s1/CLK</td>
</tr>
<tr>
<td>5.959</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[2][A]</td>
<td>hubif/hub_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 36.429%; route: 0.136, 25.952%; tC2Q: 0.198, 37.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>6.108</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>11</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/Q</td>
</tr>
<tr>
<td>6.127</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/n59_s1/I2</td>
</tr>
<tr>
<td>6.446</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">hubif/n59_s1/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1/CLK</td>
</tr>
<tr>
<td>5.966</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hubif/hub_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 59.579%; route: 0.019, 3.505%; tC2Q: 0.198, 36.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/hub_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.101</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_5_s1/Q</td>
</tr>
<tr>
<td>6.221</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/n61_s1/I3</td>
</tr>
<tr>
<td>6.479</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" background: #97FFFF;">hubif/n61_s1/F</td>
</tr>
<tr>
<td>6.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/hub_addr_5_s1/CLK</td>
</tr>
<tr>
<td>5.959</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][B]</td>
<td>hubif/hub_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 44.783%; route: 0.120, 20.870%; tC2Q: 0.198, 34.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>frame_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">frame_count_3_s0/Q</td>
</tr>
<tr>
<td>1.272</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td>n114_s/I1</td>
</tr>
<tr>
<td>1.597</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">n114_s/SUM</td>
</tr>
<tr>
<td>1.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">frame_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>frame_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>frame_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 64.356%; route: 0.004, 0.743%; tC2Q: 0.176, 34.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>frame_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">frame_count_7_s0/Q</td>
</tr>
<tr>
<td>1.281</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td>n110_s/I1</td>
</tr>
<tr>
<td>1.606</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">n110_s/SUM</td>
</tr>
<tr>
<td>1.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">frame_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>frame_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>frame_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>frame_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">frame_count_9_s0/Q</td>
</tr>
<tr>
<td>1.281</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[1][A]</td>
<td>n108_s/I1</td>
</tr>
<tr>
<td>1.606</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" background: #97FFFF;">n108_s/SUM</td>
</tr>
<tr>
<td>1.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">frame_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>frame_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>frame_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td>n12_s/I1</td>
</tr>
<tr>
<td>1.550</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">n12_s/SUM</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>hubif/n65_s1/I0</td>
</tr>
<tr>
<td>6.503</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" background: #97FFFF;">hubif/n65_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>hubif/hub_addr_1_s1/CLK</td>
</tr>
<tr>
<td>5.959</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>hubif/hub_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 43.368%; route: 0.139, 23.368%; tC2Q: 0.198, 33.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>hubif/n63_s1/I1</td>
</tr>
<tr>
<td>6.503</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">hubif/n63_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">hubif/hub_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>hubif/hub_addr_3_s1/CLK</td>
</tr>
<tr>
<td>5.959</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>hubif/hub_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 43.368%; route: 0.139, 23.368%; tC2Q: 0.198, 33.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.909</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hubif/state_0_s3/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">hubif/state_0_s3/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hubif/n62_s1/I0</td>
</tr>
<tr>
<td>6.503</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">hubif/n62_s1/F</td>
</tr>
<tr>
<td>6.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.904</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hubif/hub_addr_4_s1/CLK</td>
</tr>
<tr>
<td>5.959</td>
<td>0.055</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hubif/hub_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 43.368%; route: 0.139, 23.368%; tC2Q: 0.198, 33.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>frame_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">frame_count_1_s0/Q</td>
</tr>
<tr>
<td>1.351</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[0][A]</td>
<td>n116_s/I0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" background: #97FFFF;">n116_s/SUM</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td style=" font-weight:bold;">frame_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>frame_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.093</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[0][A]</td>
<td>frame_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 54.505%; route: 0.082, 14.505%; tC2Q: 0.176, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>frame_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">frame_count_3_s0/Q</td>
</tr>
<tr>
<td>1.272</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td>n114_s/I1</td>
</tr>
<tr>
<td>1.516</td>
<td>0.244</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">n114_s/COUT</td>
</tr>
<tr>
<td>1.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td>n113_s/CIN</td>
</tr>
<tr>
<td>1.541</td>
<td>0.025</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">n113_s/COUT</td>
</tr>
<tr>
<td>1.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C48[2][A]</td>
<td>n112_s/CIN</td>
</tr>
<tr>
<td>1.672</td>
<td>0.131</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" background: #97FFFF;">n112_s/SUM</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">frame_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>frame_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.093</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>frame_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.400, 68.966%; route: 0.004, 0.647%; tC2Q: 0.176, 30.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>hubif/hub_addr_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hubif/hub_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkn[0]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/hub_addr_10_s1/CLK</td>
</tr>
<tr>
<td>6.106</td>
<td>0.195</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R18C44[3][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_10_s1/Q</td>
</tr>
<tr>
<td>6.196</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/n56_s1/I0</td>
</tr>
<tr>
<td>6.521</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">hubif/n56_s1/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td style=" font-weight:bold;">hubif/hub_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>27</td>
<td>R18C44[0][A]</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.911</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/hub_addr_10_s1/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.031</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>hubif/hub_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 53.279%; route: 0.090, 14.754%; tC2Q: 0.195, 31.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td>n12_s/I1</td>
</tr>
<tr>
<td>1.469</td>
<td>0.244</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>1.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][B]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>1.494</td>
<td>0.025</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">n11_s/COUT</td>
</tr>
<tr>
<td>1.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][A]</td>
<td>n10_s/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.131</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" background: #97FFFF;">n10_s/SUM</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">reset_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>reset_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>reset_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.400, 68.522%; route: 0.008, 1.285%; tC2Q: 0.176, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>frame_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">frame_count_3_s0/Q</td>
</tr>
<tr>
<td>1.272</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td>n114_s/I1</td>
</tr>
<tr>
<td>1.516</td>
<td>0.244</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">n114_s/COUT</td>
</tr>
<tr>
<td>1.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][B]</td>
<td>n113_s/CIN</td>
</tr>
<tr>
<td>1.678</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td style=" background: #97FFFF;">n113_s/SUM</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td style=" font-weight:bold;">frame_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>frame_count_4_s0/CLK</td>
</tr>
<tr>
<td>1.093</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[1][B]</td>
<td>frame_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 69.296%; route: 0.004, 0.640%; tC2Q: 0.176, 30.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.092, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>frame_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">frame_count_7_s0/Q</td>
</tr>
<tr>
<td>1.281</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td>n110_s/I1</td>
</tr>
<tr>
<td>1.525</td>
<td>0.244</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">n110_s/COUT</td>
</tr>
<tr>
<td>1.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[0][B]</td>
<td>n109_s/CIN</td>
</tr>
<tr>
<td>1.687</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">n109_s/SUM</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" font-weight:bold;">frame_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R18C45[2][A]</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>1.097</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>frame_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>frame_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 68.856%; route: 0.008, 1.271%; tC2Q: 0.176, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK_IN:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td>n12_s/I1</td>
</tr>
<tr>
<td>1.469</td>
<td>0.244</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">n12_s/COUT</td>
</tr>
<tr>
<td>1.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][B]</td>
<td>n11_s/CIN</td>
</tr>
<tr>
<td>1.631</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">n11_s/SUM</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">reset_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK_IN</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>IOB12[A]</td>
<td>CLK_IN_ibuf/O</td>
</tr>
<tr>
<td>1.041</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>reset_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>reset_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 68.856%; route: 0.008, 1.271%; tC2Q: 0.176, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.862%; route: 0.366, 35.138%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkn[0]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>logo_rom/prom_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.647</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>logo_rom/prom_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>10.847</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>logo_rom/prom_inst_1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.205</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.205</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkn[0]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>logo_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>6.638</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>logo_rom/prom_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>10.842</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>logo_rom/prom_inst_0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkn[0]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>logo_rom/prom_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>1.670</td>
<td>tNET</td>
<td>RR</td>
<td>logo_rom/prom_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.915</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>logo_rom/prom_inst_1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.249</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clkn[0]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>logo_rom/prom_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>logo_rom/prom_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clkn[0]</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkn_0_s0/Q</td>
</tr>
<tr>
<td>5.910</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>logo_rom/prom_inst_0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.019</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.171</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.019</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.171</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.019</td>
<td>2.019</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.171</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.017</td>
<td>2.017</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.169</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.166</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.906</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>frame_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hubif/frame_clk_s1/Q</td>
</tr>
<tr>
<td>6.166</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>frame_count_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>clkn[0]</td>
<td>6.180</td>
<td>1.889</td>
</tr>
<tr>
<td>19</td>
<td>n106_5</td>
<td>-2.309</td>
<td>1.845</td>
</tr>
<tr>
<td>13</td>
<td>state[0]</td>
<td>6.318</td>
<td>0.375</td>
</tr>
<tr>
<td>13</td>
<td>ram_raddr[6]</td>
<td>-0.869</td>
<td>2.191</td>
</tr>
<tr>
<td>12</td>
<td>frame_clk_Z</td>
<td>8.117</td>
<td>2.201</td>
</tr>
<tr>
<td>11</td>
<td>ram_raddr[0]</td>
<td>-0.793</td>
<td>3.304</td>
</tr>
<tr>
<td>11</td>
<td>ram_raddr[7]</td>
<td>-1.086</td>
<td>1.605</td>
</tr>
<tr>
<td>10</td>
<td>ram_raddr[1]</td>
<td>-0.830</td>
<td>3.156</td>
</tr>
<tr>
<td>10</td>
<td>ram_raddr[8]</td>
<td>-0.818</td>
<td>1.883</td>
</tr>
<tr>
<td>9</td>
<td>ram_raddr[4]</td>
<td>-0.528</td>
<td>1.947</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C45</td>
<td>33.33%</td>
</tr>
<tr>
<td>R17C45</td>
<td>27.78%</td>
</tr>
<tr>
<td>R18C47</td>
<td>25.00%</td>
</tr>
<tr>
<td>R17C44</td>
<td>23.61%</td>
</tr>
<tr>
<td>R20C48</td>
<td>23.61%</td>
</tr>
<tr>
<td>R18C44</td>
<td>22.22%</td>
</tr>
<tr>
<td>R20C49</td>
<td>20.83%</td>
</tr>
<tr>
<td>R20C47</td>
<td>19.44%</td>
</tr>
<tr>
<td>R18C49</td>
<td>16.67%</td>
</tr>
<tr>
<td>R18C48</td>
<td>13.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
