# My_Digitalworks
There are some parts of my projects when I am learning the VerilogHDL during my period time of postgraduate. Welcome anybody come and view, or discuss them with me(这是我在研究生阶段学习Verilog代码时的一些项目，欢迎大家就这些项目跟我交流讨论～)
