	--------------------------------------------
		Noxim - the NoC Simulator
		(C) University of Catania
	--------------------------------------------
Catania V., Mineo A., Monteleone S., Palesi M., and Patti D. (2016) Cycle-Accurate Network on Chip Simulation with Noxim. ACM Trans. Model. Comput. Simul. 27, 1, Article 4 (August 2016), 25 pages. DOI: https://doi.org/10.1145/2953878


Loading configuration from file "../config_examples/default_config.yaml"... Done
Loading power configurations from file "power.yaml"... Done
9 14 49 54 
0       NoC.Channel_0::Channel() --> Channel 0 data rate 16 Gbps, flit transmission delay 2000 ps, (aligned to 2000 ps) 2 cycles 
hub 0 has 5 ports
hub 1 has 5 ports
hub 2 has 5 ports
hub 3 has 5 ports
hub 0 : bound with 1
hub 1 : bound with 6
hub 0 : bound with 8
hub 0 : hub-pe ports are bound
hub 0 : bound with 10
hub 1 : bound with 13
hub 1 : hub-pe ports are bound
hub 1 : bound with 15
hub 0 : bound with 17
hub 1 : bound with 22
hub 2 : bound with 41
hub 3 : bound with 46
hub 2 : bound with 48
hub 2 : hub-pe ports are bound
hub 2 : bound with 50
hub 3 : bound with 53
hub 3 : hub-pe ports are bound
hub 3 : bound with 55
hub 2 : bound with 57
hub 3 : bound with 62
NoC works
Reset for 1000 cycles... 0       NoC.Hub_0.init_0::thread_process() -->  *** waiting for transmissions
0       NoC.Hub_1.init_0::thread_process() -->  *** waiting for transmissions
0       NoC.Hub_2.init_0::thread_process() -->  *** waiting for transmissions
0       NoC.Hub_3.init_0::thread_process() -->  *** waiting for transmissions
 done! 
 Now running for 100000 cycles...
1000    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1001    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1002    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1003    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1003    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[4][0]
1004    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1004    NoC.Tile[06][00]_(#6).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 6->24 VC 0)
1004    NoC.Tile[06][00]_(#6).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1004    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1004    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1005    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1005    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1005    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1005    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[4][0]
1006    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1006    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1006    NoC.Tile[05][00]_(#5).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1006    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1006    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1006    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1006    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1007    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1007    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1007    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1007    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1007    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1007    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[4][0]
1008    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1008    NoC.Tile[04][00]_(#4).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1008    NoC.Tile[04][00]_(#4).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1008    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1008    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1008    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1008    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1008    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1008    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1009    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1009    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1009    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1009    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1009    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1009    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1009    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1009    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[4][0]
1010    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1010    NoC.Tile[03][00]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1010    NoC.Tile[03][00]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1010    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1010    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1010    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1010    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1010    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1010    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1010    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1010    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1011    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1011    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1011    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1011    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1011    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1011    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1011    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1011    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1011    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1011    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[4][0]
1012    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1012    NoC.Tile[02][00]_(#2).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1012    NoC.Tile[02][00]_(#2).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1012    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1012    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1012    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1012    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1012    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1012    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1012    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1012    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1012    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1012    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1013    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1013    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1013    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1013    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1013    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1013    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1013    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1013    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1013    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1013    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1013    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1013    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[4][0]
1014    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1014    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1014    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1014    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1014    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1014    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1014    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1014    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1014    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1014    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1014    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1014    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1014    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1014    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1014    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1015    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1015    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1015    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1015    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1015    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1015    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1015    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1015    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1015    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[4][0]
1016    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 6->24 VC 0)
1016    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1016    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1016    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1016    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1016    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1016    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1016    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1016    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1016    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1016    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1016    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1016    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1016    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1016    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1016    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1017    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1017    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1017    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1017    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1017    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1017    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1017    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1017    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1017    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1017    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[4][0]
1017    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1017    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (H0, 12->12 VC 0) collected from Input[4][0]
1018    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1018    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1018    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1018    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1018    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1018    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1018    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1018    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1018    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1018    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1018    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1018    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1018    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1018    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1018    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1018    NoC.Tile[00][01]_(#8).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 6->24 VC 0)
1018    NoC.Tile[00][01]_(#8).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1018    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1018    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1018    NoC.Tile[04][01]_(#12).Router::txProcess() -->  checking availability of Output[4] for Input[4][0] flit (H0, 12->12 VC 0)
1018    NoC.Tile[04][01]_(#12).Router::txProcess() -->  reserving direction 4 for flit (H0, 12->12 VC 0)
1018    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1018    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (H0, 12->12 VC 0)
1018    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (H0, 12->12 VC 0)
1019    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1019    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1019    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1019    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1019    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1019    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1019    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1019    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1019    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1019    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1019    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1019    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B1, 12->12 VC 0) collected from Input[4][0]
1019    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1020    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1020    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1020    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1020    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1020    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1020    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1020    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1020    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1020    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1020    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1020    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1020    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1020    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1020    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1020    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1020    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1020    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B1, 12->12 VC 0)
1020    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B1, 12->12 VC 0)
1020    NoC.Tile[00][02]_(#16).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 6->24 VC 0)
1020    NoC.Tile[00][02]_(#16).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1020    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1020    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1021    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1021    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1021    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1021    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1021    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1021    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1021    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1021    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1021    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1021    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1021    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1021    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1021    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1021    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1021    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B2, 12->12 VC 0) collected from Input[4][0]
1021    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1021    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1021    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1022    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1022    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1022    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1022    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1022    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1022    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1022    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1022    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1022    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1022    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1022    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1022    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1022    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1022    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1022    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B2, 12->12 VC 0)
1022    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B2, 12->12 VC 0)
1022    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1022    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1022    NoC.Tile[00][03]_(#24).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 6->24 VC 0)
1022    NoC.Tile[00][03]_(#24).Router::txProcess() -->  reserving direction 4 for flit (H0, 6->24 VC 0)
1022    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1022    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 6->24 VC 0)
1022    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (H0, 6->24 VC 0)
1023    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1023    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1023    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1023    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1023    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1023    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1023    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1023    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1023    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1023    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1023    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1023    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1023    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B3, 12->12 VC 0) collected from Input[4][0]
1023    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1023    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1023    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1023    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1024    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1024    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1024    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1024    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1024    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1024    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1024    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1024    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1024    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1024    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1024    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1024    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1024    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B3, 12->12 VC 0)
1024    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B3, 12->12 VC 0)
1024    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1024    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1024    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1024    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 6->24 VC 0)
1024    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B1, 6->24 VC 0)
1025    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1025    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1025    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1025    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1025    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1025    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1025    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1025    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1025    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1025    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1025    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B4, 12->12 VC 0) collected from Input[4][0]
1025    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1025    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1025    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1025    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1026    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1026    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1026    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1026    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1026    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1026    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1026    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1026    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1026    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1026    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1026    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B4, 12->12 VC 0)
1026    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B4, 12->12 VC 0)
1026    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1026    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1026    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1026    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 6->24 VC 0)
1026    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B2, 6->24 VC 0)
1027    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1027    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1027    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1027    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1027    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1027    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1027    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1027    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1027    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B5, 12->12 VC 0) collected from Input[4][0]
1027    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1027    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1027    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[4][0]
1027    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1027    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1028    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1028    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1028    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 6->24 VC 0)
1028    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1028    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1028    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1028    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1028    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1028    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B5, 12->12 VC 0)
1028    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B5, 12->12 VC 0)
1028    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1028    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1028    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 19->50 VC 0)
1028    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 19->50 VC 0)
1028    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1028    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 19->50 VC 0)
1028    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1028    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 6->24 VC 0)
1028    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B3, 6->24 VC 0)
1029    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1029    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1029    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1029    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1029    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[0][0]
1029    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1029    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B6, 12->12 VC 0) collected from Input[4][0]
1029    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1029    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1029    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[1][0]
1029    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1029    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[4][0]
1029    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[4][0]
1029    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1029    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1030    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1030    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1030    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 6->24 VC 0)
1030    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1030    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 6->24 VC 0)
1030    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1030    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B6, 12->12 VC 0)
1030    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (B6, 12->12 VC 0)
1030    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1030    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1030    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 19->50 VC 0)
1030    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1030    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1030    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1030    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1030    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 19->50 VC 0)
1030    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 21->42 VC 0)
1030    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 3 for flit (H0, 21->42 VC 0)
1030    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1030    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 21->42 VC 0)
1030    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1030    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 6->24 VC 0)
1030    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B4, 6->24 VC 0)
1031    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1031    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1031    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[0][0]
1031    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1031    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (T7, 12->12 VC 0) collected from Input[4][0]
1031    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1031    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[0][0]
1031    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1031    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[1][0]
1031    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1031    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[4][0]
1031    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[1][0]
1031    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1031    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[4][0]
1031    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1031    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1031    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1032    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1032    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1032    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 6->24 VC 0)
1032    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 4
1032    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (T7, 12->12 VC 0)
1032    NoC.Tile[04][01]_(#12).Router::txProcess() --> Consumed flit (T7, 12->12 VC 0)
1032    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1032    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 6->24 VC 0)
1032    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1032    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1032    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1032    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 19->50 VC 0)
1032    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1032    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 3 for flit (H0, 21->42 VC 0)
1032    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1032    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 21->42 VC 0)
1032    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1032    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 21->42 VC 0)
1032    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1032    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 6->24 VC 0)
1032    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B5, 6->24 VC 0)
1032    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1032    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1032    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1032    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1033    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1033    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1033    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[0][0]
1033    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1033    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[1][0]
1033    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1033    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[1][0]
1033    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[4][0]
1033    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1033    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[1][0]
1033    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1033    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[4][0]
1033    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1033    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[0][0]
1033    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1033    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1033    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1034    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1034    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1034    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 6->24 VC 0)
1034    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1034    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1034    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1034    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1034    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1034    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 19->50 VC 0)
1034    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1034    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 21->42 VC 0)
1034    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1034    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 21->42 VC 0)
1034    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1034    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 6->24 VC 0)
1034    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B6, 6->24 VC 0)
1034    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1034    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1034    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1034    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1034    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1034    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1035    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1035    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1035    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[1][0]
1035    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1035    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1035    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1035    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[1][0]
1035    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[4][0]
1035    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1035    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[1][0]
1035    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1035    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[4][0]
1035    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1035    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[0][0]
1035    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1035    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1035    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1035    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1035    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1036    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1036    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1036    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1036    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1036    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1036    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1036    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 19->50 VC 0)
1036    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1036    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 21->42 VC 0)
1036    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1036    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 21->42 VC 0)
1036    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1036    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 6->24 VC 0)
1036    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (T7, 6->24 VC 0)
1036    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1036    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1036    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1036    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1036    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1036    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1036    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1036    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1037    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1037    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1037    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[1][0]
1037    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1037    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1037    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1037    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[1][0]
1037    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[4][0]
1037    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1037    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[1][0]
1037    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1037    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[4][0]
1037    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1037    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1037    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1037    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1037    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1037    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1037    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1038    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1038    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1038    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1038    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1038    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1038    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1038    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 19->50 VC 0)
1038    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1038    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 21->42 VC 0)
1038    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1038    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 21->42 VC 0)
1038    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1038    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1038    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1038    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1038    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1038    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1038    NoC.Tile[02][06]_(#50).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 19->50 VC 0)
1038    NoC.Tile[02][06]_(#50).Router::txProcess() -->  reserving direction 4 for flit (H0, 19->50 VC 0)
1038    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1038    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 19->50 VC 0)
1038    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (H0, 19->50 VC 0)
1039    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1039    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1039    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[1][0]
1039    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1039    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1039    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1039    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[1][0]
1039    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[4][0]
1039    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1039    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[1][0]
1039    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1039    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[4][0]
1039    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1039    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1039    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1039    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1039    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1039    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1039    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1039    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1040    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1040    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1040    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1040    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1040    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1040    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1040    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 19->50 VC 0)
1040    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1040    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1040    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1040    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1040    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 21->42 VC 0)
1040    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1040    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1040    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1040    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1040    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1040    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1040    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1040    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 19->50 VC 0)
1040    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B1, 19->50 VC 0)
1041    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1041    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1041    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[1][0]
1041    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1041    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1041    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1041    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[4][0]
1041    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1041    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1041    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1041    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[1][0]
1041    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1041    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[4][0]
1041    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1041    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1041    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1041    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1041    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1041    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1041    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1041    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1042    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1042    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1042    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1042    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1042    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 21->42 VC 0)
1042    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1042    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 19->50 VC 0)
1042    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1042    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1042    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1042    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1042    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 21->42 VC 0)
1042    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1042    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1042    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1042    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1042    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1042    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1042    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1042    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 19->50 VC 0)
1042    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B2, 19->50 VC 0)
1043    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1043    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1043    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[1][0]
1043    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1043    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 21->42 VC 0)
1043    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1043    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (H0, 21->42 VC 0)
1043    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1043    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1043    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1043    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1043    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[1][0]
1043    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1043    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[4][0]
1043    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1043    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1043    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1043    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1043    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1043    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1043    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1043    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1044    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1044    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1044    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1044    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 21->42 VC 0)
1044    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 3 for flit (H0, 21->42 VC 0)
1044    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1044    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 21->42 VC 0)
1044    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1044    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1044    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1044    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1044    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 21->42 VC 0)
1044    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1044    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1044    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1044    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1044    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1044    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1044    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1044    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 19->50 VC 0)
1044    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B3, 19->50 VC 0)
1045    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1045    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[1][0]
1045    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1045    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B1, 21->42 VC 0)
1045    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1045    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1045    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 21->42 VC 0)
1045    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[1][0]
1045    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1045    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1045    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1045    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1045    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1045    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1045    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1045    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1046    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1046    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 21->42 VC 0)
1046    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 21->42 VC 0)
1046    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1046    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 21->42 VC 0)
1046    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1046    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 21->42 VC 0)
1046    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[1][0]
1046    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1046    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B5, 21->42 VC 0)
1046    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1046    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1046    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1046    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1046    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1046    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1046    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1046    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1046    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 19->50 VC 0)
1046    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B4, 19->50 VC 0)
1047    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1047    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1047    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[1][0]
1047    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1047    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B2, 21->42 VC 0)
1047    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1047    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1047    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 21->42 VC 0)
1047    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[0][0]
1047    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1047    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1047    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1047    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1047    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1047    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1048    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1048    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1048    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 21->42 VC 0)
1048    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1048    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 21->42 VC 0)
1048    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[1][0]
1048    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1048    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B6, 21->42 VC 0)
1048    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1048    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 21->42 VC 0)
1048    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 21->42 VC 0)
1048    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1048    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 21->42 VC 0)
1048    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1048    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1048    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1048    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1048    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1048    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 19->50 VC 0)
1048    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B5, 19->50 VC 0)
1049    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1049    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1049    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[1][0]
1049    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1049    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B3, 21->42 VC 0)
1049    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1049    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1049    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 21->42 VC 0)
1049    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1049    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[0][0]
1049    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[0][0]
1049    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1049    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1049    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1049    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1050    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1050    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1050    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 21->42 VC 0)
1050    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1050    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 21->42 VC 0)
1050    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[1][0]
1050    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1050    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (T7, 21->42 VC 0)
1050    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1050    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1050    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 21->42 VC 0)
1050    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 21->42 VC 0)
1050    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 2 for flit (H0, 21->42 VC 0)
1050    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1050    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 21->42 VC 0)
1050    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1050    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1050    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1050    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 19->50 VC 0)
1050    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B6, 19->50 VC 0)
1051    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1051    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1051    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[1][0]
1051    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1051    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 21->42 VC 0)
1051    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1051    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1051    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 21->42 VC 0)
1051    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1051    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[0][0]
1051    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1051    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[0][0]
1051    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 21->42 VC 0) collected from Input[0][0]
1051    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1051    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1052    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1052    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1052    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 21->42 VC 0)
1052    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1052    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 21->42 VC 0)
1052    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[1][0]
1052    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1052    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 21->42 VC 0)
1052    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1052    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 21->42 VC 0)
1052    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 21->42 VC 0)
1052    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 4 for flit (H0, 21->42 VC 0)
1052    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1052    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 21->42 VC 0)
1052    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (H0, 21->42 VC 0)
1052    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1052    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 19->50 VC 0)
1052    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (T7, 19->50 VC 0)
1053    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1053    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1053    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[1][0]
1053    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1053    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B5, 21->42 VC 0)
1053    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1053    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1053    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[0][0]
1053    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1053    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[0][0]
1053    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1053    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 21->42 VC 0) collected from Input[0][0]
1054    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1054    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1054    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 21->42 VC 0)
1054    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1054    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 21->42 VC 0)
1054    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1054    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 21->42 VC 0)
1054    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1054    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 21->42 VC 0)
1054    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1054    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 21->42 VC 0)
1054    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B1, 21->42 VC 0)
1055    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1055    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1055    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[1][0]
1055    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1055    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B6, 21->42 VC 0)
1055    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1055    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1055    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[0][0]
1055    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1055    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[0][0]
1055    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1055    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 21->42 VC 0) collected from Input[0][0]
1056    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1056    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1056    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 21->42 VC 0)
1056    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1056    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 21->42 VC 0)
1056    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1056    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 21->42 VC 0)
1056    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1056    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 21->42 VC 0)
1056    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1056    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 21->42 VC 0)
1056    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B2, 21->42 VC 0)
1057    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1057    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1057    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[1][0]
1057    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1057    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (T7, 21->42 VC 0)
1057    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1057    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1057    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[0][0]
1057    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1057    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[0][0]
1057    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1057    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 21->42 VC 0) collected from Input[0][0]
1058    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1058    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1058    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 21->42 VC 0)
1058    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1058    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 21->42 VC 0)
1058    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1058    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 21->42 VC 0)
1058    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1058    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 21->42 VC 0)
1058    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1058    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 21->42 VC 0)
1058    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B3, 21->42 VC 0)
1059    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1059    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1059    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[1][0]
1059    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1059    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[0][0]
1059    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1059    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[0][0]
1059    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1059    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 21->42 VC 0) collected from Input[0][0]
1060    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1060    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1060    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 21->42 VC 0)
1060    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1060    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 21->42 VC 0)
1060    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1060    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 21->42 VC 0)
1060    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1060    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 21->42 VC 0)
1060    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B4, 21->42 VC 0)
1061    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1061    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1061    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[0][0]
1061    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1061    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[0][0]
1061    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1061    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 21->42 VC 0) collected from Input[0][0]
1062    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1062    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1062    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 21->42 VC 0)
1062    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1062    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 21->42 VC 0)
1062    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1062    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 21->42 VC 0)
1062    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B5, 21->42 VC 0)
1063    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1063    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1063    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[0][0]
1063    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1063    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 21->42 VC 0) collected from Input[0][0]
1064    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1064    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1064    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 21->42 VC 0)
1064    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1064    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 21->42 VC 0)
1064    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (B6, 21->42 VC 0)
1065    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1065    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1065    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 21->42 VC 0) collected from Input[0][0]
1066    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1066    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 4
1066    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 21->42 VC 0)
1066    NoC.Tile[02][05]_(#42).Router::txProcess() --> Consumed flit (T7, 21->42 VC 0)
1067    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1067    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[4][0]
1068    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1068    NoC.Tile[04][03]_(#28).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 28->14 VC 0)
1068    NoC.Tile[04][03]_(#28).Router::txProcess() -->  reserving direction 1 for flit (H0, 28->14 VC 0)
1068    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1068    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 28->14 VC 0)
1069    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1069    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1069    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[4][0]
1069    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[3][0]
1070    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1070    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[4][0]
1070    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1070    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 28->14 VC 0)
1070    NoC.Tile[05][03]_(#29).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 28->14 VC 0)
1070    NoC.Tile[05][03]_(#29).Router::txProcess() -->  reserving direction 1 for flit (H0, 28->14 VC 0)
1070    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1070    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 28->14 VC 0)
1071    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1071    NoC.Tile[07][02]_(#23).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 23->58 VC 0)
1071    NoC.Tile[07][02]_(#23).Router::txProcess() -->  reserving direction 3 for flit (H0, 23->58 VC 0)
1071    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1071    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 23->58 VC 0)
1071    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1071    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[4][0]
1071    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1071    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[3][0]
1071    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[3][0]
1072    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1072    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[1][0]
1072    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1072    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[4][0]
1072    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1072    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 28->14 VC 0)
1072    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1072    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 28->14 VC 0)
1072    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1072    NoC.Tile[06][03]_(#30).Router::txProcess() -->  reserving direction 0 for flit (H0, 28->14 VC 0)
1072    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1072    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 28->14 VC 0)
1073    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1073    NoC.Tile[06][02]_(#22).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 23->58 VC 0)
1073    NoC.Tile[06][02]_(#22).Router::txProcess() -->  reserving direction 3 for flit (H0, 23->58 VC 0)
1073    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1073    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 23->58 VC 0)
1073    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[2][0]
1073    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1073    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 23->58 VC 0)
1073    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1073    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[4][0]
1073    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1073    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[3][0]
1073    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1073    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[3][0]
1074    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1074    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[1][0]
1074    NoC.Tile[06][02]_(#22).Router::txProcess() -->  checking availability of Output[5] for Input[2][0] flit (H0, 28->14 VC 0)
1074    NoC.Tile[06][02]_(#22).Router::txProcess() -->  reserving direction 5 for flit (H0, 28->14 VC 0)
1074    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1074    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1074    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (H0, 28->14 VC 0)
1074    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[1][0]
1074    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1074    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[4][0]
1074    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1074    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 28->14 VC 0)
1074    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1074    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 28->14 VC 0)
1074    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1074    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 28->14 VC 0)
1075    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1075    NoC.Hub_1::tileToAntennaProcess() --> Reading (H0, 28->14 VC 0) from signal flit_rx[3]
1075    NoC.Hub_1::tileToAntennaProcess() --> Storing (H0, 28->14 VC 0) on buffer_from_tile[3][0]
1075    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 23->58 VC 0)
1075    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 3 for flit (H0, 23->58 VC 0)
1075    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1075    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 23->58 VC 0)
1075    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1075    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 23->58 VC 0)
1075    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1075    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[2][0]
1075    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1075    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 23->58 VC 0)
1075    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1075    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[4][0]
1075    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1075    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[3][0]
1075    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1075    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[3][0]
1076    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1076    NoC.Hub_1::tileToAntennaProcess() --> got the route
1076    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1076    NoC.Hub_1::tileToAntennaProcess() -->  reserving direction 4 for flit (H0, 28->14 VC 0)
1076    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1076    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[1][0]
1076    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1076    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[1][0]
1076    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1076    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1076    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B1, 28->14 VC 0)
1076    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[1][0]
1076    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1076    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[4][0]
1076    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1076    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 28->14 VC 0)
1076    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1076    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 28->14 VC 0)
1076    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1076    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 28->14 VC 0)
1077    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1077    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1077    NoC.Hub_1::tileToAntennaProcess() --> got the route
1077    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1077    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1077    NoC.Hub_1::tileToAntennaProcess() --> Reading (B1, 28->14 VC 0) from signal flit_rx[3]
1077    NoC.Hub_1::tileToAntennaProcess() --> Storing (B1, 28->14 VC 0) on buffer_from_tile[3][0]
1077    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 23->58 VC 0)
1077    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 3 for flit (H0, 23->58 VC 0)
1077    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1077    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 23->58 VC 0)
1077    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1077    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 23->58 VC 0)
1077    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1077    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 23->58 VC 0)
1077    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1077    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[2][0]
1077    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1077    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 23->58 VC 0)
1077    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1077    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[4][0]
1077    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1077    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[3][0]
1077    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1077    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[3][0]
1078    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1078    NoC.Hub_1::tileToAntennaProcess() --> got the route
1078    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1078    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1078    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1078    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[1][0]
1078    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1078    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[1][0]
1078    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1078    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[1][0]
1078    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1078    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1078    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B2, 28->14 VC 0)
1078    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[1][0]
1078    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1078    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[4][0]
1078    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1078    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 28->14 VC 0)
1078    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1078    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 28->14 VC 0)
1078    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1078    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 28->14 VC 0)
1079    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1079    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1079    NoC.Hub_1::tileToAntennaProcess() --> got the route
1079    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1079    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1079    NoC.Hub_1::tileToAntennaProcess() --> Reading (B2, 28->14 VC 0) from signal flit_rx[3]
1079    NoC.Hub_1::tileToAntennaProcess() --> Storing (B2, 28->14 VC 0) on buffer_from_tile[3][0]
1079    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 23->58 VC 0)
1079    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 23->58 VC 0)
1079    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1079    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 23->58 VC 0)
1079    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1079    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 23->58 VC 0)
1079    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1079    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 23->58 VC 0)
1079    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1079    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 23->58 VC 0)
1079    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1079    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[2][0]
1079    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1079    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 23->58 VC 0)
1079    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1079    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[4][0]
1079    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1079    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[3][0]
1079    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1079    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[3][0]
1080    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1080    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1080    NoC.Hub_1::tileToAntennaProcess() --> got the route
1080    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1080    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1080    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[1][0]
1080    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1080    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[1][0]
1080    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1080    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[1][0]
1080    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1080    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[1][0]
1080    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1080    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1080    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B3, 28->14 VC 0)
1080    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[1][0]
1080    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1080    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[4][0]
1080    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1080    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 28->14 VC 0)
1080    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1080    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 28->14 VC 0)
1080    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1080    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 28->14 VC 0)
1081    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1081    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1081    NoC.Hub_1::tileToAntennaProcess() --> got the route
1081    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1081    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1081    NoC.Hub_1::tileToAntennaProcess() --> Reading (B3, 28->14 VC 0) from signal flit_rx[3]
1081    NoC.Hub_1::tileToAntennaProcess() --> Storing (B3, 28->14 VC 0) on buffer_from_tile[3][0]
1081    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 23->58 VC 0)
1081    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 23->58 VC 0)
1081    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1081    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 23->58 VC 0)
1081    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1081    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 23->58 VC 0)
1081    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1081    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 23->58 VC 0)
1081    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1081    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 23->58 VC 0)
1081    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1081    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 23->58 VC 0)
1081    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1081    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[2][0]
1081    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1081    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 23->58 VC 0)
1081    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1081    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[4][0]
1081    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1081    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[3][0]
1081    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1081    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[3][0]
1082    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1082    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1082    NoC.Hub_1::tileToAntennaProcess() --> got the route
1082    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1082    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1082    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1082    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[1][0]
1082    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1082    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[1][0]
1082    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1082    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[1][0]
1082    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1082    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[1][0]
1082    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1082    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1082    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1082    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1082    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[1][0]
1082    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1082    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[4][0]
1082    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[0][0]
1082    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1082    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 28->14 VC 0)
1082    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1082    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 28->14 VC 0)
1082    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1082    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 28->14 VC 0)
1083    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1083    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1083    NoC.Hub_1::tileToAntennaProcess() --> got the route
1083    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1083    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1083    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1083    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 23->58 VC 0)
1083    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1083    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 23->58 VC 0)
1083    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1083    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 23->58 VC 0)
1083    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1083    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 23->58 VC 0)
1083    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1083    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 23->58 VC 0)
1083    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1083    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1083    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1083    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[2][0]
1083    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1083    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 23->58 VC 0)
1083    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 23->58 VC 0)
1083    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 23->58 VC 0)
1083    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1083    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 23->58 VC 0)
1083    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1083    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[3][0]
1083    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1083    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[3][0]
1084    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1084    NoC.Hub_1::tileToAntennaProcess() --> got the route
1084    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1084    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1084    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1084    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1084    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[1][0]
1084    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1084    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[1][0]
1084    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1084    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[1][0]
1084    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1084    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[1][0]
1084    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1084    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1084    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1084    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1084    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[1][0]
1084    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1084    NoC.Tile[07][02]_(#23).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[4][0]
1084    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1084    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[0][0]
1084    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1084    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 28->14 VC 0)
1084    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1084    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 28->14 VC 0)
1084    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[0][0]
1085    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1085    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1085    NoC.Hub_1::tileToAntennaProcess() --> got the route
1085    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1085    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1085    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1085    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 23->58 VC 0)
1085    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1085    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 23->58 VC 0)
1085    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1085    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 23->58 VC 0)
1085    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1085    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 23->58 VC 0)
1085    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1085    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 23->58 VC 0)
1085    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1085    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1085    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1085    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[2][0]
1085    NoC.Tile[07][02]_(#23).Router::txProcess() --> o = 3
1085    NoC.Tile[07][02]_(#23).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 23->58 VC 0)
1085    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1085    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 23->58 VC 0)
1085    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1085    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[3][0]
1085    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 23->58 VC 0)
1085    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 2 for flit (H0, 23->58 VC 0)
1085    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1085    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 23->58 VC 0)
1086    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1086    NoC.Hub_1::tileToAntennaProcess() --> got the route
1086    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1086    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1086    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1086    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1086    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[1][0]
1086    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1086    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[1][0]
1086    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1086    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[1][0]
1086    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1086    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[1][0]
1086    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1086    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1086    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1086    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1086    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[1][0]
1086    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1086    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[0][0]
1086    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1086    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 28->14 VC 0)
1086    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1086    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[0][0]
1086    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[0][0]
1087    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1087    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1087    NoC.Hub_1::tileToAntennaProcess() --> got the route
1087    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1087    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1087    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1087    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 23->58 VC 0)
1087    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1087    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 23->58 VC 0)
1087    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1087    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 23->58 VC 0)
1087    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1087    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 23->58 VC 0)
1087    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1087    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 23->58 VC 0)
1087    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1087    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1087    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1087    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[2][0]
1087    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1087    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 23->58 VC 0)
1087    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1087    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 23->58 VC 0)
1087    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 23->58 VC 0)
1087    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 2 for flit (H0, 23->58 VC 0)
1087    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1087    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 23->58 VC 0)
1088    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1088    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1088    NoC.Hub_1::tileToAntennaProcess() --> got the route
1088    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1088    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1088    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1088    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[1][0]
1088    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1088    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[1][0]
1088    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1088    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[1][0]
1088    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1088    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[1][0]
1088    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1088    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1088    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1088    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1088    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[0][0]
1088    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1088    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[0][0]
1088    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1088    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[0][0]
1088    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[0][0]
1089    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1089    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1089    NoC.Hub_1::tileToAntennaProcess() --> got the route
1089    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1089    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1089    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1089    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 23->58 VC 0)
1089    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1089    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 23->58 VC 0)
1089    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1089    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 23->58 VC 0)
1089    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1089    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 23->58 VC 0)
1089    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1089    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1089    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1089    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1089    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 23->58 VC 0)
1089    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1089    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 23->58 VC 0)
1089    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1089    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 23->58 VC 0)
1089    NoC.Tile[02][06]_(#50).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 23->58 VC 0)
1089    NoC.Tile[02][06]_(#50).Router::txProcess() -->  reserving direction 2 for flit (H0, 23->58 VC 0)
1089    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1089    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 23->58 VC 0)
1090    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1090    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1090    NoC.Hub_1::tileToAntennaProcess() --> got the route
1090    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1090    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1090    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1090    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[1][0]
1090    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1090    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[1][0]
1090    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1090    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[1][0]
1090    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1090    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1090    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1090    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1090    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[0][0]
1090    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1090    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[0][0]
1090    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1090    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[0][0]
1090    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1090    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[0][0]
1090    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (H0, 23->58 VC 0) collected from Input[0][0]
1091    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1091    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1091    NoC.Hub_1::tileToAntennaProcess() --> got the route
1091    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1091    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1091    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1091    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 23->58 VC 0)
1091    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1091    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 23->58 VC 0)
1091    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1091    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 23->58 VC 0)
1091    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1091    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1091    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1091    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1091    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 23->58 VC 0)
1091    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1091    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 23->58 VC 0)
1091    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1091    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 23->58 VC 0)
1091    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1091    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 23->58 VC 0)
1091    NoC.Tile[02][07]_(#58).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 23->58 VC 0)
1091    NoC.Tile[02][07]_(#58).Router::txProcess() -->  reserving direction 4 for flit (H0, 23->58 VC 0)
1091    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1091    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 23->58 VC 0)
1091    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (H0, 23->58 VC 0)
1092    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1092    NoC.Hub_1::tileToAntennaProcess() --> got the route
1092    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1092    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1092    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1092    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1092    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[1][0]
1092    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1092    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[1][0]
1092    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1092    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1092    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1092    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1092    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[0][0]
1092    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1092    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[0][0]
1092    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1092    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[0][0]
1092    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1092    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[0][0]
1092    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1092    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B1, 23->58 VC 0) collected from Input[0][0]
1093    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1093    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1093    NoC.Hub_1::tileToAntennaProcess() --> got the route
1093    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1093    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1093    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1093    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 23->58 VC 0)
1093    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1093    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 23->58 VC 0)
1093    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1093    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1093    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1093    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1093    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 23->58 VC 0)
1093    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1093    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 23->58 VC 0)
1093    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1093    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 23->58 VC 0)
1093    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1093    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 23->58 VC 0)
1093    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1093    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 23->58 VC 0)
1093    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B1, 23->58 VC 0)
1094    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1094    NoC.Hub_1::tileToAntennaProcess() --> got the route
1094    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1094    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1094    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1094    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1094    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[1][0]
1094    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1094    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1094    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1094    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1094    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[0][0]
1094    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1094    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[0][0]
1094    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1094    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[0][0]
1094    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1094    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[0][0]
1094    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1094    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B2, 23->58 VC 0) collected from Input[0][0]
1095    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1095    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1095    NoC.Hub_1::tileToAntennaProcess() --> got the route
1095    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1095    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1095    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1095    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 23->58 VC 0)
1095    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1095    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1095    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1095    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1095    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 23->58 VC 0)
1095    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1095    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 23->58 VC 0)
1095    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1095    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 23->58 VC 0)
1095    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1095    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 23->58 VC 0)
1095    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1095    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 23->58 VC 0)
1095    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B2, 23->58 VC 0)
1096    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1096    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1096    NoC.Hub_1::tileToAntennaProcess() --> got the route
1096    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1096    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1096    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1096    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1096    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1096    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1096    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[0][0]
1096    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1096    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[0][0]
1096    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1096    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[0][0]
1096    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1096    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[0][0]
1096    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1096    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B3, 23->58 VC 0) collected from Input[0][0]
1097    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1097    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1097    NoC.Hub_1::tileToAntennaProcess() --> got the route
1097    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1097    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1097    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1097    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1097    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1097    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1097    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 23->58 VC 0)
1097    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1097    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 23->58 VC 0)
1097    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1097    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 23->58 VC 0)
1097    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1097    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 23->58 VC 0)
1097    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1097    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 23->58 VC 0)
1097    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B3, 23->58 VC 0)
1098    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1098    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1098    NoC.Hub_1::tileToAntennaProcess() --> got the route
1098    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1098    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1098    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1098    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1098    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1098    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1098    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[0][0]
1098    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1098    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[0][0]
1098    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1098    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[0][0]
1098    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1098    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B4, 23->58 VC 0) collected from Input[0][0]
1099    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1099    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1099    NoC.Hub_1::tileToAntennaProcess() --> got the route
1099    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1099    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1099    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1099    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1099    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1099    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1099    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 23->58 VC 0)
1099    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1099    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 23->58 VC 0)
1099    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1099    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 23->58 VC 0)
1099    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1099    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 23->58 VC 0)
1099    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B4, 23->58 VC 0)
1100    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1100    NoC.Hub_1::tileToAntennaProcess() --> got the route
1100    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1100    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1100    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1100    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1100    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1100    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1100    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1100    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[0][0]
1100    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1100    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[0][0]
1100    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1100    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B5, 23->58 VC 0) collected from Input[0][0]
1101    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1101    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1101    NoC.Hub_1::tileToAntennaProcess() --> got the route
1101    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1101    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1101    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1101    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1101    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1101    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1101    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 23->58 VC 0)
1101    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1101    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 23->58 VC 0)
1101    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1101    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 23->58 VC 0)
1101    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B5, 23->58 VC 0)
1102    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1102    NoC.Hub_1::tileToAntennaProcess() --> got the route
1102    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1102    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1102    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1102    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[4][0]
1102    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1102    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1102    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1102    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1102    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[0][0]
1102    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1102    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (B6, 23->58 VC 0) collected from Input[0][0]
1103    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1103    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1103    NoC.Hub_1::tileToAntennaProcess() --> got the route
1103    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1103    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1103    NoC.Tile[03][01]_(#11).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 11->52 VC 0)
1103    NoC.Tile[03][01]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 11->52 VC 0)
1103    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1103    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 11->52 VC 0)
1103    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1103    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1103    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1103    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 2
1103    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 23->58 VC 0)
1103    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1103    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 23->58 VC 0)
1103    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (B6, 23->58 VC 0)
1104    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1104    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1104    NoC.Hub_1::tileToAntennaProcess() --> got the route
1104    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1104    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1104    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1104    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[4][0]
1104    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[3][0]
1104    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1104    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1104    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1104    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1104    NoC.Tile[02][07]_(#58).Router::rxProcess() -->  Flit (T7, 23->58 VC 0) collected from Input[0][0]
1105    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1105    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1105    NoC.Hub_1::tileToAntennaProcess() --> got the route
1105    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1105    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1105    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1105    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 11->52 VC 0)
1105    NoC.Tile[04][01]_(#12).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 11->52 VC 0)
1105    NoC.Tile[04][01]_(#12).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1105    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1105    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1105    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1105    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1105    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1105    NoC.Tile[02][07]_(#58).Router::txProcess() --> o = 4
1105    NoC.Tile[02][07]_(#58).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 23->58 VC 0)
1105    NoC.Tile[02][07]_(#58).Router::txProcess() --> Consumed flit (T7, 23->58 VC 0)
1106    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1106    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1106    NoC.Hub_1::tileToAntennaProcess() --> got the route
1106    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1106    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1106    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1106    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[4][0]
1106    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1106    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[3][0]
1106    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1106    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1106    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1106    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1106    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[4][0]
1107    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1107    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1107    NoC.Hub_1::tileToAntennaProcess() --> got the route
1107    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1107    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1107    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1107    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 11->52 VC 0)
1107    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1107    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1107    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1107    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1107    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1107    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1107    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1107    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1107    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1107    NoC.Tile[03][07]_(#59).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 59->55 VC 0)
1107    NoC.Tile[03][07]_(#59).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1107    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1107    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1108    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1108    NoC.Hub_1::tileToAntennaProcess() --> got the route
1108    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1108    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1108    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1108    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1108    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[4][0]
1108    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1108    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[3][0]
1108    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1108    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1108    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1108    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1108    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1108    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1108    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1108    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[4][0]
1108    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1109    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1109    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1109    NoC.Hub_1::tileToAntennaProcess() --> got the route
1109    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1109    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1109    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1109    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 11->52 VC 0)
1109    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1109    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1109    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1109    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1109    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1109    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1109    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1109    NoC.Tile[04][03]_(#28).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1109    NoC.Tile[04][03]_(#28).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1109    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1109    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1109    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1109    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1109    NoC.Tile[04][07]_(#60).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1109    NoC.Tile[04][07]_(#60).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1109    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1109    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1110    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1110    NoC.Hub_1::tileToAntennaProcess() --> got the route
1110    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1110    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1110    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1110    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1110    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[4][0]
1110    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1110    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[3][0]
1110    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1110    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1110    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1110    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1110    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1110    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1110    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1110    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (H0, 30->30 VC 0) collected from Input[4][0]
1110    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1110    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1110    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[4][0]
1110    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1110    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1110    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1111    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1111    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1111    NoC.Hub_1::tileToAntennaProcess() --> got the route
1111    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1111    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1111    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1111    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 11->52 VC 0)
1111    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1111    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1111    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1111    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1111    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1111    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1111    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1111    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1111    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1111    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[4] for Input[4][0] flit (H0, 30->30 VC 0)
1111    NoC.Tile[06][03]_(#30).Router::txProcess() -->  reserving direction 4 for flit (H0, 30->30 VC 0)
1111    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1111    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (H0, 30->30 VC 0)
1111    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (H0, 30->30 VC 0)
1111    NoC.Tile[04][04]_(#36).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1111    NoC.Tile[04][04]_(#36).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1111    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1111    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1111    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1111    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1111    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1111    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1111    NoC.Tile[05][07]_(#61).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1111    NoC.Tile[05][07]_(#61).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1111    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1111    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1112    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1112    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1112    NoC.Hub_1::tileToAntennaProcess() --> got the route
1112    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1112    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1112    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1112    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[4][0]
1112    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1112    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[3][0]
1112    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1112    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1112    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1112    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1112    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1112    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1112    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1112    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1112    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B1, 30->30 VC 0) collected from Input[4][0]
1112    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1112    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1112    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1112    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1112    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[4][0]
1112    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1112    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1112    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1112    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1112    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1113    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1113    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1113    NoC.Hub_1::tileToAntennaProcess() --> got the route
1113    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1113    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1113    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1113    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 11->52 VC 0)
1113    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1113    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1113    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1113    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1113    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1113    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1113    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1113    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1113    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1113    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1113    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B1, 30->30 VC 0)
1113    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B1, 30->30 VC 0)
1113    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1113    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1113    NoC.Tile[04][05]_(#44).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1113    NoC.Tile[04][05]_(#44).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1113    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1113    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1113    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1113    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1113    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1113    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1113    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1113    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1113    NoC.Tile[06][07]_(#62).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1113    NoC.Tile[06][07]_(#62).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1113    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1113    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1114    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1114    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1114    NoC.Hub_1::tileToAntennaProcess() --> got the route
1114    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1114    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1114    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1114    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[4][0]
1114    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1114    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[3][0]
1114    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1114    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1114    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1114    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1114    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1114    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1114    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1114    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1114    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B2, 30->30 VC 0) collected from Input[4][0]
1114    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1114    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1114    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1114    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1114    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1114    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1114    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[4][0]
1114    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1114    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1114    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1114    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1114    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1114    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1114    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1115    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1115    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1115    NoC.Hub_1::tileToAntennaProcess() --> got the route
1115    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1115    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1115    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1115    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 11->52 VC 0)
1115    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1115    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1115    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1115    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1115    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1115    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1115    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1115    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1115    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1115    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1115    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B2, 30->30 VC 0)
1115    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B2, 30->30 VC 0)
1115    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1115    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1115    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1115    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1115    NoC.Tile[04][06]_(#52).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 11->52 VC 0)
1115    NoC.Tile[04][06]_(#52).Router::txProcess() -->  reserving direction 4 for flit (H0, 11->52 VC 0)
1115    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1115    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 11->52 VC 0)
1115    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (H0, 11->52 VC 0)
1115    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1115    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1115    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1115    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1115    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1115    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1115    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1115    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1115    NoC.Tile[07][07]_(#63).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 59->55 VC 0)
1115    NoC.Tile[07][07]_(#63).Router::txProcess() -->  reserving direction 0 for flit (H0, 59->55 VC 0)
1115    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1115    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 59->55 VC 0)
1116    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1116    NoC.Hub_1::tileToAntennaProcess() --> got the route
1116    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1116    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1116    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1116    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1116    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[4][0]
1116    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1116    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[3][0]
1116    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1116    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1116    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1116    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1116    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1116    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1116    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1116    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1116    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B3, 30->30 VC 0) collected from Input[4][0]
1116    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1116    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1116    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1116    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1116    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1116    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1116    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[2][0]
1116    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1116    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[4][0]
1116    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1116    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1116    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1116    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1116    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1116    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1116    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1116    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1117    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1117    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1117    NoC.Hub_1::tileToAntennaProcess() --> got the route
1117    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1117    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1117    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1117    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 11->52 VC 0)
1117    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1117    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1117    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1117    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1117    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1117    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1117    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1117    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1117    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1117    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1117    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B3, 30->30 VC 0)
1117    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B3, 30->30 VC 0)
1117    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1117    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1117    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1117    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1117    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1117    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 11->52 VC 0)
1117    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B1, 11->52 VC 0)
1117    NoC.Tile[07][06]_(#55).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 59->55 VC 0)
1117    NoC.Tile[07][06]_(#55).Router::txProcess() -->  reserving direction 4 for flit (H0, 59->55 VC 0)
1117    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1117    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 59->55 VC 0)
1117    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (H0, 59->55 VC 0)
1117    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1117    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1117    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1117    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1117    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1117    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1117    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1117    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1117    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1117    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 59->55 VC 0)
1118    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1118    NoC.Hub_1::tileToAntennaProcess() --> got the route
1118    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1118    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1118    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1118    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1118    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[3][0]
1118    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1118    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1118    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1118    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1118    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1118    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1118    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1118    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1118    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B4, 30->30 VC 0) collected from Input[4][0]
1118    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1118    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1118    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1118    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1118    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1118    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1118    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1118    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[2][0]
1118    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1118    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[4][0]
1118    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1118    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1118    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1118    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1118    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1118    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1118    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1118    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1119    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1119    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1119    NoC.Hub_1::tileToAntennaProcess() --> got the route
1119    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1119    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1119    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1119    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1119    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1119    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1119    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1119    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1119    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1119    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1119    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1119    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1119    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B4, 30->30 VC 0)
1119    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B4, 30->30 VC 0)
1119    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1119    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1119    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1119    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1119    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1119    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 11->52 VC 0)
1119    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B2, 11->52 VC 0)
1119    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1119    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 59->55 VC 0)
1119    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B1, 59->55 VC 0)
1119    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1119    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1119    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1119    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1119    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1119    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1119    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1119    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1119    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1119    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 59->55 VC 0)
1120    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1120    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1120    NoC.Hub_1::tileToAntennaProcess() --> got the route
1120    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1120    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1120    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1120    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1120    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1120    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1120    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1120    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1120    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1120    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1120    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B5, 30->30 VC 0) collected from Input[4][0]
1120    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1120    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1120    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1120    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1120    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1120    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1120    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1120    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[2][0]
1120    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1120    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[4][0]
1120    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1120    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1120    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1120    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1120    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1120    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1120    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1120    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1121    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1121    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1121    NoC.Hub_1::tileToAntennaProcess() --> got the route
1121    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1121    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1121    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1121    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1121    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1121    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1121    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1121    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1121    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1121    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1121    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B5, 30->30 VC 0)
1121    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B5, 30->30 VC 0)
1121    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1121    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1121    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1121    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1121    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1121    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 11->52 VC 0)
1121    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B3, 11->52 VC 0)
1121    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1121    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 59->55 VC 0)
1121    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B2, 59->55 VC 0)
1121    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1121    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1121    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1121    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1121    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1121    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1121    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1121    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1121    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1121    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 59->55 VC 0)
1122    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1122    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1122    NoC.Hub_1::tileToAntennaProcess() --> got the route
1122    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1122    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1122    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1122    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1122    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1122    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1122    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1122    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1122    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B6, 30->30 VC 0) collected from Input[4][0]
1122    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1122    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1122    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1122    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1122    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1122    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1122    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1122    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[2][0]
1122    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1122    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1122    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1122    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1122    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1122    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1122    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1122    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1123    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1123    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1123    NoC.Hub_1::tileToAntennaProcess() --> got the route
1123    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1123    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1123    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1123    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1123    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1123    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1123    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1123    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1123    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B6, 30->30 VC 0)
1123    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (B6, 30->30 VC 0)
1123    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1123    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1123    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1123    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1123    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1123    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 11->52 VC 0)
1123    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B4, 11->52 VC 0)
1123    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1123    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 59->55 VC 0)
1123    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B3, 59->55 VC 0)
1123    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1123    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1123    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1123    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1123    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1123    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1123    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1123    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 59->55 VC 0)
1124    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1124    NoC.Hub_1::tileToAntennaProcess() --> got the route
1124    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1124    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1124    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1124    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1124    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1124    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1124    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1124    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (T7, 30->30 VC 0) collected from Input[4][0]
1124    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1124    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1124    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1124    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1124    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1124    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1124    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1124    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[2][0]
1124    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1124    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1124    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1124    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1124    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1124    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1125    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1125    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1125    NoC.Hub_1::tileToAntennaProcess() --> got the route
1125    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1125    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1125    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1125    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1125    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1125    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 4
1125    NoC.Tile[06][03]_(#30).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (T7, 30->30 VC 0)
1125    NoC.Tile[06][03]_(#30).Router::txProcess() --> Consumed flit (T7, 30->30 VC 0)
1125    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1125    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1125    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1125    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1125    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1125    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 11->52 VC 0)
1125    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B5, 11->52 VC 0)
1125    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1125    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 59->55 VC 0)
1125    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B4, 59->55 VC 0)
1125    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1125    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1125    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1125    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1125    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1125    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 59->55 VC 0)
1126    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1126    NoC.Hub_1::tileToAntennaProcess() --> got the route
1126    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1126    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1126    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1126    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1126    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1126    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1126    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1126    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1126    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[4][0]
1126    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1126    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1126    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1126    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[2][0]
1126    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1126    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1126    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1126    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1127    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1127    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1127    NoC.Hub_1::tileToAntennaProcess() --> got the route
1127    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1127    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1127    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1127    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1127    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1127    NoC.Tile[04][05]_(#44).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 44->13 VC 0)
1127    NoC.Tile[04][05]_(#44).Router::txProcess() -->  reserving direction 1 for flit (H0, 44->13 VC 0)
1127    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1127    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1127    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1127    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 44->13 VC 0)
1127    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1127    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 11->52 VC 0)
1127    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B6, 11->52 VC 0)
1127    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1127    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 59->55 VC 0)
1127    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B5, 59->55 VC 0)
1127    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1127    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1127    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1127    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 59->55 VC 0)
1128    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1128    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1128    NoC.Hub_1::tileToAntennaProcess() --> got the route
1128    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1128    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1128    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1128    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1128    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1128    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1128    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[4][0]
1128    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[3][0]
1128    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1128    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1128    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1128    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[2][0]
1128    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1128    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1129    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1129    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1129    NoC.Hub_1::tileToAntennaProcess() --> got the route
1129    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1129    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1129    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1129    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1129    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1129    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1129    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 44->13 VC 0)
1129    NoC.Tile[05][05]_(#45).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 44->13 VC 0)
1129    NoC.Tile[05][05]_(#45).Router::txProcess() -->  reserving direction 0 for flit (H0, 44->13 VC 0)
1129    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1129    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 44->13 VC 0)
1129    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1129    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 11->52 VC 0)
1129    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (T7, 11->52 VC 0)
1129    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1129    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 59->55 VC 0)
1129    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B6, 59->55 VC 0)
1129    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1129    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 59->55 VC 0)
1130    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1130    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1130    NoC.Hub_1::tileToAntennaProcess() --> got the route
1130    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1130    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1130    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1130    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1130    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1130    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[2][0]
1130    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1130    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[4][0]
1130    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1130    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[3][0]
1130    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1130    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[2][0]
1131    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1131    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1131    NoC.Hub_1::tileToAntennaProcess() --> got the route
1131    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1131    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1131    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1131    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1131    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1131    NoC.Tile[05][04]_(#37).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 44->13 VC 0)
1131    NoC.Tile[05][04]_(#37).Router::txProcess() -->  reserving direction 0 for flit (H0, 44->13 VC 0)
1131    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1131    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 44->13 VC 0)
1131    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1131    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 44->13 VC 0)
1131    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1131    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 44->13 VC 0)
1131    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1131    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 59->55 VC 0)
1131    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (T7, 59->55 VC 0)
1132    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1132    NoC.Hub_1::tileToAntennaProcess() --> got the route
1132    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1132    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1132    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1132    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1132    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1132    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1132    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[2][0]
1132    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1132    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[2][0]
1132    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1132    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[4][0]
1132    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1132    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[3][0]
1133    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1133    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1133    NoC.Hub_1::tileToAntennaProcess() --> got the route
1133    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1133    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1133    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1133    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1133    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1133    NoC.Tile[05][03]_(#29).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 44->13 VC 0)
1133    NoC.Tile[05][03]_(#29).Router::txProcess() -->  reserving direction 0 for flit (H0, 44->13 VC 0)
1133    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1133    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 44->13 VC 0)
1133    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1133    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 44->13 VC 0)
1133    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1133    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 44->13 VC 0)
1133    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1133    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 44->13 VC 0)
1134    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1134    NoC.Hub_1::tileToAntennaProcess() --> got the route
1134    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1134    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1134    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1134    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[2][0]
1134    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1134    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1134    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1134    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1134    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[2][0]
1134    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1134    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[2][0]
1134    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1134    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[4][0]
1134    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1134    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[3][0]
1135    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1135    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1135    NoC.Hub_1::tileToAntennaProcess() --> got the route
1135    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1135    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1135    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 44->13 VC 0)
1135    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 0 for flit (H0, 44->13 VC 0)
1135    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1135    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 44->13 VC 0)
1135    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1135    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1135    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1135    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1135    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 44->13 VC 0)
1135    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1135    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 44->13 VC 0)
1135    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1135    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 44->13 VC 0)
1135    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1135    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 44->13 VC 0)
1136    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1136    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1136    NoC.Hub_1::tileToAntennaProcess() --> got the route
1136    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1136    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1136    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (H0, 44->13 VC 0) collected from Input[2][0]
1136    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1136    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[2][0]
1136    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1136    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1136    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1136    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1136    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[2][0]
1136    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1136    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[2][0]
1136    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1136    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[4][0]
1136    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1136    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[3][0]
1137    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1137    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1137    NoC.Hub_1::tileToAntennaProcess() --> got the route
1137    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1137    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1137    NoC.Tile[05][01]_(#13).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 44->13 VC 0)
1137    NoC.Tile[05][01]_(#13).Router::txProcess() -->  reserving direction 4 for flit (H0, 44->13 VC 0)
1137    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1137    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 44->13 VC 0)
1137    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (H0, 44->13 VC 0)
1137    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1137    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 44->13 VC 0)
1137    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1137    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1137    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1137    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1137    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 44->13 VC 0)
1137    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1137    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 44->13 VC 0)
1137    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1137    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 44->13 VC 0)
1137    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1137    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 44->13 VC 0)
1138    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1138    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1138    NoC.Hub_1::tileToAntennaProcess() --> got the route
1138    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1138    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1138    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1138    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B1, 44->13 VC 0) collected from Input[2][0]
1138    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1138    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[2][0]
1138    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1138    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1138    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1138    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1138    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[2][0]
1138    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1138    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[2][0]
1138    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1138    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[4][0]
1138    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1138    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[3][0]
1139    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1139    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1139    NoC.Hub_1::tileToAntennaProcess() --> got the route
1139    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1139    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1139    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1139    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 44->13 VC 0)
1139    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B1, 44->13 VC 0)
1139    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1139    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 44->13 VC 0)
1139    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1139    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1139    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1139    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1139    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 44->13 VC 0)
1139    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1139    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 44->13 VC 0)
1139    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1139    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 44->13 VC 0)
1139    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1139    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 44->13 VC 0)
1140    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1140    NoC.Hub_1::tileToAntennaProcess() --> got the route
1140    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1140    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1140    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1140    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1140    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B2, 44->13 VC 0) collected from Input[2][0]
1140    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1140    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[2][0]
1140    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1140    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1140    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1140    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1140    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[2][0]
1140    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1140    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[2][0]
1140    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1140    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[4][0]
1140    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1140    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[3][0]
1141    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1141    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1141    NoC.Hub_1::tileToAntennaProcess() --> got the route
1141    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1141    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1141    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1141    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 44->13 VC 0)
1141    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B2, 44->13 VC 0)
1141    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1141    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 44->13 VC 0)
1141    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1141    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1141    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1141    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1141    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 44->13 VC 0)
1141    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1141    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 44->13 VC 0)
1141    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1141    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 44->13 VC 0)
1141    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1141    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 44->13 VC 0)
1142    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1142    NoC.Hub_1::tileToAntennaProcess() --> got the route
1142    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1142    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1142    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1142    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1142    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B3, 44->13 VC 0) collected from Input[2][0]
1142    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1142    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[2][0]
1142    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1142    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1142    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1142    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1142    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[2][0]
1142    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1142    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[2][0]
1142    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1142    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[3][0]
1143    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1143    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1143    NoC.Hub_1::tileToAntennaProcess() --> got the route
1143    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1143    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1143    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1143    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 44->13 VC 0)
1143    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B3, 44->13 VC 0)
1143    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1143    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 44->13 VC 0)
1143    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1143    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1143    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1143    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1143    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 44->13 VC 0)
1143    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1143    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 44->13 VC 0)
1143    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1143    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 44->13 VC 0)
1144    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1144    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1144    NoC.Hub_1::tileToAntennaProcess() --> got the route
1144    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1144    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1144    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1144    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B4, 44->13 VC 0) collected from Input[2][0]
1144    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[4][0]
1144    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1144    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[2][0]
1144    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1144    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1144    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1144    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[4][0]
1144    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1144    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[2][0]
1144    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1144    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[2][0]
1145    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1145    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1145    NoC.Hub_1::tileToAntennaProcess() --> got the route
1145    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1145    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1145    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1145    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 44->13 VC 0)
1145    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B4, 44->13 VC 0)
1145    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 19->50 VC 0)
1145    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 19->50 VC 0)
1145    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1145    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 19->50 VC 0)
1145    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1145    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 44->13 VC 0)
1145    NoC.Tile[06][02]_(#22).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 22->26 VC 0)
1145    NoC.Tile[06][02]_(#22).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1145    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1145    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1145    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1145    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1145    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1145    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1145    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 44->13 VC 0)
1145    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1145    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 44->13 VC 0)
1146    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1146    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1146    NoC.Hub_1::tileToAntennaProcess() --> got the route
1146    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1146    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1146    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1146    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B5, 44->13 VC 0) collected from Input[2][0]
1146    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[1][0]
1146    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1146    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[4][0]
1146    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1146    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1146    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[2][0]
1146    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1146    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1146    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1146    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1146    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[4][0]
1146    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1146    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[2][0]
1147    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1147    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1147    NoC.Hub_1::tileToAntennaProcess() --> got the route
1147    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1147    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1147    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1147    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 44->13 VC 0)
1147    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B5, 44->13 VC 0)
1147    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 19->50 VC 0)
1147    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1147    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1147    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1147    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1147    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 19->50 VC 0)
1147    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1147    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1147    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1147    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1147    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1147    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 44->13 VC 0)
1147    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1147    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1147    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1147    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1147    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1147    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1147    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 44->13 VC 0)
1148    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1148    NoC.Hub_1::tileToAntennaProcess() --> got the route
1148    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1148    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1148    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1148    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1148    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (B6, 44->13 VC 0) collected from Input[2][0]
1148    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1148    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[1][0]
1148    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1148    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[4][0]
1148    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1148    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1148    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1148    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1148    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[2][0]
1148    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1148    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1148    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1148    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1148    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[4][0]
1148    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1148    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[4][0]
1149    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1149    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1149    NoC.Hub_1::tileToAntennaProcess() --> got the route
1149    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1149    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1149    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1149    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 44->13 VC 0)
1149    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (B6, 44->13 VC 0)
1149    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1149    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1149    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1149    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 19->50 VC 0)
1149    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1149    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1149    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1149    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1149    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1149    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1149    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 0
1149    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 44->13 VC 0)
1149    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1149    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1149    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1149    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1149    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1149    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1149    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1149    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1149    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1149    NoC.Tile[03][07]_(#59).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 59->55 VC 0)
1149    NoC.Tile[03][07]_(#59).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1149    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1149    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1150    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1150    NoC.Hub_1::tileToAntennaProcess() --> got the route
1150    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1150    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1150    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1150    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1150    NoC.Tile[05][01]_(#13).Router::rxProcess() -->  Flit (T7, 44->13 VC 0) collected from Input[2][0]
1150    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1150    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[1][0]
1150    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1150    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1150    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[4][0]
1150    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1150    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1150    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1150    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1150    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1150    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1150    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1150    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1150    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[4][0]
1150    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1150    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1150    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (H0, 33->33 VC 0) collected from Input[4][0]
1150    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1150    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1150    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[4][0]
1150    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1151    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1151    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1151    NoC.Hub_1::tileToAntennaProcess() --> got the route
1151    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1151    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1151    NoC.Tile[05][01]_(#13).Router::txProcess() --> o = 4
1151    NoC.Tile[05][01]_(#13).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 44->13 VC 0)
1151    NoC.Tile[05][01]_(#13).Router::txProcess() --> Consumed flit (T7, 44->13 VC 0)
1151    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1151    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1151    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1151    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1151    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1151    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 19->50 VC 0)
1151    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1151    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1151    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1151    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1151    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1151    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1151    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1151    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1151    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1151    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1151    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1151    NoC.Tile[01][04]_(#33).Router::txProcess() -->  checking availability of Output[4] for Input[4][0] flit (H0, 33->33 VC 0)
1151    NoC.Tile[01][04]_(#33).Router::txProcess() -->  reserving direction 4 for flit (H0, 33->33 VC 0)
1151    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1151    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (H0, 33->33 VC 0)
1151    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (H0, 33->33 VC 0)
1151    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1151    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1151    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1151    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1151    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1151    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1151    NoC.Tile[04][07]_(#60).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1151    NoC.Tile[04][07]_(#60).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1151    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1151    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1152    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1152    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1152    NoC.Hub_1::tileToAntennaProcess() --> got the route
1152    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1152    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1152    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1152    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[1][0]
1152    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1152    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1152    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1152    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1152    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[4][0]
1152    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1152    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1152    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1152    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1152    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1152    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1152    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1152    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1152    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[4][0]
1152    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1152    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1152    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1152    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B1, 33->33 VC 0) collected from Input[4][0]
1152    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1152    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1152    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1152    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1152    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[4][0]
1152    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1152    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1152    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1153    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1153    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1153    NoC.Hub_1::tileToAntennaProcess() --> got the route
1153    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1153    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1153    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1153    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1153    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1153    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1153    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1153    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 19->50 VC 0)
1153    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1153    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1153    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1153    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1153    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1153    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1153    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1153    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1153    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1153    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1153    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1153    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1153    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B1, 33->33 VC 0)
1153    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B1, 33->33 VC 0)
1153    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1153    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1153    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 19->50 VC 0)
1153    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 2 for flit (H0, 19->50 VC 0)
1153    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1153    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 19->50 VC 0)
1153    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1153    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1153    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1153    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1153    NoC.Tile[05][07]_(#61).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1153    NoC.Tile[05][07]_(#61).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1153    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1153    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1154    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1154    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1154    NoC.Hub_1::tileToAntennaProcess() --> got the route
1154    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1154    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1154    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1154    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[1][0]
1154    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1154    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1154    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1154    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1154    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[4][0]
1154    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1154    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1154    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1154    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1154    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1154    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1154    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1154    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1154    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[4][0]
1154    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1154    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1154    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1154    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B2, 33->33 VC 0) collected from Input[4][0]
1154    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1154    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1154    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1154    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1154    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (H0, 19->50 VC 0) collected from Input[0][0]
1154    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1154    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[4][0]
1154    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1154    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1154    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1154    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1154    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1155    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1155    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1155    NoC.Hub_1::tileToAntennaProcess() --> got the route
1155    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1155    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1155    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1155    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1155    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1155    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1155    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1155    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 19->50 VC 0)
1155    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1155    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1155    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1155    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1155    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1155    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1155    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1155    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1155    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1155    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1155    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1155    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1155    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B2, 33->33 VC 0)
1155    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B2, 33->33 VC 0)
1155    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1155    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1155    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1155    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 19->50 VC 0)
1155    NoC.Tile[02][06]_(#50).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 19->50 VC 0)
1155    NoC.Tile[02][06]_(#50).Router::txProcess() -->  reserving direction 4 for flit (H0, 19->50 VC 0)
1155    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1155    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 19->50 VC 0)
1155    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (H0, 19->50 VC 0)
1155    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1155    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1155    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1155    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1155    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1155    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1155    NoC.Tile[06][07]_(#62).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 59->55 VC 0)
1155    NoC.Tile[06][07]_(#62).Router::txProcess() -->  reserving direction 1 for flit (H0, 59->55 VC 0)
1155    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1155    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 59->55 VC 0)
1156    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1156    NoC.Hub_1::tileToAntennaProcess() --> got the route
1156    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1156    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1156    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1156    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1156    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[1][0]
1156    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1156    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1156    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1156    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1156    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[4][0]
1156    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1156    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1156    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1156    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1156    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1156    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1156    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1156    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1156    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[4][0]
1156    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1156    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1156    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1156    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B3, 33->33 VC 0) collected from Input[4][0]
1156    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1156    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1156    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1156    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1156    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1156    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B1, 19->50 VC 0) collected from Input[0][0]
1156    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1156    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[4][0]
1156    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1156    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1156    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1156    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1156    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1156    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1156    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[3][0]
1157    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1157    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1157    NoC.Hub_1::tileToAntennaProcess() --> got the route
1157    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1157    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1157    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1157    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1157    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1157    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1157    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1157    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 19->50 VC 0)
1157    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1157    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1157    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1157    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1157    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1157    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1157    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1157    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1157    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1157    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1157    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1157    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1157    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1157    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B3, 33->33 VC 0)
1157    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B3, 33->33 VC 0)
1157    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1157    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1157    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1157    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 19->50 VC 0)
1157    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1157    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 19->50 VC 0)
1157    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B1, 19->50 VC 0)
1157    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1157    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1157    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1157    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1157    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1157    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1157    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1157    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 59->55 VC 0)
1157    NoC.Tile[07][07]_(#63).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 59->55 VC 0)
1157    NoC.Tile[07][07]_(#63).Router::txProcess() -->  reserving direction 0 for flit (H0, 59->55 VC 0)
1157    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1157    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 59->55 VC 0)
1158    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1158    NoC.Hub_1::tileToAntennaProcess() --> got the route
1158    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1158    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1158    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1158    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1158    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[1][0]
1158    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1158    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1158    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1158    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[4][0]
1158    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1158    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1158    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1158    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1158    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1158    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1158    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1158    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1158    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1158    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1158    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[4][0]
1158    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1158    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1158    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1158    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B4, 33->33 VC 0) collected from Input[4][0]
1158    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1158    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1158    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1158    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1158    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1158    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B2, 19->50 VC 0) collected from Input[0][0]
1158    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (H0, 59->55 VC 0) collected from Input[2][0]
1158    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1158    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[4][0]
1158    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1158    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1158    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1158    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1158    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1158    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1158    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1158    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[3][0]
1159    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1159    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1159    NoC.Hub_1::tileToAntennaProcess() --> got the route
1159    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1159    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1159    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1159    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1159    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1159    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 22->26 VC 0)
1159    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1159    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 19->50 VC 0)
1159    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1159    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1159    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1159    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1159    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1159    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1159    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1159    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1159    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1159    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1159    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1159    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1159    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1159    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B4, 33->33 VC 0)
1159    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B4, 33->33 VC 0)
1159    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1159    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1159    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1159    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 19->50 VC 0)
1159    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1159    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 19->50 VC 0)
1159    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B2, 19->50 VC 0)
1159    NoC.Tile[07][06]_(#55).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 59->55 VC 0)
1159    NoC.Tile[07][06]_(#55).Router::txProcess() -->  reserving direction 4 for flit (H0, 59->55 VC 0)
1159    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1159    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 59->55 VC 0)
1159    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (H0, 59->55 VC 0)
1159    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1159    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1159    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1159    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1159    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1159    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1159    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1159    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 59->55 VC 0)
1159    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1159    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 59->55 VC 0)
1160    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1160    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1160    NoC.Hub_1::tileToAntennaProcess() --> got the route
1160    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1160    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1160    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1160    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[1][0]
1160    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1160    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1160    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1160    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (H0, 22->26 VC 0)
1160    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1160    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1160    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1160    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1160    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1160    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1160    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1160    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1160    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1160    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1160    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1160    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1160    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1160    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B5, 33->33 VC 0) collected from Input[4][0]
1160    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1160    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1160    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1160    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1160    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1160    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B3, 19->50 VC 0) collected from Input[0][0]
1160    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1160    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B1, 59->55 VC 0) collected from Input[2][0]
1160    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1160    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[4][0]
1160    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1160    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1160    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1160    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1160    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1160    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1160    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1160    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[3][0]
1161    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1161    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1161    NoC.Hub_1::tileToAntennaProcess() --> got the route
1161    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1161    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1161    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1161    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1161    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1161    NoC.Tile[03][02]_(#19).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 3 for flit (H0, 22->26 VC 0)
1161    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1161    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1161    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1161    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1161    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1161    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1161    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1161    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1161    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1161    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1161    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1161    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1161    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1161    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B5, 33->33 VC 0)
1161    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B5, 33->33 VC 0)
1161    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1161    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1161    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1161    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 19->50 VC 0)
1161    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1161    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 19->50 VC 0)
1161    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B3, 19->50 VC 0)
1161    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1161    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 59->55 VC 0)
1161    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B1, 59->55 VC 0)
1161    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1161    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1161    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1161    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1161    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1161    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1161    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1161    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 59->55 VC 0)
1161    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1161    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 59->55 VC 0)
1162    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1162    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1162    NoC.Hub_1::tileToAntennaProcess() --> got the route
1162    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1162    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1162    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1162    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1162    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B1, 22->26 VC 0)
1162    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1162    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1162    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1162    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1162    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1162    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1162    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1162    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1162    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1162    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1162    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B6, 33->33 VC 0) collected from Input[4][0]
1162    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1162    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1162    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1162    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1162    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1162    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B4, 19->50 VC 0) collected from Input[0][0]
1162    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1162    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B2, 59->55 VC 0) collected from Input[2][0]
1162    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1162    NoC.Tile[03][07]_(#59).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[4][0]
1162    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1162    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1162    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1162    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1162    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1162    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1162    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1162    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[3][0]
1163    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1163    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1163    NoC.Hub_1::tileToAntennaProcess() --> got the route
1163    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1163    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1163    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 22->26 VC 0)
1163    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 22->26 VC 0)
1163    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1163    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 22->26 VC 0)
1163    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1163    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1163    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1163    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1163    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B5, 22->26 VC 0)
1163    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1163    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1163    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1163    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1163    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1163    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1163    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1163    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B6, 33->33 VC 0)
1163    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (B6, 33->33 VC 0)
1163    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1163    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1163    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1163    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 19->50 VC 0)
1163    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1163    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 19->50 VC 0)
1163    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B4, 19->50 VC 0)
1163    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1163    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 59->55 VC 0)
1163    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B2, 59->55 VC 0)
1163    NoC.Tile[03][07]_(#59).Router::txProcess() --> o = 1
1163    NoC.Tile[03][07]_(#59).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1163    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1163    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1163    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1163    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1163    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1163    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 59->55 VC 0)
1163    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1163    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 59->55 VC 0)
1164    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1164    NoC.Hub_1::tileToAntennaProcess() --> got the route
1164    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1164    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1164    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1164    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1164    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1164    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1164    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B2, 22->26 VC 0)
1164    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1164    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1164    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1164    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1164    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1164    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1164    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[0][0]
1164    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1164    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (T7, 33->33 VC 0) collected from Input[4][0]
1164    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1164    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1164    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1164    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1164    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1164    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B5, 19->50 VC 0) collected from Input[0][0]
1164    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1164    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B3, 59->55 VC 0) collected from Input[2][0]
1164    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1164    NoC.Tile[04][07]_(#60).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1164    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1164    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1164    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1164    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1164    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1164    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[3][0]
1165    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1165    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1165    NoC.Hub_1::tileToAntennaProcess() --> got the route
1165    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1165    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1165    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1165    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 22->26 VC 0)
1165    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1165    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1165    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1165    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1165    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B6, 22->26 VC 0)
1165    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1165    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1165    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1165    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1165    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 22->26 VC 0)
1165    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 4 for flit (H0, 22->26 VC 0)
1165    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1165    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 22->26 VC 0)
1165    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (H0, 22->26 VC 0)
1165    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 4
1165    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (T7, 33->33 VC 0)
1165    NoC.Tile[01][04]_(#33).Router::txProcess() --> Consumed flit (T7, 33->33 VC 0)
1165    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 2
1165    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1165    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1165    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 19->50 VC 0)
1165    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1165    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 19->50 VC 0)
1165    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B5, 19->50 VC 0)
1165    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1165    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 59->55 VC 0)
1165    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B3, 59->55 VC 0)
1165    NoC.Tile[04][07]_(#60).Router::txProcess() --> o = 1
1165    NoC.Tile[04][07]_(#60).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1165    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1165    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1165    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1165    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 59->55 VC 0)
1165    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1165    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 59->55 VC 0)
1166    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1166    NoC.Hub_1::tileToAntennaProcess() --> got the route
1166    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1166    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1166    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1166    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1166    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1166    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1166    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B3, 22->26 VC 0)
1166    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1166    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1166    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1166    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1166    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1166    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1166    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1166    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[0][0]
1166    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1166    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1166    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1166    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B6, 19->50 VC 0) collected from Input[0][0]
1166    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1166    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B4, 59->55 VC 0) collected from Input[2][0]
1166    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1166    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1166    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1166    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1166    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1166    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[3][0]
1167    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1167    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1167    NoC.Hub_1::tileToAntennaProcess() --> got the route
1167    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1167    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1167    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1167    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 22->26 VC 0)
1167    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1167    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1167    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1167    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1167    NoC.Tile[04][02]_(#20).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (T7, 22->26 VC 0)
1167    NoC.Tile[04][02]_(#20).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1167    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1167    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1167    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1167    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1167    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 22->26 VC 0)
1167    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B1, 22->26 VC 0)
1167    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 2
1167    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 19->50 VC 0)
1167    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1167    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 19->50 VC 0)
1167    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (B6, 19->50 VC 0)
1167    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1167    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 59->55 VC 0)
1167    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B4, 59->55 VC 0)
1167    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1167    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1167    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1167    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 59->55 VC 0)
1167    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1167    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 59->55 VC 0)
1168    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1168    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1168    NoC.Hub_1::tileToAntennaProcess() --> got the route
1168    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1168    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1168    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1168    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1168    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1168    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B4, 22->26 VC 0)
1168    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1168    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1168    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1168    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1168    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1168    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1168    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1168    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[0][0]
1168    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1168    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (T7, 19->50 VC 0) collected from Input[0][0]
1168    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1168    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B5, 59->55 VC 0) collected from Input[2][0]
1168    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1168    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1168    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1168    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[3][0]
1169    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1169    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1169    NoC.Hub_1::tileToAntennaProcess() --> got the route
1169    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1169    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1169    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1169    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 22->26 VC 0)
1169    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1169    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1169    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1169    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1169    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1169    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1169    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1169    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 22->26 VC 0)
1169    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B2, 22->26 VC 0)
1169    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 4
1169    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 19->50 VC 0)
1169    NoC.Tile[02][06]_(#50).Router::txProcess() --> Consumed flit (T7, 19->50 VC 0)
1169    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1169    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 59->55 VC 0)
1169    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B5, 59->55 VC 0)
1169    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1169    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 59->55 VC 0)
1169    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1169    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 59->55 VC 0)
1170    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1170    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1170    NoC.Hub_1::tileToAntennaProcess() --> got the route
1170    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1170    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1170    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1170    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1170    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1170    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B5, 22->26 VC 0)
1170    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1170    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1170    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1170    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1170    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1170    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[0][0]
1170    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[4][0]
1170    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1170    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B6, 59->55 VC 0) collected from Input[2][0]
1170    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1170    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[3][0]
1171    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1171    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1171    NoC.Hub_1::tileToAntennaProcess() --> got the route
1171    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1171    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1171    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1171    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 22->26 VC 0)
1171    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1171    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1171    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1171    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1171    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1171    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1171    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 22->26 VC 0)
1171    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B3, 22->26 VC 0)
1171    NoC.Tile[01][05]_(#41).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 41->37 VC 0)
1171    NoC.Tile[01][05]_(#41).Router::txProcess() -->  reserving direction 1 for flit (H0, 41->37 VC 0)
1171    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1171    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 41->37 VC 0)
1171    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1171    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 59->55 VC 0)
1171    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (B6, 59->55 VC 0)
1171    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1171    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 59->55 VC 0)
1172    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1172    NoC.Hub_1::tileToAntennaProcess() --> got the route
1172    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1172    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1172    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1172    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1172    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1172    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1172    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (B6, 22->26 VC 0)
1172    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1172    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1172    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1172    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1172    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1172    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[0][0]
1172    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (H0, 32->1 VC 0) collected from Input[4][0]
1172    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1172    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[4][0]
1172    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[3][0]
1172    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1172    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (T7, 59->55 VC 0) collected from Input[2][0]
1173    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1173    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1173    NoC.Hub_1::tileToAntennaProcess() --> got the route
1173    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1173    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1173    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1173    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 22->26 VC 0)
1173    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1173    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1173    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1173    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1173    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1173    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1173    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 22->26 VC 0)
1173    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B4, 22->26 VC 0)
1173    NoC.Tile[00][04]_(#32).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 32->1 VC 0)
1173    NoC.Tile[00][04]_(#32).Router::txProcess() -->  reserving direction 1 for flit (H0, 32->1 VC 0)
1173    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1173    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 32->1 VC 0)
1173    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1173    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 41->37 VC 0)
1173    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 41->37 VC 0)
1173    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 1 for flit (H0, 41->37 VC 0)
1173    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1173    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 41->37 VC 0)
1173    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[4][0]
1173    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 4
1173    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 59->55 VC 0)
1173    NoC.Tile[07][06]_(#55).Router::txProcess() --> Consumed flit (T7, 59->55 VC 0)
1174    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1174    NoC.Hub_1::tileToAntennaProcess() --> got the route
1174    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1174    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1174    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1174    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1174    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1174    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1174    NoC.Tile[03][02]_(#19).Router::txProcess() -->  Cannot forward Input[1][0] to Output[3], flit: (T7, 22->26 VC 0)
1174    NoC.Tile[03][02]_(#19).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1174    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1174    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1174    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1174    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1174    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[0][0]
1174    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1174    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B1, 32->1 VC 0) collected from Input[4][0]
1174    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (H0, 32->1 VC 0) collected from Input[3][0]
1174    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1174    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[4][0]
1174    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1174    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1174    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1174    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[3][0]
1174    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[3][0]
1175    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1175    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1175    NoC.Hub_1::tileToAntennaProcess() --> got the route
1175    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1175    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1175    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1175    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 22->26 VC 0)
1175    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1175    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1175    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1175    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1175    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1175    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1175    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 22->26 VC 0)
1175    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B5, 22->26 VC 0)
1175    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1175    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 32->1 VC 0)
1175    NoC.Tile[01][04]_(#33).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1175    NoC.Tile[01][04]_(#33).Router::txProcess() -->  reserving direction 0 for flit (H0, 32->1 VC 0)
1175    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1175    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 32->1 VC 0)
1175    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1175    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 41->37 VC 0)
1175    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1175    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1175    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1175    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 41->37 VC 0)
1175    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[4][0]
1175    NoC.Tile[03][05]_(#43).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 41->37 VC 0)
1175    NoC.Tile[03][05]_(#43).Router::txProcess() -->  reserving direction 1 for flit (H0, 41->37 VC 0)
1175    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1175    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 41->37 VC 0)
1176    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1176    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1176    NoC.Hub_1::tileToAntennaProcess() --> got the route
1176    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1176    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1176    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1176    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1176    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1176    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1176    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1176    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (H0, 32->1 VC 0) collected from Input[2][0]
1176    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1176    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[0][0]
1176    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1176    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B2, 32->1 VC 0) collected from Input[4][0]
1176    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1176    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B1, 32->1 VC 0) collected from Input[3][0]
1176    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1176    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[4][0]
1176    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1176    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1176    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1176    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[3][0]
1176    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1176    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[3][0]
1176    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[3][0]
1177    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1177    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1177    NoC.Hub_1::tileToAntennaProcess() --> got the route
1177    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1177    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1177    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1177    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 22->26 VC 0)
1177    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1177    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1177    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1177    NoC.Tile[01][03]_(#25).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 32->1 VC 0)
1177    NoC.Tile[01][03]_(#25).Router::txProcess() -->  reserving direction 0 for flit (H0, 32->1 VC 0)
1177    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1177    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 32->1 VC 0)
1177    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1177    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 22->26 VC 0)
1177    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B6, 22->26 VC 0)
1177    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1177    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 32->1 VC 0)
1177    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1177    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 32->1 VC 0)
1177    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1177    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 41->37 VC 0)
1177    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1177    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1177    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1177    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 41->37 VC 0)
1177    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[4][0]
1177    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1177    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 41->37 VC 0)
1177    NoC.Tile[04][05]_(#44).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 41->37 VC 0)
1177    NoC.Tile[04][05]_(#44).Router::txProcess() -->  reserving direction 1 for flit (H0, 41->37 VC 0)
1177    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1177    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 41->37 VC 0)
1178    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1178    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1178    NoC.Hub_1::tileToAntennaProcess() --> got the route
1178    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1178    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1178    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (H0, 32->1 VC 0) collected from Input[2][0]
1178    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1178    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1178    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1178    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1178    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B1, 32->1 VC 0) collected from Input[2][0]
1178    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1178    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[0][0]
1178    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1178    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B3, 32->1 VC 0) collected from Input[4][0]
1178    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1178    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B2, 32->1 VC 0) collected from Input[3][0]
1178    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1178    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[4][0]
1178    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1178    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1178    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1178    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[3][0]
1178    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1178    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[3][0]
1178    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1178    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[3][0]
1178    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[3][0]
1179    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1179    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1179    NoC.Hub_1::tileToAntennaProcess() --> got the route
1179    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1179    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1179    NoC.Tile[01][02]_(#17).Router::txProcess() -->  checking availability of Output[5] for Input[2][0] flit (H0, 32->1 VC 0)
1179    NoC.Tile[01][02]_(#17).Router::txProcess() -->  reserving direction 5 for flit (H0, 32->1 VC 0)
1179    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1179    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (H0, 32->1 VC 0)
1179    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1179    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1179    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1179    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1179    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 32->1 VC 0)
1179    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1179    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 22->26 VC 0)
1179    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (T7, 22->26 VC 0)
1179    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1179    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 32->1 VC 0)
1179    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1179    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 32->1 VC 0)
1179    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1179    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 41->37 VC 0)
1179    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1179    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1179    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1179    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 41->37 VC 0)
1179    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[4][0]
1179    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1179    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 41->37 VC 0)
1179    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1179    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 41->37 VC 0)
1179    NoC.Tile[05][05]_(#45).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 41->37 VC 0)
1179    NoC.Tile[05][05]_(#45).Router::txProcess() -->  reserving direction 0 for flit (H0, 41->37 VC 0)
1179    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1179    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 41->37 VC 0)
1180    NoC.Hub_0::tileToAntennaProcess() --> Reading (H0, 32->1 VC 0) from signal flit_rx[3]
1180    NoC.Hub_0::tileToAntennaProcess() --> Storing (H0, 32->1 VC 0) on buffer_from_tile[3][0]
1180    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1180    NoC.Hub_1::tileToAntennaProcess() --> got the route
1180    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1180    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1180    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1180    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1180    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B1, 32->1 VC 0) collected from Input[2][0]
1180    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1180    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1180    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1180    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1180    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B2, 32->1 VC 0) collected from Input[2][0]
1180    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1180    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B4, 32->1 VC 0) collected from Input[4][0]
1180    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1180    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B3, 32->1 VC 0) collected from Input[3][0]
1180    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (H0, 41->37 VC 0) collected from Input[2][0]
1180    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1180    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[4][0]
1180    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1180    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1180    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1180    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[3][0]
1180    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1180    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[3][0]
1180    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1180    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[3][0]
1180    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1180    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[3][0]
1181    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1181    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1181    NoC.Hub_0::tileToAntennaProcess() --> got the route
1181    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1181    NoC.Hub_0::tileToAntennaProcess() -->  reserving direction 0 for flit (H0, 32->1 VC 0)
1181    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1181    NoC.Hub_1::tileToAntennaProcess() --> got the route
1181    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1181    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1181    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1181    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B1, 32->1 VC 0)
1181    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1181    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1181    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1181    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1181    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 32->1 VC 0)
1181    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[4][0]
1181    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1181    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 32->1 VC 0)
1181    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1181    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 32->1 VC 0)
1181    NoC.Tile[05][04]_(#37).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 41->37 VC 0)
1181    NoC.Tile[05][04]_(#37).Router::txProcess() -->  reserving direction 4 for flit (H0, 41->37 VC 0)
1181    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1181    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 41->37 VC 0)
1181    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (H0, 41->37 VC 0)
1181    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1181    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 41->37 VC 0)
1181    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1181    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1181    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1181    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 41->37 VC 0)
1181    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1181    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1181    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 41->37 VC 0)
1181    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1181    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 41->37 VC 0)
1181    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1181    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 41->37 VC 0)
1182    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1182    NoC.Hub_0::tileToAntennaProcess() --> got the route
1182    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1182    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1182    NoC.Hub_0::tileToAntennaProcess() --> Reading (B1, 32->1 VC 0) from signal flit_rx[3]
1182    NoC.Hub_0::tileToAntennaProcess() --> Storing (B1, 32->1 VC 0) on buffer_from_tile[3][0]
1182    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1182    NoC.Hub_1::tileToAntennaProcess() --> got the route
1182    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1182    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1182    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1182    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1182    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B2, 32->1 VC 0) collected from Input[2][0]
1182    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1182    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1182    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1182    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1182    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B3, 32->1 VC 0) collected from Input[2][0]
1182    NoC.Tile[04][03]_(#28).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 28->14 VC 0)
1182    NoC.Tile[04][03]_(#28).Router::txProcess() -->  reserving direction 1 for flit (H0, 28->14 VC 0)
1182    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1182    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 28->14 VC 0)
1182    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1182    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B5, 32->1 VC 0) collected from Input[4][0]
1182    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1182    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B4, 32->1 VC 0) collected from Input[3][0]
1182    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1182    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B1, 41->37 VC 0) collected from Input[2][0]
1182    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1182    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[4][0]
1182    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1182    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1182    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1182    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[3][0]
1182    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1182    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1182    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[3][0]
1182    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1182    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[3][0]
1182    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1182    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[3][0]
1183    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1183    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1183    NoC.Hub_0::tileToAntennaProcess() --> got the route
1183    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1183    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1183    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1183    NoC.Hub_1::tileToAntennaProcess() --> got the route
1183    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1183    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1183    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1183    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B2, 32->1 VC 0)
1183    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1183    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1183    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1183    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1183    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 32->1 VC 0)
1183    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1183    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[4][0]
1183    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[3][0]
1183    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1183    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 32->1 VC 0)
1183    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1183    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 32->1 VC 0)
1183    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1183    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 41->37 VC 0)
1183    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B1, 41->37 VC 0)
1183    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1183    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 41->37 VC 0)
1183    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1183    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1183    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1183    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 41->37 VC 0)
1183    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1183    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1183    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 41->37 VC 0)
1183    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1183    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 41->37 VC 0)
1183    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1183    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 41->37 VC 0)
1184    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1184    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1184    NoC.Hub_0::tileToAntennaProcess() --> got the route
1184    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1184    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1184    NoC.Hub_0::tileToAntennaProcess() --> Reading (B2, 32->1 VC 0) from signal flit_rx[3]
1184    NoC.Hub_0::tileToAntennaProcess() --> Storing (B2, 32->1 VC 0) on buffer_from_tile[3][0]
1184    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1184    NoC.Hub_1::tileToAntennaProcess() --> got the route
1184    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1184    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1184    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1184    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B3, 32->1 VC 0) collected from Input[2][0]
1184    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1184    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1184    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1184    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1184    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B4, 32->1 VC 0) collected from Input[2][0]
1184    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1184    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 28->14 VC 0)
1184    NoC.Tile[05][03]_(#29).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 28->14 VC 0)
1184    NoC.Tile[05][03]_(#29).Router::txProcess() -->  reserving direction 1 for flit (H0, 28->14 VC 0)
1184    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1184    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 28->14 VC 0)
1184    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1184    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (B6, 32->1 VC 0) collected from Input[4][0]
1184    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1184    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B5, 32->1 VC 0) collected from Input[3][0]
1184    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1184    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B2, 41->37 VC 0) collected from Input[2][0]
1184    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1184    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[4][0]
1184    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1184    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1184    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1184    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[3][0]
1184    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1184    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1184    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[3][0]
1184    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1184    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[3][0]
1184    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1184    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[3][0]
1185    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1185    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1185    NoC.Hub_0::tileToAntennaProcess() --> got the route
1185    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1185    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1185    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1185    NoC.Hub_1::tileToAntennaProcess() --> got the route
1185    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1185    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1185    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1185    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[2][0] forwarded to Output[5], flit: (B3, 32->1 VC 0)
1185    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1185    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1185    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1185    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1185    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 32->1 VC 0)
1185    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1185    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[4][0]
1185    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1185    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[3][0]
1185    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (H0, 28->14 VC 0) collected from Input[3][0]
1185    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1185    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 32->1 VC 0)
1185    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1185    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 32->1 VC 0)
1185    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1185    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 41->37 VC 0)
1185    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B2, 41->37 VC 0)
1185    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 1
1185    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 41->37 VC 0)
1185    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1185    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1185    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1185    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 41->37 VC 0)
1185    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1185    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1185    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 41->37 VC 0)
1185    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1185    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 41->37 VC 0)
1185    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1185    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 41->37 VC 0)
1186    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1186    NoC.Hub_0::tileToAntennaProcess() --> got the route
1186    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1186    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1186    NoC.Hub_0::tileToAntennaProcess() --> Reading (B3, 32->1 VC 0) from signal flit_rx[3]
1186    NoC.Hub_0::tileToAntennaProcess() --> Storing (B3, 32->1 VC 0) on buffer_from_tile[3][0]
1186    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1186    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1186    NoC.Hub_1::tileToAntennaProcess() --> got the route
1186    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1186    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1186    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1186    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B4, 32->1 VC 0) collected from Input[2][0]
1186    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1186    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1186    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1186    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1186    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B5, 32->1 VC 0) collected from Input[2][0]
1186    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1186    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 28->14 VC 0)
1186    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1186    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 28->14 VC 0)
1186    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1186    NoC.Tile[06][03]_(#30).Router::txProcess() -->  reserving direction 0 for flit (H0, 28->14 VC 0)
1186    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1186    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1186    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1186    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1186    NoC.Tile[00][04]_(#32).Router::rxProcess() -->  Flit (T7, 32->1 VC 0) collected from Input[4][0]
1186    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1186    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B6, 32->1 VC 0) collected from Input[3][0]
1186    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1186    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B3, 41->37 VC 0) collected from Input[2][0]
1186    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1186    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1186    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1186    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[3][0]
1186    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1186    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1186    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[3][0]
1186    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1186    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[3][0]
1186    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1186    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[3][0]
1187    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1187    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1187    NoC.Hub_0::tileToAntennaProcess() --> got the route
1187    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1187    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1187    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1187    NoC.Hub_1::tileToAntennaProcess() --> got the route
1187    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1187    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1187    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1187    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1187    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1187    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1187    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1187    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1187    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1187    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 32->1 VC 0)
1187    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1187    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[4][0]
1187    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1187    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[3][0]
1187    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1187    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1187    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1187    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1187    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1187    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B1, 28->14 VC 0) collected from Input[3][0]
1187    NoC.Tile[00][04]_(#32).Router::txProcess() --> o = 1
1187    NoC.Tile[00][04]_(#32).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 32->1 VC 0)
1187    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1187    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 32->1 VC 0)
1187    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1187    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 41->37 VC 0)
1187    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B3, 41->37 VC 0)
1187    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1187    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 1 for flit (H0, 42->21 VC 0)
1187    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1187    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 41->37 VC 0)
1187    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1187    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1187    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 41->37 VC 0)
1187    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1187    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 41->37 VC 0)
1187    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1187    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 41->37 VC 0)
1188    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1188    NoC.Hub_0::tileToAntennaProcess() --> got the route
1188    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1188    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1188    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1188    NoC.Hub_1::tileToAntennaProcess() --> got the route
1188    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1188    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1188    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1188    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1188    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1188    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1188    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B5, 32->1 VC 0) collected from Input[2][0]
1188    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1188    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1188    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1188    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1188    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (B6, 32->1 VC 0) collected from Input[2][0]
1188    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1188    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 28->14 VC 0)
1188    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1188    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 28->14 VC 0)
1188    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1188    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1188    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1188    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1188    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1188    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1188    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (T7, 32->1 VC 0) collected from Input[3][0]
1188    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1188    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B4, 41->37 VC 0) collected from Input[2][0]
1188    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1188    NoC.Tile[02][05]_(#42).Router::txProcess() -->  reserving direction 1 for flit (H0, 42->21 VC 0)
1188    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1188    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (H0, 42->21 VC 0)
1188    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1188    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) buffer full Input[4][0]
1188    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1188    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[3][0]
1188    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1188    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[3][0]
1188    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1188    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[3][0]
1189    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1189    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1189    NoC.Hub_0::tileToAntennaProcess() --> got the route
1189    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1189    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1189    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1189    NoC.Hub_1::tileToAntennaProcess() --> got the route
1189    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1189    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1189    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1189    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1189    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1189    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1189    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1189    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1189    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1189    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 32->1 VC 0)
1189    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1189    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[4][0]
1189    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1189    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[3][0]
1189    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1189    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1189    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1189    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1189    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1189    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B2, 28->14 VC 0) collected from Input[3][0]
1189    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 0
1189    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 32->1 VC 0)
1189    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1189    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 41->37 VC 0)
1189    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B4, 41->37 VC 0)
1189    NoC.Tile[02][05]_(#42).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 42->21 VC 0)
1189    NoC.Tile[02][05]_(#42).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 1 for flit (H0, 42->21 VC 0)
1189    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1189    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 42->21 VC 0)
1189    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[4][0]
1189    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1189    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 41->37 VC 0)
1189    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1189    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 41->37 VC 0)
1189    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1189    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 41->37 VC 0)
1190    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1190    NoC.Hub_0::tileToAntennaProcess() --> got the route
1190    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1190    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1190    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1190    NoC.Hub_1::tileToAntennaProcess() --> got the route
1190    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1190    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1190    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1190    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1190    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1190    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1190    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B6, 32->1 VC 0) collected from Input[2][0]
1190    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1190    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1190    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1190    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1190    NoC.Tile[01][03]_(#25).Router::rxProcess() -->  Flit (T7, 32->1 VC 0) collected from Input[2][0]
1190    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1190    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 28->14 VC 0)
1190    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1190    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 28->14 VC 0)
1190    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1190    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1190    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1190    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1190    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1190    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1190    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B5, 41->37 VC 0) collected from Input[2][0]
1190    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1190    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B1, 42->21 VC 0)
1190    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1190    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[3][0]
1190    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1190    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[3][0]
1190    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1190    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[3][0]
1191    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1191    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1191    NoC.Hub_0::tileToAntennaProcess() --> got the route
1191    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1191    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1191    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1191    NoC.Hub_1::tileToAntennaProcess() --> got the route
1191    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1191    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1191    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (H0, 10->20 VC 0) collected from Input[4][0]
1191    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1191    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1191    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1191    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1191    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1191    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1191    NoC.Tile[01][03]_(#25).Router::txProcess() --> o = 0
1191    NoC.Tile[01][03]_(#25).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 32->1 VC 0)
1191    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1191    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[4][0]
1191    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1191    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B4, 28->14 VC 0) collected from Input[3][0]
1191    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1191    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1191    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1191    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1191    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1191    NoC.Tile[06][03]_(#30).Router::rxProcess() -->  Flit (B3, 28->14 VC 0) collected from Input[3][0]
1191    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1191    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 41->37 VC 0)
1191    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B5, 41->37 VC 0)
1191    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1191    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 42->21 VC 0)
1191    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[4][0]
1191    NoC.Tile[03][05]_(#43).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 42->21 VC 0)
1191    NoC.Tile[03][05]_(#43).Router::txProcess() -->  reserving direction 1 for flit (H0, 42->21 VC 0)
1191    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1191    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 42->21 VC 0)
1191    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1191    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 41->37 VC 0)
1191    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1191    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 41->37 VC 0)
1192    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1192    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1192    NoC.Hub_0::tileToAntennaProcess() --> got the route
1192    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1192    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1192    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1192    NoC.Hub_1::tileToAntennaProcess() --> got the route
1192    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1192    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1192    NoC.Tile[02][01]_(#10).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 10->20 VC 0)
1192    NoC.Tile[02][01]_(#10).Router::txProcess() -->  reserving direction 1 for flit (H0, 10->20 VC 0)
1192    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1192    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 10->20 VC 0)
1192    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1192    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1192    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1192    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (T7, 32->1 VC 0) collected from Input[2][0]
1192    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1192    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1192    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1192    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1192    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 28->14 VC 0)
1192    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1192    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1192    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1192    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1192    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1192    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1192    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1192    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1192    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1192    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B6, 41->37 VC 0) collected from Input[2][0]
1192    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1192    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B2, 42->21 VC 0)
1192    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1192    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1192    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[3][0]
1192    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[3][0]
1192    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1192    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[3][0]
1193    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1193    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1193    NoC.Hub_0::tileToAntennaProcess() --> got the route
1193    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1193    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1193    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1193    NoC.Hub_1::tileToAntennaProcess() --> got the route
1193    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1193    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1193    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1193    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B1, 10->20 VC 0) collected from Input[4][0]
1193    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (H0, 10->20 VC 0) collected from Input[3][0]
1193    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1193    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1193    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1193    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1193    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1193    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1193    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1193    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[4][0]
1193    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1193    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1193    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1193    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B5, 28->14 VC 0) collected from Input[3][0]
1193    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1193    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1193    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1193    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1193    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1193    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1193    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 41->37 VC 0)
1193    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (B6, 41->37 VC 0)
1193    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1193    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 42->21 VC 0)
1193    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[4][0]
1193    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1193    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 42->21 VC 0)
1193    NoC.Tile[04][05]_(#44).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 42->21 VC 0)
1193    NoC.Tile[04][05]_(#44).Router::txProcess() -->  reserving direction 1 for flit (H0, 42->21 VC 0)
1193    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1193    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 42->21 VC 0)
1193    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1193    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 41->37 VC 0)
1194    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1194    NoC.Hub_0::tileToAntennaProcess() --> got the route
1194    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1194    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1194    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1194    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1194    NoC.Hub_1::tileToAntennaProcess() --> got the route
1194    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1194    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1194    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1194    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 10->20 VC 0)
1194    NoC.Tile[03][01]_(#11).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 10->20 VC 0)
1194    NoC.Tile[03][01]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 10->20 VC 0)
1194    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1194    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 10->20 VC 0)
1194    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1194    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1194    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1194    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1194    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1194    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1194    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1194    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 28->14 VC 0)
1194    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1194    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1194    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1194    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1194    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1194    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1194    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1194    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1194    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1194    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (T7, 41->37 VC 0) collected from Input[2][0]
1194    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1194    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B3, 42->21 VC 0)
1194    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1194    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1194    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[3][0]
1194    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1194    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[3][0]
1194    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[3][0]
1195    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1195    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1195    NoC.Hub_0::tileToAntennaProcess() --> got the route
1195    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1195    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1195    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1195    NoC.Hub_1::tileToAntennaProcess() --> got the route
1195    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1195    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1195    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1195    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B2, 10->20 VC 0) collected from Input[4][0]
1195    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1195    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B1, 10->20 VC 0) collected from Input[3][0]
1195    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (H0, 10->20 VC 0) collected from Input[3][0]
1195    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1195    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1195    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1195    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1195    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1195    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1195    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1195    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[4][0]
1195    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1195    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1195    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1195    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B6, 28->14 VC 0) collected from Input[3][0]
1195    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1195    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1195    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1195    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1195    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1195    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 4
1195    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 41->37 VC 0)
1195    NoC.Tile[05][04]_(#37).Router::txProcess() --> Consumed flit (T7, 41->37 VC 0)
1195    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1195    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 42->21 VC 0)
1195    NoC.Tile[02][05]_(#42).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[4][0]
1195    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1195    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 42->21 VC 0)
1195    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1195    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 42->21 VC 0)
1195    NoC.Tile[05][05]_(#45).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 42->21 VC 0)
1195    NoC.Tile[05][05]_(#45).Router::txProcess() -->  reserving direction 0 for flit (H0, 42->21 VC 0)
1195    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1195    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 42->21 VC 0)
1196    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1196    NoC.Hub_0::tileToAntennaProcess() --> got the route
1196    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1196    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1196    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1196    NoC.Hub_1::tileToAntennaProcess() --> got the route
1196    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1196    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1196    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1196    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1196    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 10->20 VC 0)
1196    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1196    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 10->20 VC 0)
1196    NoC.Tile[04][01]_(#12).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 10->20 VC 0)
1196    NoC.Tile[04][01]_(#12).Router::txProcess() -->  reserving direction 2 for flit (H0, 10->20 VC 0)
1196    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1196    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H0, 10->20 VC 0)
1196    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1196    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1196    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1196    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1196    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1196    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1196    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 1
1196    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 28->14 VC 0)
1196    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1196    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1196    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1196    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1196    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1196    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1196    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1196    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1196    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[2][0]
1196    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1196    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 42->21 VC 0)
1196    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1196    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1196    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[3][0]
1196    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1196    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[3][0]
1196    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1196    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[3][0]
1197    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1197    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1197    NoC.Hub_0::tileToAntennaProcess() --> got the route
1197    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1197    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1197    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1197    NoC.Hub_1::tileToAntennaProcess() --> got the route
1197    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1197    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1197    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1197    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B3, 10->20 VC 0) collected from Input[4][0]
1197    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1197    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B2, 10->20 VC 0) collected from Input[3][0]
1197    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1197    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B1, 10->20 VC 0) collected from Input[3][0]
1197    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1197    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1197    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1197    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 10->20 VC 0) collected from Input[0][0]
1197    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1197    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1197    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1197    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1197    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1197    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1197    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (T7, 28->14 VC 0) collected from Input[3][0]
1197    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1197    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1197    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1197    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1197    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1197    NoC.Tile[05][04]_(#37).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 42->21 VC 0)
1197    NoC.Tile[05][04]_(#37).Router::txProcess() -->  reserving direction 0 for flit (H0, 42->21 VC 0)
1197    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1197    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 42->21 VC 0)
1197    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1197    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 42->21 VC 0)
1197    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1197    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 42->21 VC 0)
1197    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1197    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 42->21 VC 0)
1197    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1197    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 42->21 VC 0)
1198    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1198    NoC.Hub_0::tileToAntennaProcess() --> got the route
1198    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1198    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1198    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1198    NoC.Hub_1::tileToAntennaProcess() --> got the route
1198    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1198    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1198    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1198    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1198    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 10->20 VC 0)
1198    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1198    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 10->20 VC 0)
1198    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1198    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B1, 10->20 VC 0)
1198    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1198    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1198    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1198    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 10->20 VC 0)
1198    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 4 for flit (H0, 10->20 VC 0)
1198    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1198    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 10->20 VC 0)
1198    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (H0, 10->20 VC 0)
1198    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1198    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1198    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1198    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1198    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1198    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1198    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[2][0]
1198    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1198    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1198    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1198    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1198    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1198    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1198    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[2][0]
1198    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1198    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B5, 42->21 VC 0)
1198    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1198    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1198    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[3][0]
1198    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1198    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[3][0]
1198    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1198    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[3][0]
1199    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1199    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1199    NoC.Hub_0::tileToAntennaProcess() --> got the route
1199    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1199    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1199    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1199    NoC.Hub_1::tileToAntennaProcess() --> got the route
1199    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1199    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1199    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1199    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B4, 10->20 VC 0) collected from Input[4][0]
1199    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1199    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B3, 10->20 VC 0) collected from Input[3][0]
1199    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1199    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B2, 10->20 VC 0) collected from Input[3][0]
1199    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1199    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1199    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1199    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1199    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 10->20 VC 0) collected from Input[0][0]
1199    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1199    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1199    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1199    NoC.Tile[05][03]_(#29).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 42->21 VC 0)
1199    NoC.Tile[05][03]_(#29).Router::txProcess() -->  reserving direction 0 for flit (H0, 42->21 VC 0)
1199    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1199    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 42->21 VC 0)
1199    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1199    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1199    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1199    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1199    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1199    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1199    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1199    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1199    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1199    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 42->21 VC 0)
1199    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1199    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 42->21 VC 0)
1199    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1199    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 42->21 VC 0)
1199    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1199    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 42->21 VC 0)
1199    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1199    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 42->21 VC 0)
1200    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1200    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1200    NoC.Hub_0::tileToAntennaProcess() --> got the route
1200    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1200    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1200    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1200    NoC.Hub_1::tileToAntennaProcess() --> got the route
1200    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1200    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1200    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1200    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 10->20 VC 0)
1200    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1200    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 10->20 VC 0)
1200    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1200    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B2, 10->20 VC 0)
1200    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1200    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1200    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1200    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1200    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 10->20 VC 0)
1200    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B1, 10->20 VC 0)
1200    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 42->21 VC 0) collected from Input[2][0]
1200    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1200    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1200    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1200    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1200    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1200    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1200    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1200    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[2][0]
1200    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1200    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1200    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1200    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1200    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1200    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1200    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[2][0]
1200    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1200    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B6, 42->21 VC 0)
1200    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1200    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1200    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[3][0]
1200    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1200    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[3][0]
1200    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1200    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[3][0]
1201    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1201    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1201    NoC.Hub_0::tileToAntennaProcess() --> got the route
1201    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1201    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1201    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1201    NoC.Hub_1::tileToAntennaProcess() --> got the route
1201    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1201    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1201    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1201    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B5, 10->20 VC 0) collected from Input[4][0]
1201    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1201    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B4, 10->20 VC 0) collected from Input[3][0]
1201    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1201    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B3, 10->20 VC 0) collected from Input[3][0]
1201    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1201    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1201    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1201    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1201    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 10->20 VC 0) collected from Input[0][0]
1201    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 42->21 VC 0)
1201    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 4 for flit (H0, 42->21 VC 0)
1201    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1201    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 42->21 VC 0)
1201    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (H0, 42->21 VC 0)
1201    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1201    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1201    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1201    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1201    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 42->21 VC 0)
1201    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1201    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1201    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1201    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1201    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1201    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1201    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1201    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1201    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1201    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 42->21 VC 0)
1201    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1201    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 42->21 VC 0)
1201    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1201    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 42->21 VC 0)
1201    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1201    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 42->21 VC 0)
1201    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1201    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 42->21 VC 0)
1202    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1202    NoC.Hub_0::tileToAntennaProcess() --> got the route
1202    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1202    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1202    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1202    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1202    NoC.Hub_1::tileToAntennaProcess() --> got the route
1202    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1202    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1202    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1202    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 10->20 VC 0)
1202    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1202    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 10->20 VC 0)
1202    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1202    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B3, 10->20 VC 0)
1202    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1202    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1202    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1202    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1202    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 10->20 VC 0)
1202    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B2, 10->20 VC 0)
1202    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1202    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 42->21 VC 0) collected from Input[2][0]
1202    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1202    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1202    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1202    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[4][0]
1202    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1202    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1202    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1202    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1202    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[2][0]
1202    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1202    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1202    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1202    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1202    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1202    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1202    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[2][0]
1202    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1202    NoC.Tile[02][05]_(#42).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (T7, 42->21 VC 0)
1202    NoC.Tile[02][05]_(#42).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1202    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1202    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[3][0]
1202    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1202    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[3][0]
1202    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1202    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[3][0]
1203    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1203    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1203    NoC.Hub_0::tileToAntennaProcess() --> got the route
1203    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1203    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1203    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1203    NoC.Hub_1::tileToAntennaProcess() --> got the route
1203    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1203    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1203    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1203    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (B6, 10->20 VC 0) collected from Input[4][0]
1203    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1203    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B5, 10->20 VC 0) collected from Input[3][0]
1203    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1203    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B4, 10->20 VC 0) collected from Input[3][0]
1203    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1203    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1203    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1203    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1203    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 10->20 VC 0) collected from Input[0][0]
1203    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1203    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 42->21 VC 0)
1203    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B1, 42->21 VC 0)
1203    NoC.Tile[06][02]_(#22).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 22->26 VC 0)
1203    NoC.Tile[06][02]_(#22).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1203    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1203    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1203    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1203    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1203    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1203    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1203    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 42->21 VC 0)
1203    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1203    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1203    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1203    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1203    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1203    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1203    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1203    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1203    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1203    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 42->21 VC 0)
1203    NoC.Tile[02][05]_(#42).Router::txProcess() --> o = 1
1203    NoC.Tile[02][05]_(#42).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 42->21 VC 0)
1203    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1203    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 42->21 VC 0)
1203    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1203    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 42->21 VC 0)
1203    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1203    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 42->21 VC 0)
1204    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1204    NoC.Hub_0::tileToAntennaProcess() --> got the route
1204    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1204    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1204    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1204    NoC.Hub_1::tileToAntennaProcess() --> got the route
1204    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1204    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1204    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1204    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1204    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 10->20 VC 0)
1204    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1204    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 10->20 VC 0)
1204    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1204    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B4, 10->20 VC 0)
1204    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1204    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1204    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1204    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1204    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 10->20 VC 0)
1204    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B3, 10->20 VC 0)
1204    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1204    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1204    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 42->21 VC 0) collected from Input[2][0]
1204    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1204    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1204    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1204    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1204    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[4][0]
1204    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1204    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1204    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1204    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1204    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[2][0]
1204    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1204    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1204    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1204    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1204    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1204    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1204    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[2][0]
1204    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1204    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[3][0]
1204    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1204    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[3][0]
1204    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1204    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[3][0]
1205    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1205    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1205    NoC.Hub_0::tileToAntennaProcess() --> got the route
1205    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1205    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1205    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1205    NoC.Hub_1::tileToAntennaProcess() --> got the route
1205    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1205    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1205    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1205    NoC.Tile[02][01]_(#10).Router::rxProcess() -->  Flit (T7, 10->20 VC 0) collected from Input[4][0]
1205    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1205    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B6, 10->20 VC 0) collected from Input[3][0]
1205    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1205    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B5, 10->20 VC 0) collected from Input[3][0]
1205    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1205    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1205    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1205    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1205    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 10->20 VC 0) collected from Input[0][0]
1205    NoC.Tile[05][02]_(#21).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1205    NoC.Tile[05][02]_(#21).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1205    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1205    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1205    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1205    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 42->21 VC 0)
1205    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B2, 42->21 VC 0)
1205    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1205    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1205    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1205    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1205    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1205    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1205    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 42->21 VC 0)
1205    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1205    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1205    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1205    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1205    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1205    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1205    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1205    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1205    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1205    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 42->21 VC 0)
1205    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 1
1205    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 42->21 VC 0)
1205    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1205    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 42->21 VC 0)
1205    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1205    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 42->21 VC 0)
1206    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1206    NoC.Hub_0::tileToAntennaProcess() --> got the route
1206    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1206    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1206    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1206    NoC.Hub_1::tileToAntennaProcess() --> got the route
1206    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1206    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1206    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1206    NoC.Tile[02][01]_(#10).Router::txProcess() --> o = 1
1206    NoC.Tile[02][01]_(#10).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 10->20 VC 0)
1206    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1206    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 10->20 VC 0)
1206    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1206    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B5, 10->20 VC 0)
1206    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1206    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1206    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1206    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1206    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 10->20 VC 0)
1206    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B4, 10->20 VC 0)
1206    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1206    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1206    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1206    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1206    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 42->21 VC 0) collected from Input[2][0]
1206    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1206    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1206    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1206    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1206    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[4][0]
1206    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1206    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1206    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1206    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1206    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[2][0]
1206    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1206    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1206    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1206    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1206    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1206    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1206    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[2][0]
1206    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1206    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[3][0]
1206    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1206    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[3][0]
1207    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1207    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1207    NoC.Hub_0::tileToAntennaProcess() --> got the route
1207    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1207    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1207    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1207    NoC.Hub_1::tileToAntennaProcess() --> got the route
1207    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1207    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1207    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1207    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (T7, 10->20 VC 0) collected from Input[3][0]
1207    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1207    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B6, 10->20 VC 0) collected from Input[3][0]
1207    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1207    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1207    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1207    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1207    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1207    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1207    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1207    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1207    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 10->20 VC 0) collected from Input[0][0]
1207    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1207    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1207    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1207    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 42->21 VC 0)
1207    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B3, 42->21 VC 0)
1207    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1207    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1207    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1207    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1207    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1207    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1207    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 42->21 VC 0)
1207    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1207    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1207    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1207    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1207    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1207    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1207    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1207    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1207    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1207    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 42->21 VC 0)
1207    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 1
1207    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 42->21 VC 0)
1207    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1207    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 42->21 VC 0)
1208    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1208    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1208    NoC.Hub_0::tileToAntennaProcess() --> got the route
1208    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1208    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1208    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1208    NoC.Hub_1::tileToAntennaProcess() --> got the route
1208    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1208    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1208    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1208    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 10->20 VC 0)
1208    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1208    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B6, 10->20 VC 0)
1208    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1208    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1208    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1208    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1208    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1208    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 10->20 VC 0)
1208    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B5, 10->20 VC 0)
1208    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1208    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1208    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1208    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1208    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1208    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 42->21 VC 0) collected from Input[2][0]
1208    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1208    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1208    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1208    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1208    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[4][0]
1208    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1208    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1208    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1208    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1208    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[2][0]
1208    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1208    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1208    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1208    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1208    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1208    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1208    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[2][0]
1208    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1208    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[3][0]
1209    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1209    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1209    NoC.Hub_0::tileToAntennaProcess() --> got the route
1209    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1209    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1209    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1209    NoC.Hub_1::tileToAntennaProcess() --> got the route
1209    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1209    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1209    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1209    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (T7, 10->20 VC 0) collected from Input[3][0]
1209    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1209    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1209    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1209    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 22->26 VC 0)
1209    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 3 for flit (H0, 22->26 VC 0)
1209    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1209    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 22->26 VC 0)
1209    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1209    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1209    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1209    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 10->20 VC 0) collected from Input[0][0]
1209    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1209    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1209    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1209    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 42->21 VC 0)
1209    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B4, 42->21 VC 0)
1209    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1209    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1209    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1209    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1209    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1209    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1209    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 42->21 VC 0)
1209    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1209    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1209    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1209    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1209    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1209    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1209    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1209    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1209    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1209    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 42->21 VC 0)
1209    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 0
1209    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 42->21 VC 0)
1210    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1210    NoC.Hub_0::tileToAntennaProcess() --> got the route
1210    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1210    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1210    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1210    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1210    NoC.Hub_1::tileToAntennaProcess() --> got the route
1210    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1210    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1210    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1210    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T7, 10->20 VC 0)
1210    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1210    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1210    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1210    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[1][0]
1210    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1210    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1210    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1210    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 10->20 VC 0)
1210    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (B6, 10->20 VC 0)
1210    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1210    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1210    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1210    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1210    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1210    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 42->21 VC 0) collected from Input[2][0]
1210    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1210    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1210    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1210    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1210    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[4][0]
1210    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1210    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1210    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1210    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1210    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[2][0]
1210    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1210    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1210    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1210    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1210    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1210    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1210    NoC.Tile[05][04]_(#37).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[2][0]
1211    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1211    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1211    NoC.Hub_0::tileToAntennaProcess() --> got the route
1211    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1211    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1211    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1211    NoC.Hub_1::tileToAntennaProcess() --> got the route
1211    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1211    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1211    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1211    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1211    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1211    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[4][0]
1211    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 22->26 VC 0)
1211    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 22->26 VC 0)
1211    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1211    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 22->26 VC 0)
1211    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1211    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 22->26 VC 0)
1211    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1211    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1211    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1211    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 10->20 VC 0) collected from Input[0][0]
1211    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1211    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1211    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1211    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 42->21 VC 0)
1211    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B5, 42->21 VC 0)
1211    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1211    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1211    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1211    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1211    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1211    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1211    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 42->21 VC 0)
1211    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1211    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1211    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1211    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1211    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1211    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1211    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1211    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1211    NoC.Tile[05][04]_(#37).Router::txProcess() --> o = 0
1211    NoC.Tile[05][04]_(#37).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 42->21 VC 0)
1212    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1212    NoC.Hub_0::tileToAntennaProcess() --> got the route
1212    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1212    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1212    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1212    NoC.Hub_1::tileToAntennaProcess() --> got the route
1212    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1212    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1212    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1212    NoC.Tile[01][02]_(#17).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 17->34 VC 0)
1212    NoC.Tile[01][02]_(#17).Router::txProcess() -->  reserving direction 1 for flit (H0, 17->34 VC 0)
1212    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1212    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1212    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1212    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1212    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 17->34 VC 0)
1212    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1212    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[1][0]
1212    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1212    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1212    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 4
1212    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 10->20 VC 0)
1212    NoC.Tile[04][02]_(#20).Router::txProcess() --> Consumed flit (T7, 10->20 VC 0)
1212    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1212    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1212    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1212    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1212    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1212    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 42->21 VC 0) collected from Input[2][0]
1212    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1212    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1212    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1212    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1212    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[4][0]
1212    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 22->26 VC 0) collected from Input[0][0]
1212    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1212    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1212    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1212    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1212    NoC.Tile[05][03]_(#29).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[2][0]
1212    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1212    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1212    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1212    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1212    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1213    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1213    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1213    NoC.Hub_0::tileToAntennaProcess() --> got the route
1213    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1213    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1213    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1213    NoC.Hub_1::tileToAntennaProcess() --> got the route
1213    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1213    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1213    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1213    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1213    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1213    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1213    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[4][0]
1213    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1213    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 22->26 VC 0)
1213    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[3][0]
1213    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1213    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 22->26 VC 0)
1213    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1213    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1213    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1213    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1213    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1213    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 42->21 VC 0)
1213    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (B6, 42->21 VC 0)
1213    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1213    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1213    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1213    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1213    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1213    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 22->26 VC 0)
1213    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 4 for flit (H0, 22->26 VC 0)
1213    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1213    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 22->26 VC 0)
1213    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (H0, 22->26 VC 0)
1213    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 0
1213    NoC.Tile[05][03]_(#29).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 42->21 VC 0)
1213    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1213    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1213    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1213    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1213    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1213    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1213    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1213    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1214    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1214    NoC.Hub_0::tileToAntennaProcess() --> got the route
1214    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1214    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1214    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1214    NoC.Hub_1::tileToAntennaProcess() --> got the route
1214    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1214    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1214    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1214    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[4][0]
1214    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1214    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1214    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1214    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1214    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 17->34 VC 0)
1214    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1214    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1214    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1214    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[1][0]
1214    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1214    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1214    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1214    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1214    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1214    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1214    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1214    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 42->21 VC 0) collected from Input[2][0]
1214    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1214    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1214    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1214    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1214    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[4][0]
1214    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1214    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 22->26 VC 0) collected from Input[0][0]
1214    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1214    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1214    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1214    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1214    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1214    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1214    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1214    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1215    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1215    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1215    NoC.Hub_0::tileToAntennaProcess() --> got the route
1215    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1215    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1215    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1215    NoC.Hub_1::tileToAntennaProcess() --> got the route
1215    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1215    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1215    NoC.Tile[03][01]_(#11).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 11->52 VC 0)
1215    NoC.Tile[03][01]_(#11).Router::txProcess() -->  reserving direction 1 for flit (H0, 11->52 VC 0)
1215    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1215    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 11->52 VC 0)
1215    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1215    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1215    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1215    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1215    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[4][0]
1215    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1215    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1215    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1215    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 22->26 VC 0)
1215    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[3][0]
1215    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1215    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 22->26 VC 0)
1215    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1215    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1215    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1215    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1215    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 4
1215    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 42->21 VC 0)
1215    NoC.Tile[05][02]_(#21).Router::txProcess() --> Consumed flit (T7, 42->21 VC 0)
1215    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1215    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1215    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1215    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1215    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1215    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1215    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 22->26 VC 0)
1215    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B1, 22->26 VC 0)
1215    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1215    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1215    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1215    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1215    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1215    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1215    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1215    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1216    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1216    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1216    NoC.Hub_0::tileToAntennaProcess() --> got the route
1216    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1216    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1216    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1216    NoC.Hub_1::tileToAntennaProcess() --> got the route
1216    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1216    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1216    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1216    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[4][0]
1216    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[3][0]
1216    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1216    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1216    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1216    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1216    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 17->34 VC 0)
1216    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1216    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1216    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1216    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[1][0]
1216    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1216    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1216    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1216    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1216    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1216    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1216    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1216    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1216    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1216    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1216    NoC.Tile[06][02]_(#22).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[4][0]
1216    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1216    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 22->26 VC 0) collected from Input[0][0]
1216    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1216    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1216    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1216    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1216    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1216    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1216    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1216    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1217    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1217    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1217    NoC.Hub_0::tileToAntennaProcess() --> got the route
1217    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1217    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1217    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1217    NoC.Hub_1::tileToAntennaProcess() --> got the route
1217    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1217    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1217    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1217    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 11->52 VC 0)
1217    NoC.Tile[04][01]_(#12).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 11->52 VC 0)
1217    NoC.Tile[04][01]_(#12).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1217    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1217    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1217    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1217    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1217    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1217    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1217    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[4][0]
1217    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1217    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1217    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1217    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 22->26 VC 0)
1217    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[3][0]
1217    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1217    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 22->26 VC 0)
1217    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1217    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1217    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1217    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1217    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1217    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1217    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1217    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 3
1217    NoC.Tile[06][02]_(#22).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1217    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1217    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 22->26 VC 0)
1217    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B2, 22->26 VC 0)
1217    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1217    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1217    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1217    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1217    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1217    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1217    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1217    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1218    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1218    NoC.Hub_0::tileToAntennaProcess() --> got the route
1218    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1218    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1218    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1218    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1218    NoC.Hub_1::tileToAntennaProcess() --> got the route
1218    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1218    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1218    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1218    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[4][0]
1218    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1218    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[3][0]
1218    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1218    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1218    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1218    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1218    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 17->34 VC 0)
1218    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1218    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1218    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1218    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[1][0]
1218    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1218    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1218    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1218    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1218    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1218    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1218    NoC.Tile[05][02]_(#21).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1218    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1218    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1218    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1218    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1218    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 22->26 VC 0) collected from Input[0][0]
1218    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1218    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1218    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1218    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1218    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1218    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1218    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1218    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1218    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (H0, 35->49 VC 0) collected from Input[4][0]
1219    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1219    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1219    NoC.Hub_0::tileToAntennaProcess() --> got the route
1219    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1219    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1219    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1219    NoC.Hub_1::tileToAntennaProcess() --> got the route
1219    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1219    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1219    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1219    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 11->52 VC 0)
1219    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1219    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1219    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1219    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1219    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1219    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1219    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[4][0]
1219    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1219    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1219    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1219    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 22->26 VC 0)
1219    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[3][0]
1219    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1219    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 22->26 VC 0)
1219    NoC.Tile[04][02]_(#20).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1219    NoC.Tile[04][02]_(#20).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1219    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1219    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1219    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1219    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1219    NoC.Tile[05][02]_(#21).Router::txProcess() --> o = 3
1219    NoC.Tile[05][02]_(#21).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1219    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1219    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1219    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1219    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1219    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 22->26 VC 0)
1219    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B3, 22->26 VC 0)
1219    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1219    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1219    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1219    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1219    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1219    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1219    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1219    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1219    NoC.Tile[03][04]_(#35).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 35->49 VC 0)
1219    NoC.Tile[03][04]_(#35).Router::txProcess() -->  reserving direction 3 for flit (H0, 35->49 VC 0)
1219    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1219    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 35->49 VC 0)
1220    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1220    NoC.Hub_0::tileToAntennaProcess() --> got the route
1220    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1220    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1220    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1220    NoC.Hub_1::tileToAntennaProcess() --> got the route
1220    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1220    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1220    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1220    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1220    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[4][0]
1220    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1220    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[3][0]
1220    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1220    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1220    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1220    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1220    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1220    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1220    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1220    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1220    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1220    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[1][0]
1220    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1220    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1220    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1220    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1220    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1220    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1220    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1220    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1220    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1220    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1220    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 22->26 VC 0) collected from Input[0][0]
1220    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1220    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1220    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1220    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1220    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1220    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1220    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1220    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1220    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1220    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 35->49 VC 0) collected from Input[1][0]
1220    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1220    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B1, 35->49 VC 0) collected from Input[4][0]
1221    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1221    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1221    NoC.Hub_0::tileToAntennaProcess() --> got the route
1221    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1221    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1221    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1221    NoC.Hub_1::tileToAntennaProcess() --> got the route
1221    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1221    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1221    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1221    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 11->52 VC 0)
1221    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1221    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1221    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1221    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1221    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1221    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1221    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1221    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1221    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[4][0]
1221    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1221    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1221    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1221    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 22->26 VC 0)
1221    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1221    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 22->26 VC 0)
1221    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1221    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1221    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 3
1221    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1221    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1221    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1221    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1221    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1221    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 22->26 VC 0)
1221    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B4, 22->26 VC 0)
1221    NoC.Tile[04][03]_(#28).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1221    NoC.Tile[04][03]_(#28).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1221    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1221    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1221    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1221    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1221    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1221    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1221    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1221    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1221    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1221    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1221    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 35->49 VC 0)
1221    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 3 for flit (H0, 35->49 VC 0)
1221    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1221    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 35->49 VC 0)
1221    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1221    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 35->49 VC 0)
1222    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1222    NoC.Hub_0::tileToAntennaProcess() --> got the route
1222    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1222    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1222    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1222    NoC.Hub_1::tileToAntennaProcess() --> got the route
1222    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1222    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1222    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1222    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1222    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[4][0]
1222    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1222    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[3][0]
1222    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1222    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1222    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1222    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1222    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1222    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1222    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1222    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1222    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1222    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[1][0]
1222    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1222    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1222    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1222    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1222    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1222    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1222    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1222    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1222    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 22->26 VC 0) collected from Input[0][0]
1222    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1222    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1222    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1222    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1222    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1222    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1222    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1222    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1222    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1222    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1222    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (H0, 35->49 VC 0) collected from Input[1][0]
1222    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1222    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 35->49 VC 0) collected from Input[1][0]
1222    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1222    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B2, 35->49 VC 0) collected from Input[4][0]
1222    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1223    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1223    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1223    NoC.Hub_0::tileToAntennaProcess() --> got the route
1223    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1223    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1223    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1223    NoC.Hub_1::tileToAntennaProcess() --> got the route
1223    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1223    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1223    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (H0, 0->0 VC 0) collected from Input[4][0]
1223    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1223    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 11->52 VC 0)
1223    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1223    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1223    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1223    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1223    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1223    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1223    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1223    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1223    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[4][0]
1223    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1223    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1223    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1223    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 22->26 VC 0)
1223    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 3
1223    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 22->26 VC 0)
1223    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1223    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1223    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1223    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1223    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1223    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1223    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 22->26 VC 0)
1223    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B5, 22->26 VC 0)
1223    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1223    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1223    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1223    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1223    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1223    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1223    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1223    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1223    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1223    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1223    NoC.Tile[01][04]_(#33).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 35->49 VC 0)
1223    NoC.Tile[01][04]_(#33).Router::txProcess() -->  reserving direction 2 for flit (H0, 35->49 VC 0)
1223    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1223    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 35->49 VC 0)
1223    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1223    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 35->49 VC 0)
1223    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1223    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 35->49 VC 0)
1223    NoC.Tile[04][04]_(#36).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1223    NoC.Tile[04][04]_(#36).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1223    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1223    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1224    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1224    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1224    NoC.Hub_0::tileToAntennaProcess() --> got the route
1224    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1224    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1224    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1224    NoC.Hub_1::tileToAntennaProcess() --> got the route
1224    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1224    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1224    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[4] for Input[4][0] flit (H0, 0->0 VC 0)
1224    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 4 for flit (H0, 0->0 VC 0)
1224    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (H0, 0->0 VC 0)
1224    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (H0, 0->0 VC 0)
1224    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1224    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[4][0]
1224    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1224    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[3][0]
1224    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1224    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1224    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1224    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1224    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1224    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1224    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1224    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1224    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1224    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[1][0]
1224    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1224    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1224    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1224    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1224    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1224    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1224    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 22->26 VC 0) collected from Input[0][0]
1224    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1224    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1224    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1224    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1224    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1224    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1224    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1224    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1224    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1224    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1224    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1224    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B1, 35->49 VC 0) collected from Input[1][0]
1224    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1224    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 35->49 VC 0) collected from Input[1][0]
1224    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1224    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B3, 35->49 VC 0) collected from Input[4][0]
1224    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1224    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1224    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (H0, 35->49 VC 0) collected from Input[0][0]
1224    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1225    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1225    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1225    NoC.Hub_0::tileToAntennaProcess() --> got the route
1225    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1225    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1225    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1225    NoC.Hub_1::tileToAntennaProcess() --> got the route
1225    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1225    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1225    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1225    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B1, 0->0 VC 0) collected from Input[4][0]
1225    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1225    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 11->52 VC 0)
1225    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1225    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1225    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1225    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1225    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1225    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1225    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1225    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1225    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[4][0]
1225    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1225    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 2 for flit (H0, 17->34 VC 0)
1225    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1225    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 22->26 VC 0)
1225    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1225    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1225    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1225    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1225    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1225    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1225    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 22->26 VC 0)
1225    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (B6, 22->26 VC 0)
1225    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1225    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1225    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1225    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1225    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1225    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1225    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1225    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1225    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1225    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1225    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1225    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 35->49 VC 0)
1225    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1225    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 35->49 VC 0)
1225    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1225    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 35->49 VC 0)
1225    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1225    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1225    NoC.Tile[01][05]_(#41).Router::txProcess() -->  checking availability of Output[5] for Input[0][0] flit (H0, 35->49 VC 0)
1225    NoC.Tile[01][05]_(#41).Router::txProcess() -->  reserving direction 5 for flit (H0, 35->49 VC 0)
1225    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1225    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[0][0] forwarded to Output[5], flit: (H0, 35->49 VC 0)
1225    NoC.Tile[04][05]_(#44).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 11->52 VC 0)
1225    NoC.Tile[04][05]_(#44).Router::txProcess() -->  reserving direction 2 for flit (H0, 11->52 VC 0)
1225    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1225    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 11->52 VC 0)
1226    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1226    NoC.Hub_0::tileToAntennaProcess() --> got the route
1226    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1226    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1226    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1226    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1226    NoC.Hub_1::tileToAntennaProcess() --> got the route
1226    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1226    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1226    NoC.Hub_2::tileToAntennaProcess() --> Reading (H0, 35->49 VC 0) from signal flit_rx[0]
1226    NoC.Hub_2::tileToAntennaProcess() --> Storing (H0, 35->49 VC 0) on buffer_from_tile[0][0]
1226    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1226    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B1, 0->0 VC 0)
1226    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B1, 0->0 VC 0)
1226    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1226    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[4][0]
1226    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1226    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[3][0]
1226    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1226    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1226    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1226    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1226    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1226    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1226    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1226    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 17->34 VC 0)
1226    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1226    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (H0, 17->34 VC 0)
1226    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1226    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1226    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1226    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1226    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1226    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1226    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1226    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 22->26 VC 0) collected from Input[0][0]
1226    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1226    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1226    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1226    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1226    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1226    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1226    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1226    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1226    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1226    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1226    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1226    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B2, 35->49 VC 0) collected from Input[1][0]
1226    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1226    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 35->49 VC 0) collected from Input[1][0]
1226    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1226    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B4, 35->49 VC 0) collected from Input[4][0]
1226    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1226    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1226    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1226    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B1, 35->49 VC 0) collected from Input[0][0]
1226    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1226    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1226    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (H0, 11->52 VC 0) collected from Input[0][0]
1226    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (H0, 61->47 VC 0) collected from Input[4][0]
1227    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1227    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1227    NoC.Hub_0::tileToAntennaProcess() --> got the route
1227    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1227    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1227    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1227    NoC.Hub_1::tileToAntennaProcess() --> got the route
1227    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1227    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1227    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1227    NoC.Hub_2::tileToAntennaProcess() --> got the route
1227    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1227    NoC.Hub_2::tileToAntennaProcess() -->  reserving direction 4 for flit (H0, 35->49 VC 0)
1227    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1227    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B2, 0->0 VC 0) collected from Input[4][0]
1227    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1227    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 11->52 VC 0)
1227    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1227    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1227    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1227    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1227    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1227    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1227    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1227    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1227    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) buffer full Input[4][0]
1227    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1227    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 2 for flit (H0, 17->34 VC 0)
1227    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1227    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H0, 17->34 VC 0)
1227    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1227    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1227    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1227    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1227    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1227    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 4
1227    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 22->26 VC 0)
1227    NoC.Tile[02][03]_(#26).Router::txProcess() --> Consumed flit (T7, 22->26 VC 0)
1227    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1227    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1227    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1227    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1227    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1227    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1227    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1227    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1227    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1227    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1227    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1227    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 35->49 VC 0)
1227    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1227    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 35->49 VC 0)
1227    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1227    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 35->49 VC 0)
1227    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1227    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1227    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1227    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[0][0] forwarded to Output[5], flit: (B1, 35->49 VC 0)
1227    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1227    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 11->52 VC 0)
1227    NoC.Tile[04][06]_(#52).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 11->52 VC 0)
1227    NoC.Tile[04][06]_(#52).Router::txProcess() -->  reserving direction 4 for flit (H0, 11->52 VC 0)
1227    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1227    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 11->52 VC 0)
1227    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (H0, 11->52 VC 0)
1227    NoC.Tile[05][07]_(#61).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 61->47 VC 0)
1227    NoC.Tile[05][07]_(#61).Router::txProcess() -->  reserving direction 1 for flit (H0, 61->47 VC 0)
1227    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1227    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 61->47 VC 0)
1228    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1228    NoC.Hub_0::tileToAntennaProcess() --> got the route
1228    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1228    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1228    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1228    NoC.Hub_1::tileToAntennaProcess() --> got the route
1228    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1228    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1228    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1228    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1228    NoC.Hub_2::tileToAntennaProcess() --> got the route
1228    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1228    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1228    NoC.Hub_2::tileToAntennaProcess() --> Reading (B1, 35->49 VC 0) from signal flit_rx[0]
1228    NoC.Hub_2::tileToAntennaProcess() --> Storing (B1, 35->49 VC 0) on buffer_from_tile[0][0]
1228    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1228    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B2, 0->0 VC 0)
1228    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B2, 0->0 VC 0)
1228    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1228    NoC.Tile[03][01]_(#11).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[4][0]
1228    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1228    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[3][0]
1228    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1228    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1228    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1228    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1228    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 17->34 VC 0)
1228    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[4][0]
1228    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1228    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B1, 17->34 VC 0)
1228    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1228    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1228    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1228    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1228    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1228    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1228    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[0][0]
1228    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1228    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1228    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1228    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1228    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1228    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1228    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1228    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1228    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1228    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1228    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1228    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B3, 35->49 VC 0) collected from Input[1][0]
1228    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1228    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 35->49 VC 0) collected from Input[1][0]
1228    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1228    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B5, 35->49 VC 0) collected from Input[4][0]
1228    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1228    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1228    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1228    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B2, 35->49 VC 0) collected from Input[0][0]
1228    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1228    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1228    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1228    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B1, 11->52 VC 0) collected from Input[0][0]
1228    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1228    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B1, 61->47 VC 0) collected from Input[4][0]
1228    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (H0, 61->47 VC 0) collected from Input[3][0]
1229    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1229    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1229    NoC.Hub_0::tileToAntennaProcess() --> got the route
1229    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1229    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1229    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1229    NoC.Hub_1::tileToAntennaProcess() --> got the route
1229    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1229    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1229    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1229    NoC.Hub_2::tileToAntennaProcess() --> got the route
1229    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1229    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1229    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1229    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B3, 0->0 VC 0) collected from Input[4][0]
1229    NoC.Tile[03][01]_(#11).Router::txProcess() --> o = 1
1229    NoC.Tile[03][01]_(#11).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 11->52 VC 0)
1229    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1229    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1229    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1229    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1229    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1229    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1229    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B5, 17->34 VC 0)
1229    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1229    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1229    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B1, 17->34 VC 0)
1229    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[3][0]
1229    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1229    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1229    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1229    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1229    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1229    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 17->34 VC 0)
1229    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 17->34 VC 0)
1229    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1229    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 17->34 VC 0)
1229    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1229    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1229    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1229    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1229    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1229    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1229    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1229    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1229    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1229    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1229    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1229    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 35->49 VC 0)
1229    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1229    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 35->49 VC 0)
1229    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1229    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 35->49 VC 0)
1229    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1229    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1229    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1229    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[0][0] forwarded to Output[5], flit: (B2, 35->49 VC 0)
1229    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1229    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 11->52 VC 0)
1229    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1229    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 11->52 VC 0)
1229    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B1, 11->52 VC 0)
1229    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1229    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 61->47 VC 0)
1229    NoC.Tile[06][07]_(#62).Router::txProcess() -->  checking availability of Output[1] for Input[3][0] flit (H0, 61->47 VC 0)
1229    NoC.Tile[06][07]_(#62).Router::txProcess() -->  reserving direction 1 for flit (H0, 61->47 VC 0)
1229    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1229    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (H0, 61->47 VC 0)
1230    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1230    NoC.Hub_0::tileToAntennaProcess() --> got the route
1230    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1230    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1230    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1230    NoC.Hub_1::tileToAntennaProcess() --> got the route
1230    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1230    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1230    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1230    NoC.Hub_2::tileToAntennaProcess() --> got the route
1230    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1230    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1230    NoC.Hub_2::tileToAntennaProcess() --> Reading (B2, 35->49 VC 0) from signal flit_rx[0]
1230    NoC.Hub_2::tileToAntennaProcess() --> Storing (B2, 35->49 VC 0) on buffer_from_tile[0][0]
1230    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1230    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1230    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B3, 0->0 VC 0)
1230    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B3, 0->0 VC 0)
1230    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1230    NoC.Tile[04][01]_(#12).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[3][0]
1230    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1230    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1230    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1230    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1230    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 17->34 VC 0)
1230    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[4][0]
1230    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1230    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B2, 17->34 VC 0)
1230    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1230    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1230    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1230    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1230    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1230    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1230    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1230    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[0][0]
1230    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1230    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1230    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1230    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1230    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1230    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1230    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1230    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1230    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1230    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1230    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1230    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B4, 35->49 VC 0) collected from Input[1][0]
1230    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1230    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[0][0]
1230    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 35->49 VC 0) collected from Input[1][0]
1230    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1230    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B6, 35->49 VC 0) collected from Input[4][0]
1230    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1230    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1230    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1230    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B3, 35->49 VC 0) collected from Input[0][0]
1230    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1230    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1230    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1230    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B2, 11->52 VC 0) collected from Input[0][0]
1230    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1230    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B2, 61->47 VC 0) collected from Input[4][0]
1230    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1230    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B1, 61->47 VC 0) collected from Input[3][0]
1230    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (H0, 61->47 VC 0) collected from Input[3][0]
1231    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1231    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1231    NoC.Hub_0::tileToAntennaProcess() --> got the route
1231    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1231    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1231    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1231    NoC.Hub_1::tileToAntennaProcess() --> got the route
1231    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1231    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1231    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1231    NoC.Hub_2::tileToAntennaProcess() --> got the route
1231    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1231    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1231    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1231    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B4, 0->0 VC 0) collected from Input[4][0]
1231    NoC.Tile[04][01]_(#12).Router::txProcess() --> o = 2
1231    NoC.Tile[04][01]_(#12).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1231    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1231    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1231    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1231    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1231    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B6, 17->34 VC 0)
1231    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1231    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1231    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B2, 17->34 VC 0)
1231    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[3][0]
1231    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1231    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1231    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1231    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1231    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1231    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1231    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 17->34 VC 0)
1231    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1231    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1231    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1231    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1231    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1231    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1231    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1231    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1231    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1231    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1231    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1231    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 35->49 VC 0)
1231    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 17->34 VC 0)
1231    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 4 for flit (H0, 17->34 VC 0)
1231    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1231    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 17->34 VC 0)
1231    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (H0, 17->34 VC 0)
1231    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1231    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 35->49 VC 0)
1231    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1231    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 35->49 VC 0)
1231    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1231    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1231    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1231    NoC.Tile[01][05]_(#41).Router::txProcess() --> Input[0][0] forwarded to Output[5], flit: (B3, 35->49 VC 0)
1231    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1231    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 11->52 VC 0)
1231    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1231    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 11->52 VC 0)
1231    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B2, 11->52 VC 0)
1231    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1231    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 61->47 VC 0)
1231    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1231    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B1, 61->47 VC 0)
1231    NoC.Tile[07][07]_(#63).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 61->47 VC 0)
1231    NoC.Tile[07][07]_(#63).Router::txProcess() -->  reserving direction 0 for flit (H0, 61->47 VC 0)
1231    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1231    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 61->47 VC 0)
1232    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1232    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1232    NoC.Hub_0::tileToAntennaProcess() --> got the route
1232    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1232    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1232    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1232    NoC.Hub_1::tileToAntennaProcess() --> got the route
1232    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1232    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1232    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1232    NoC.Hub_2::tileToAntennaProcess() --> got the route
1232    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1232    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1232    NoC.Hub_2::tileToAntennaProcess() --> Reading (B3, 35->49 VC 0) from signal flit_rx[0]
1232    NoC.Hub_2::tileToAntennaProcess() --> Storing (B3, 35->49 VC 0) on buffer_from_tile[0][0]
1232    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1232    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B4, 0->0 VC 0)
1232    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B4, 0->0 VC 0)
1232    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1232    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1232    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1232    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1232    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 17->34 VC 0)
1232    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[4][0]
1232    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1232    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B3, 17->34 VC 0)
1232    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1232    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1232    NoC.Tile[04][02]_(#20).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1232    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1232    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1232    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1232    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1232    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[0][0]
1232    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1232    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1232    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1232    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1232    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1232    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1232    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1232    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1232    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1232    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1232    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1232    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B5, 35->49 VC 0) collected from Input[1][0]
1232    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1232    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1232    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[0][0]
1232    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 35->49 VC 0) collected from Input[1][0]
1232    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1232    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (T7, 35->49 VC 0) collected from Input[4][0]
1232    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1232    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1232    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1232    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B4, 35->49 VC 0) collected from Input[0][0]
1232    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1232    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1232    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1232    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B3, 11->52 VC 0) collected from Input[0][0]
1232    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (H0, 61->47 VC 0) collected from Input[2][0]
1232    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1232    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B3, 61->47 VC 0) collected from Input[4][0]
1232    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1232    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B2, 61->47 VC 0) collected from Input[3][0]
1232    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1232    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B1, 61->47 VC 0) collected from Input[3][0]
1233    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1233    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1233    NoC.Hub_0::tileToAntennaProcess() --> got the route
1233    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1233    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1233    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1233    NoC.Hub_1::tileToAntennaProcess() --> got the route
1233    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1233    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1233    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1233    NoC.Hub_2::tileToAntennaProcess() --> got the route
1233    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1233    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1233    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1233    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B5, 0->0 VC 0) collected from Input[4][0]
1233    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1233    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1233    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1233    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1233    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (T7, 17->34 VC 0)
1233    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1233    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1233    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B3, 17->34 VC 0)
1233    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[3][0]
1233    NoC.Tile[04][02]_(#20).Router::txProcess() --> o = 2
1233    NoC.Tile[04][02]_(#20).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1233    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1233    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1233    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1233    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1233    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 17->34 VC 0)
1233    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1233    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1233    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1233    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1233    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1233    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1233    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1233    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1233    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1233    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1233    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1233    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 35->49 VC 0)
1233    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1233    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 17->34 VC 0)
1233    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B1, 17->34 VC 0)
1233    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1233    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 35->49 VC 0)
1233    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 3
1233    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 35->49 VC 0)
1233    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1233    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1233    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1233    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1233    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1233    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1233    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 11->52 VC 0)
1233    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1233    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 11->52 VC 0)
1233    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B3, 11->52 VC 0)
1233    NoC.Tile[07][06]_(#55).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 61->47 VC 0)
1233    NoC.Tile[07][06]_(#55).Router::txProcess() -->  reserving direction 0 for flit (H0, 61->47 VC 0)
1233    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1233    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 61->47 VC 0)
1233    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1233    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 61->47 VC 0)
1233    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1233    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B2, 61->47 VC 0)
1233    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1233    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 61->47 VC 0)
1234    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1234    NoC.Hub_0::tileToAntennaProcess() --> got the route
1234    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1234    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1234    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1234    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1234    NoC.Hub_1::tileToAntennaProcess() --> got the route
1234    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1234    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1234    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1234    NoC.Hub_2::tileToAntennaProcess() --> got the route
1234    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1234    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1234    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1234    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B5, 0->0 VC 0)
1234    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B5, 0->0 VC 0)
1234    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1234    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1234    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1234    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1234    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 17->34 VC 0)
1234    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[4][0]
1234    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1234    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B4, 17->34 VC 0)
1234    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1234    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1234    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1234    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1234    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1234    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[0][0]
1234    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1234    NoC.Tile[04][03]_(#28).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1234    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1234    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1234    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1234    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1234    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1234    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1234    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1234    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1234    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1234    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (B6, 35->49 VC 0) collected from Input[1][0]
1234    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1234    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1234    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[0][0]
1234    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 35->49 VC 0) collected from Input[1][0]
1234    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1234    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1234    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1234    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1234    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1234    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B5, 35->49 VC 0) collected from Input[0][0]
1234    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1234    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1234    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (H0, 61->47 VC 0) collected from Input[2][0]
1234    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[4][0]
1234    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1234    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B4, 11->52 VC 0) collected from Input[0][0]
1234    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1234    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B1, 61->47 VC 0) collected from Input[2][0]
1234    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1234    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B4, 61->47 VC 0) collected from Input[4][0]
1234    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1234    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B3, 61->47 VC 0) collected from Input[3][0]
1234    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1234    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B2, 61->47 VC 0) collected from Input[3][0]
1235    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1235    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1235    NoC.Hub_0::tileToAntennaProcess() --> got the route
1235    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1235    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1235    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1235    NoC.Hub_1::tileToAntennaProcess() --> got the route
1235    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1235    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1235    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1235    NoC.Hub_2::tileToAntennaProcess() --> got the route
1235    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1235    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1235    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1235    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B6, 0->0 VC 0) collected from Input[4][0]
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 17->34 VC 0)
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  reserving direction 1 for flit (H0, 17->34 VC 0)
1235    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1235    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (H0, 17->34 VC 0)
1235    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1235    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1235    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B4, 17->34 VC 0)
1235    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[3][0]
1235    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1235    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1235    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1235    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1235    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 17->34 VC 0)
1235    NoC.Tile[04][03]_(#28).Router::txProcess() --> o = 2
1235    NoC.Tile[04][03]_(#28).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1235    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1235    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1235    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1235    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1235    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1235    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1235    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1235    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1235    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1235    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 35->49 VC 0)
1235    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1235    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 17->34 VC 0)
1235    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B2, 17->34 VC 0)
1235    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 3
1235    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 35->49 VC 0)
1235    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1235    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1235    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1235    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1235    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1235    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1235    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 11->52 VC 0)
1235    NoC.Tile[07][05]_(#47).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 61->47 VC 0)
1235    NoC.Tile[07][05]_(#47).Router::txProcess() -->  reserving direction 4 for flit (H0, 61->47 VC 0)
1235    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1235    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 61->47 VC 0)
1235    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (H0, 61->47 VC 0)
1235    NoC.Tile[02][06]_(#50).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 50->19 VC 0)
1235    NoC.Tile[02][06]_(#50).Router::txProcess() -->  reserving direction 1 for flit (H0, 50->19 VC 0)
1235    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1235    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 50->19 VC 0)
1235    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1235    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 11->52 VC 0)
1235    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B4, 11->52 VC 0)
1235    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1235    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 61->47 VC 0)
1235    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1235    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 61->47 VC 0)
1235    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1235    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B3, 61->47 VC 0)
1235    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1235    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 61->47 VC 0)
1236    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1236    NoC.Hub_0::tileToAntennaProcess() --> got the route
1236    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1236    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1236    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1236    NoC.Hub_1::tileToAntennaProcess() --> got the route
1236    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1236    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1236    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1236    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1236    NoC.Hub_2::tileToAntennaProcess() --> got the route
1236    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1236    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1236    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B6, 0->0 VC 0)
1236    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (B6, 0->0 VC 0)
1236    NoC.Tile[01][02]_(#17).Router::txProcess() -->  checking availability of Output[1] for Input[4][0] flit (H0, 17->34 VC 0)
1236    NoC.Tile[01][02]_(#17).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 1 for flit (H0, 17->34 VC 0)
1236    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1236    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1236    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1236    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1236    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (H0, 17->34 VC 0)
1236    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[4][0]
1236    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1236    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B5, 17->34 VC 0)
1236    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1236    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1236    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1236    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1236    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1236    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[0][0]
1236    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1236    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1236    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1236    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1236    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1236    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1236    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1236    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1236    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1236    NoC.Tile[01][04]_(#33).Router::rxProcess() -->  Flit (T7, 35->49 VC 0) collected from Input[1][0]
1236    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1236    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[0][0]
1236    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1236    NoC.Tile[04][04]_(#36).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1236    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1236    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1236    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1236    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (B6, 35->49 VC 0) collected from Input[0][0]
1236    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1236    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1236    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1236    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B1, 61->47 VC 0) collected from Input[2][0]
1236    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1236    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[4][0]
1236    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[3][0]
1236    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1236    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B5, 11->52 VC 0) collected from Input[0][0]
1236    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1236    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B2, 61->47 VC 0) collected from Input[2][0]
1236    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1236    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B5, 61->47 VC 0) collected from Input[4][0]
1236    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1236    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B4, 61->47 VC 0) collected from Input[3][0]
1236    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1236    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B3, 61->47 VC 0) collected from Input[3][0]
1237    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1237    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1237    NoC.Hub_0::tileToAntennaProcess() --> got the route
1237    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1237    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1237    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1237    NoC.Hub_1::tileToAntennaProcess() --> got the route
1237    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1237    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1237    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1237    NoC.Hub_2::tileToAntennaProcess() --> got the route
1237    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1237    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1237    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1237    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (T7, 0->0 VC 0) collected from Input[4][0]
1237    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1237    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1237    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1237    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1237    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B1, 17->34 VC 0)
1237    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1237    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1237    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B5, 17->34 VC 0)
1237    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[3][0]
1237    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1237    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1237    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1237    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1237    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 17->34 VC 0)
1237    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1237    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1237    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1237    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1237    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1237    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1237    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1237    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1237    NoC.Tile[01][04]_(#33).Router::txProcess() --> o = 2
1237    NoC.Tile[01][04]_(#33).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 35->49 VC 0)
1237    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1237    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 17->34 VC 0)
1237    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B3, 17->34 VC 0)
1237    NoC.Tile[04][04]_(#36).Router::txProcess() --> o = 2
1237    NoC.Tile[04][04]_(#36).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1237    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1237    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1237    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1237    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1237    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 11->52 VC 0)
1237    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1237    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 61->47 VC 0)
1237    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B1, 61->47 VC 0)
1237    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1237    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 50->19 VC 0)
1237    NoC.Tile[03][06]_(#51).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 50->19 VC 0)
1237    NoC.Tile[03][06]_(#51).Router::txProcess() -->  reserving direction 0 for flit (H0, 50->19 VC 0)
1237    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1237    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (H0, 50->19 VC 0)
1237    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1237    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 11->52 VC 0)
1237    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B5, 11->52 VC 0)
1237    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1237    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 61->47 VC 0)
1237    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1237    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 61->47 VC 0)
1237    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1237    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B4, 61->47 VC 0)
1237    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1237    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 61->47 VC 0)
1238    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1238    NoC.Hub_0::tileToAntennaProcess() --> got the route
1238    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1238    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1238    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1238    NoC.Hub_1::tileToAntennaProcess() --> got the route
1238    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1238    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1238    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1238    NoC.Hub_2::tileToAntennaProcess() --> got the route
1238    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1238    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1238    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1238    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 4
1238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (T7, 0->0 VC 0)
1238    NoC.Tile[00][00]_(#0).Router::txProcess() --> Consumed flit (T7, 0->0 VC 0)
1238    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1238    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1238    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1238    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1238    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B1, 17->34 VC 0)
1238    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[4][0]
1238    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1238    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B6, 17->34 VC 0)
1238    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1238    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1238    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1238    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1238    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1238    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[0][0]
1238    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1238    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1238    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1238    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1238    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1238    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1238    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1238    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1238    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1238    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[0][0]
1238    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1238    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1238    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1238    NoC.Tile[01][05]_(#41).Router::rxProcess() -->  Flit (T7, 35->49 VC 0) collected from Input[0][0]
1238    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[2][0]
1238    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1238    NoC.Tile[04][05]_(#44).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1238    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1238    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B2, 61->47 VC 0) collected from Input[2][0]
1238    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1238    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[4][0]
1238    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1238    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[3][0]
1238    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1238    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (B6, 11->52 VC 0) collected from Input[0][0]
1238    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1238    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B3, 61->47 VC 0) collected from Input[2][0]
1238    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1238    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (B6, 61->47 VC 0) collected from Input[4][0]
1238    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1238    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B5, 61->47 VC 0) collected from Input[3][0]
1238    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1238    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B4, 61->47 VC 0) collected from Input[3][0]
1239    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1239    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1239    NoC.Hub_0::tileToAntennaProcess() --> got the route
1239    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1239    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1239    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1239    NoC.Hub_1::tileToAntennaProcess() --> got the route
1239    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1239    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1239    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1239    NoC.Hub_2::tileToAntennaProcess() --> got the route
1239    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1239    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1239    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1239    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1239    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1239    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1239    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B2, 17->34 VC 0)
1239    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1239    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1239    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B6, 17->34 VC 0)
1239    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[3][0]
1239    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1239    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1239    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1239    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1239    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 17->34 VC 0)
1239    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1239    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1239    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1239    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1239    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1239    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1239    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1239    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1239    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1239    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 17->34 VC 0)
1239    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B4, 17->34 VC 0)
1239    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1239    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1239    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1239    NoC.Tile[03][05]_(#43).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 50->19 VC 0)
1239    NoC.Tile[03][05]_(#43).Router::txProcess() -->  reserving direction 0 for flit (H0, 50->19 VC 0)
1239    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1239    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 50->19 VC 0)
1239    NoC.Tile[04][05]_(#44).Router::txProcess() --> o = 2
1239    NoC.Tile[04][05]_(#44).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 11->52 VC 0)
1239    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (H0, 45->45 VC 0) collected from Input[4][0]
1239    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1239    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 61->47 VC 0)
1239    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B2, 61->47 VC 0)
1239    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1239    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 50->19 VC 0)
1239    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1239    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B1, 50->19 VC 0)
1239    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1239    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 11->52 VC 0)
1239    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (B6, 11->52 VC 0)
1239    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1239    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 61->47 VC 0)
1239    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1239    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 61->47 VC 0)
1239    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1239    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B5, 61->47 VC 0)
1239    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1239    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 61->47 VC 0)
1240    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1240    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1240    NoC.Hub_0::tileToAntennaProcess() --> got the route
1240    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1240    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1240    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1240    NoC.Hub_1::tileToAntennaProcess() --> got the route
1240    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1240    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1240    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1240    NoC.Hub_2::tileToAntennaProcess() --> got the route
1240    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1240    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1240    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1240    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1240    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1240    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1240    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B2, 17->34 VC 0)
1240    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[4][0]
1240    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1240    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (T7, 17->34 VC 0)
1240    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1240    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1240    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1240    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1240    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1240    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[0][0]
1240    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1240    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1240    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1240    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1240    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1240    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1240    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1240    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1240    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1240    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[0][0]
1240    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[2][0]
1240    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1240    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1240    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1240    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1240    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[2][0]
1240    NoC.Tile[05][05]_(#45).Router::txProcess() -->  checking availability of Output[4] for Input[4][0] flit (H0, 45->45 VC 0)
1240    NoC.Tile[05][05]_(#45).Router::txProcess() -->  reserving direction 4 for flit (H0, 45->45 VC 0)
1240    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1240    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (H0, 45->45 VC 0)
1240    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (H0, 45->45 VC 0)
1240    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1240    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B3, 61->47 VC 0) collected from Input[2][0]
1240    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1240    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[4][0]
1240    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1240    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[3][0]
1240    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1240    NoC.Tile[04][06]_(#52).Router::rxProcess() -->  Flit (T7, 11->52 VC 0) collected from Input[0][0]
1240    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1240    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B4, 61->47 VC 0) collected from Input[2][0]
1240    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1240    NoC.Tile[05][07]_(#61).Router::rxProcess() -->  Flit (T7, 61->47 VC 0) collected from Input[4][0]
1240    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1240    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (B6, 61->47 VC 0) collected from Input[3][0]
1240    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1240    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B5, 61->47 VC 0) collected from Input[3][0]
1241    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1241    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1241    NoC.Hub_0::tileToAntennaProcess() --> got the route
1241    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1241    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1241    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1241    NoC.Hub_1::tileToAntennaProcess() --> got the route
1241    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1241    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1241    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1241    NoC.Hub_2::tileToAntennaProcess() --> got the route
1241    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1241    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1241    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1241    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1241    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1241    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1241    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B3, 17->34 VC 0)
1241    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1241    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1241    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T7, 17->34 VC 0)
1241    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[3][0]
1241    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1241    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1241    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1241    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1241    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 17->34 VC 0)
1241    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1241    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1241    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1241    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1241    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1241    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1241    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1241    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1241    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1241    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 17->34 VC 0)
1241    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B5, 17->34 VC 0)
1241    NoC.Tile[03][04]_(#35).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 50->19 VC 0)
1241    NoC.Tile[03][04]_(#35).Router::txProcess() -->  reserving direction 0 for flit (H0, 50->19 VC 0)
1241    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1241    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 50->19 VC 0)
1241    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1241    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1241    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1241    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1241    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 50->19 VC 0)
1241    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1241    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B1, 45->45 VC 0) collected from Input[4][0]
1241    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1241    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 61->47 VC 0)
1241    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B3, 61->47 VC 0)
1241    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1241    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 50->19 VC 0)
1241    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1241    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B2, 50->19 VC 0)
1241    NoC.Tile[04][06]_(#52).Router::txProcess() --> o = 4
1241    NoC.Tile[04][06]_(#52).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 11->52 VC 0)
1241    NoC.Tile[04][06]_(#52).Router::txProcess() --> Consumed flit (T7, 11->52 VC 0)
1241    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1241    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 61->47 VC 0)
1241    NoC.Tile[05][07]_(#61).Router::txProcess() --> o = 1
1241    NoC.Tile[05][07]_(#61).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 61->47 VC 0)
1241    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1241    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (B6, 61->47 VC 0)
1241    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1241    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 61->47 VC 0)
1242    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1242    NoC.Hub_0::tileToAntennaProcess() --> got the route
1242    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1242    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1242    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1242    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1242    NoC.Hub_1::tileToAntennaProcess() --> got the route
1242    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1242    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1242    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1242    NoC.Hub_2::tileToAntennaProcess() --> got the route
1242    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1242    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1242    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1242    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1242    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1242    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1242    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B3, 17->34 VC 0)
1242    NoC.Tile[01][02]_(#17).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[4][0]
1242    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1242    NoC.Tile[02][02]_(#18).Router::txProcess() -->  reserving direction 2 for flit (H0, 17->34 VC 0)
1242    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1242    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (H0, 17->34 VC 0)
1242    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1242    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1242    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1242    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1242    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1242    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[0][0]
1242    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[2][0]
1242    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1242    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1242    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1242    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1242    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1242    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1242    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1242    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1242    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1242    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[0][0]
1242    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1242    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[2][0]
1242    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1242    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1242    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1242    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1242    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[2][0]
1242    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1242    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B1, 45->45 VC 0)
1242    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B1, 45->45 VC 0)
1242    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1242    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B4, 61->47 VC 0) collected from Input[2][0]
1242    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1242    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[4][0]
1242    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1242    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[3][0]
1242    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1242    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B5, 61->47 VC 0) collected from Input[2][0]
1242    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1242    NoC.Tile[06][07]_(#62).Router::rxProcess() -->  Flit (T7, 61->47 VC 0) collected from Input[3][0]
1242    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1242    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (B6, 61->47 VC 0) collected from Input[3][0]
1243    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1243    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1243    NoC.Hub_0::tileToAntennaProcess() --> got the route
1243    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1243    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1243    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1243    NoC.Hub_1::tileToAntennaProcess() --> got the route
1243    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1243    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1243    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1243    NoC.Hub_2::tileToAntennaProcess() --> got the route
1243    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1243    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1243    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1243    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1243    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1243    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1243    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B4, 17->34 VC 0)
1243    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1243    NoC.Tile[02][02]_(#18).Router::txProcess() -->  checking availability of Output[2] for Input[3][0] flit (H0, 17->34 VC 0)
1243    NoC.Tile[02][02]_(#18).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 2 for flit (H0, 17->34 VC 0)
1243    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1243    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (H0, 17->34 VC 0)
1243    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[3][0]
1243    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1243    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1243    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1243    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1243    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 17->34 VC 0)
1243    NoC.Tile[03][03]_(#27).Router::txProcess() -->  checking availability of Output[0] for Input[2][0] flit (H0, 50->19 VC 0)
1243    NoC.Tile[03][03]_(#27).Router::txProcess() -->  reserving direction 0 for flit (H0, 50->19 VC 0)
1243    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1243    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (H0, 50->19 VC 0)
1243    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1243    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1243    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1243    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1243    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1243    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1243    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1243    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1243    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1243    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 17->34 VC 0)
1243    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B6, 17->34 VC 0)
1243    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1243    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 50->19 VC 0)
1243    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1243    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1243    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1243    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1243    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 50->19 VC 0)
1243    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1243    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B2, 45->45 VC 0) collected from Input[4][0]
1243    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1243    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 61->47 VC 0)
1243    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B4, 61->47 VC 0)
1243    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1243    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 50->19 VC 0)
1243    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1243    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B3, 50->19 VC 0)
1243    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1243    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 61->47 VC 0)
1243    NoC.Tile[06][07]_(#62).Router::txProcess() --> o = 1
1243    NoC.Tile[06][07]_(#62).Router::txProcess() --> Input[3][0] forwarded to Output[1], flit: (T7, 61->47 VC 0)
1243    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1243    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 61->47 VC 0)
1244    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1244    NoC.Hub_0::tileToAntennaProcess() --> got the route
1244    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1244    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1244    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1244    NoC.Hub_1::tileToAntennaProcess() --> got the route
1244    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1244    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1244    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1244    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1244    NoC.Hub_2::tileToAntennaProcess() --> got the route
1244    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1244    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1244    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1244    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1244    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1244    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1244    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B4, 17->34 VC 0)
1244    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1244    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B1, 17->34 VC 0)
1244    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1244    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (H0, 50->19 VC 0) collected from Input[2][0]
1244    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1244    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1244    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1244    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[0][0]
1244    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1244    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[2][0]
1244    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1244    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1244    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1244    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1244    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1244    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1244    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1244    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1244    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1244    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[0][0]
1244    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1244    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[2][0]
1244    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1244    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1244    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1244    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1244    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[2][0]
1244    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1244    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B2, 45->45 VC 0)
1244    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B2, 45->45 VC 0)
1244    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1244    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B5, 61->47 VC 0) collected from Input[2][0]
1244    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1244    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[4][0]
1244    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1244    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[3][0]
1244    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1244    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (B6, 61->47 VC 0) collected from Input[2][0]
1244    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1244    NoC.Tile[07][07]_(#63).Router::rxProcess() -->  Flit (T7, 61->47 VC 0) collected from Input[3][0]
1245    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1245    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1245    NoC.Hub_0::tileToAntennaProcess() --> got the route
1245    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1245    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1245    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1245    NoC.Hub_1::tileToAntennaProcess() --> got the route
1245    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1245    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1245    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1245    NoC.Hub_2::tileToAntennaProcess() --> got the route
1245    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1245    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1245    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1245    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1245    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1245    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1245    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B5, 17->34 VC 0)
1245    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1245    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1245    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B1, 17->34 VC 0)
1245    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[3][0]
1245    NoC.Tile[03][02]_(#19).Router::txProcess() -->  checking availability of Output[4] for Input[2][0] flit (H0, 50->19 VC 0)
1245    NoC.Tile[03][02]_(#19).Router::txProcess() -->  reserving direction 4 for flit (H0, 50->19 VC 0)
1245    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1245    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (H0, 50->19 VC 0)
1245    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (H0, 50->19 VC 0)
1245    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1245    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1245    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1245    NoC.Tile[02][03]_(#26).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 17->34 VC 0)
1245    NoC.Tile[02][03]_(#26).Router::txProcess() -->  reserving direction 2 for flit (H0, 17->34 VC 0)
1245    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1245    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 17->34 VC 0)
1245    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1245    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B1, 50->19 VC 0)
1245    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1245    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1245    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1245    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1245    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1245    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1245    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1245    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1245    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1245    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 17->34 VC 0)
1245    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (T7, 17->34 VC 0)
1245    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1245    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 50->19 VC 0)
1245    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1245    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1245    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1245    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1245    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 50->19 VC 0)
1245    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1245    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B3, 45->45 VC 0) collected from Input[4][0]
1245    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1245    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 61->47 VC 0)
1245    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B5, 61->47 VC 0)
1245    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1245    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 50->19 VC 0)
1245    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1245    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B4, 50->19 VC 0)
1245    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1245    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 61->47 VC 0)
1245    NoC.Tile[07][07]_(#63).Router::txProcess() --> o = 0
1245    NoC.Tile[07][07]_(#63).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 61->47 VC 0)
1246    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1246    NoC.Hub_0::tileToAntennaProcess() --> got the route
1246    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1246    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1246    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1246    NoC.Hub_1::tileToAntennaProcess() --> got the route
1246    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1246    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1246    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1246    NoC.Hub_2::tileToAntennaProcess() --> got the route
1246    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1246    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1246    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1246    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[4][0]
1246    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1246    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1246    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1246    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1246    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B5, 17->34 VC 0)
1246    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1246    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B2, 17->34 VC 0)
1246    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1246    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1246    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B1, 50->19 VC 0) collected from Input[2][0]
1246    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1246    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1246    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1246    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1246    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[0][0]
1246    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1246    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[2][0]
1246    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1246    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1246    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1246    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1246    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1246    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1246    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1246    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1246    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (H0, 17->34 VC 0) collected from Input[0][0]
1246    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1246    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[2][0]
1246    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1246    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1246    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1246    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1246    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[2][0]
1246    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1246    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B3, 45->45 VC 0)
1246    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B3, 45->45 VC 0)
1246    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1246    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (B6, 61->47 VC 0) collected from Input[2][0]
1246    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1246    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[4][0]
1246    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1246    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[3][0]
1246    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1246    NoC.Tile[07][06]_(#55).Router::rxProcess() -->  Flit (T7, 61->47 VC 0) collected from Input[2][0]
1247    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1247    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1247    NoC.Hub_0::tileToAntennaProcess() --> got the route
1247    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1247    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1247    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1247    NoC.Hub_1::tileToAntennaProcess() --> got the route
1247    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1247    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1247    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1247    NoC.Hub_2::tileToAntennaProcess() --> got the route
1247    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1247    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1247    NoC.Tile[06][00]_(#6).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 6->24 VC 0)
1247    NoC.Tile[06][00]_(#6).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1247    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1247    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1247    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1247    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1247    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1247    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1247    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (B6, 17->34 VC 0)
1247    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1247    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1247    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B2, 17->34 VC 0)
1247    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[3][0]
1247    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1247    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B1, 50->19 VC 0)
1247    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B1, 50->19 VC 0)
1247    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1247    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1247    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1247    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1247    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 17->34 VC 0)
1247    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1247    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B2, 50->19 VC 0)
1247    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1247    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1247    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1247    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1247    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1247    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1247    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1247    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1247    NoC.Tile[02][04]_(#34).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 17->34 VC 0)
1247    NoC.Tile[02][04]_(#34).Router::txProcess() -->  reserving direction 4 for flit (H0, 17->34 VC 0)
1247    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1247    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 17->34 VC 0)
1247    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (H0, 17->34 VC 0)
1247    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1247    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 50->19 VC 0)
1247    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1247    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1247    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1247    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1247    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 50->19 VC 0)
1247    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1247    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B4, 45->45 VC 0) collected from Input[4][0]
1247    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1247    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 61->47 VC 0)
1247    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (B6, 61->47 VC 0)
1247    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1247    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 50->19 VC 0)
1247    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1247    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B5, 50->19 VC 0)
1247    NoC.Tile[07][06]_(#55).Router::txProcess() --> o = 0
1247    NoC.Tile[07][06]_(#55).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 61->47 VC 0)
1248    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1248    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1248    NoC.Hub_0::tileToAntennaProcess() --> got the route
1248    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1248    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1248    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1248    NoC.Hub_1::tileToAntennaProcess() --> got the route
1248    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1248    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1248    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1248    NoC.Hub_2::tileToAntennaProcess() --> got the route
1248    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1248    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1248    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1248    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1248    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[4][0]
1248    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1248    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1248    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1248    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1248    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (B6, 17->34 VC 0)
1248    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1248    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B3, 17->34 VC 0)
1248    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1248    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1248    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B2, 50->19 VC 0) collected from Input[2][0]
1248    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1248    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1248    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1248    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1248    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[0][0]
1248    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1248    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[2][0]
1248    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1248    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1248    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1248    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1248    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1248    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1248    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1248    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1248    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1248    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B1, 17->34 VC 0) collected from Input[0][0]
1248    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1248    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[2][0]
1248    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1248    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1248    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1248    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1248    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[2][0]
1248    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1248    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B4, 45->45 VC 0)
1248    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B4, 45->45 VC 0)
1248    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1248    NoC.Tile[07][05]_(#47).Router::rxProcess() -->  Flit (T7, 61->47 VC 0) collected from Input[2][0]
1248    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1248    NoC.Tile[02][06]_(#50).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[4][0]
1248    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1248    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[3][0]
1249    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1249    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1249    NoC.Hub_0::tileToAntennaProcess() --> got the route
1249    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1249    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1249    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1249    NoC.Hub_1::tileToAntennaProcess() --> got the route
1249    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1249    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1249    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1249    NoC.Hub_2::tileToAntennaProcess() --> got the route
1249    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1249    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1249    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1249    NoC.Tile[05][00]_(#5).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1249    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1249    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1249    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[4][0]
1249    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1249    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1249    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1249    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1249    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1249    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1249    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[4][0] to Output[1], flit: (T7, 17->34 VC 0)
1249    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1249    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1249    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B3, 17->34 VC 0)
1249    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[3][0]
1249    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1249    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B2, 50->19 VC 0)
1249    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B2, 50->19 VC 0)
1249    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1249    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1249    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1249    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1249    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 17->34 VC 0)
1249    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1249    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B3, 50->19 VC 0)
1249    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1249    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1249    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1249    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1249    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1249    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1249    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1249    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1249    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1249    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 17->34 VC 0)
1249    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B1, 17->34 VC 0)
1249    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1249    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 50->19 VC 0)
1249    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1249    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1249    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1249    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1249    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 50->19 VC 0)
1249    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1249    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B5, 45->45 VC 0) collected from Input[4][0]
1249    NoC.Tile[07][05]_(#47).Router::txProcess() --> o = 4
1249    NoC.Tile[07][05]_(#47).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 61->47 VC 0)
1249    NoC.Tile[07][05]_(#47).Router::txProcess() --> Consumed flit (T7, 61->47 VC 0)
1249    NoC.Tile[02][06]_(#50).Router::txProcess() --> o = 1
1249    NoC.Tile[02][06]_(#50).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 50->19 VC 0)
1249    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1249    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (B6, 50->19 VC 0)
1250    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1250    NoC.Hub_0::tileToAntennaProcess() --> got the route
1250    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1250    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1250    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1250    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1250    NoC.Hub_1::tileToAntennaProcess() --> got the route
1250    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1250    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1250    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1250    NoC.Hub_2::tileToAntennaProcess() --> got the route
1250    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1250    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1250    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1250    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1250    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1250    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1250    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1250    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1250    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[4][0]
1250    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1250    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1250    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1250    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 1
1250    NoC.Tile[01][02]_(#17).Router::txProcess() --> Input[4][0] forwarded to Output[1], flit: (T7, 17->34 VC 0)
1250    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1250    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B4, 17->34 VC 0)
1250    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1250    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1250    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B3, 50->19 VC 0) collected from Input[2][0]
1250    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1250    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1250    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1250    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1250    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[0][0]
1250    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1250    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[2][0]
1250    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1250    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1250    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1250    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1250    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1250    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1250    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1250    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1250    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1250    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B2, 17->34 VC 0) collected from Input[0][0]
1250    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1250    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[2][0]
1250    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1250    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1250    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1250    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1250    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[2][0]
1250    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1250    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B5, 45->45 VC 0)
1250    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B5, 45->45 VC 0)
1250    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1250    NoC.Tile[03][06]_(#51).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[3][0]
1251    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1251    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1251    NoC.Hub_0::tileToAntennaProcess() --> got the route
1251    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1251    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1251    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1251    NoC.Hub_1::tileToAntennaProcess() --> got the route
1251    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1251    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1251    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1251    NoC.Hub_2::tileToAntennaProcess() --> got the route
1251    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1251    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1251    NoC.Tile[04][00]_(#4).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1251    NoC.Tile[04][00]_(#4).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1251    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1251    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1251    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1251    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1251    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1251    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1251    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B1, 5->40 VC 0) collected from Input[4][0]
1251    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1251    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1251    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1251    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1251    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1251    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1251    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B4, 17->34 VC 0)
1251    NoC.Tile[02][02]_(#18).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[3][0]
1251    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1251    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B3, 50->19 VC 0)
1251    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B3, 50->19 VC 0)
1251    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1251    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1251    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1251    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1251    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 17->34 VC 0)
1251    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1251    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B4, 50->19 VC 0)
1251    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1251    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1251    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1251    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1251    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1251    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1251    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1251    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1251    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1251    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 17->34 VC 0)
1251    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B2, 17->34 VC 0)
1251    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1251    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 50->19 VC 0)
1251    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1251    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1251    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1251    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1251    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 50->19 VC 0)
1251    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1251    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (B6, 45->45 VC 0) collected from Input[4][0]
1251    NoC.Tile[03][06]_(#51).Router::txProcess() --> o = 0
1251    NoC.Tile[03][06]_(#51).Router::txProcess() --> Input[3][0] forwarded to Output[0], flit: (T7, 50->19 VC 0)
1252    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1252    NoC.Hub_0::tileToAntennaProcess() --> got the route
1252    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1252    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1252    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1252    NoC.Hub_1::tileToAntennaProcess() --> got the route
1252    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1252    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1252    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1252    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1252    NoC.Hub_2::tileToAntennaProcess() --> got the route
1252    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1252    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1252    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1252    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1252    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1252    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1252    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1252    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1252    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1252    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1252    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[4][0]
1252    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1252    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1252    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1252    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1252    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B5, 17->34 VC 0)
1252    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1252    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1252    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B4, 50->19 VC 0) collected from Input[2][0]
1252    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1252    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1252    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1252    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1252    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[0][0]
1252    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1252    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[2][0]
1252    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1252    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1252    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1252    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1252    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1252    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1252    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1252    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1252    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1252    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B3, 17->34 VC 0) collected from Input[0][0]
1252    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1252    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[2][0]
1252    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1252    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1252    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1252    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1252    NoC.Tile[03][05]_(#43).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[2][0]
1252    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1252    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (B6, 45->45 VC 0)
1252    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (B6, 45->45 VC 0)
1253    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1253    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1253    NoC.Hub_0::tileToAntennaProcess() --> got the route
1253    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1253    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1253    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1253    NoC.Hub_1::tileToAntennaProcess() --> got the route
1253    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1253    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1253    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1253    NoC.Hub_2::tileToAntennaProcess() --> got the route
1253    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1253    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1253    NoC.Tile[03][00]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1253    NoC.Tile[03][00]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1253    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1253    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1253    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1253    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1253    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1253    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1253    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1253    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1253    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B2, 5->40 VC 0) collected from Input[4][0]
1253    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1253    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1253    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1253    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1253    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1253    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1253    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B5, 17->34 VC 0)
1253    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1253    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B4, 50->19 VC 0)
1253    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B4, 50->19 VC 0)
1253    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1253    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1253    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1253    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1253    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 17->34 VC 0)
1253    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1253    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B5, 50->19 VC 0)
1253    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1253    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1253    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1253    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1253    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1253    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1253    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1253    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1253    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1253    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 17->34 VC 0)
1253    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B3, 17->34 VC 0)
1253    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1253    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 50->19 VC 0)
1253    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1253    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1253    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1253    NoC.Tile[03][05]_(#43).Router::txProcess() --> o = 0
1253    NoC.Tile[03][05]_(#43).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 50->19 VC 0)
1253    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1253    NoC.Tile[05][05]_(#45).Router::rxProcess() -->  Flit (T7, 45->45 VC 0) collected from Input[4][0]
1254    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1254    NoC.Hub_0::tileToAntennaProcess() --> got the route
1254    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1254    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1254    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1254    NoC.Hub_1::tileToAntennaProcess() --> got the route
1254    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1254    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1254    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1254    NoC.Hub_2::tileToAntennaProcess() --> got the route
1254    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1254    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1254    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1254    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1254    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1254    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1254    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1254    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1254    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1254    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1254    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1254    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1254    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1254    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[4][0]
1254    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1254    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1254    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1254    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1254    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (B6, 17->34 VC 0)
1254    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1254    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1254    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B5, 50->19 VC 0) collected from Input[2][0]
1254    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1254    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1254    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1254    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1254    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[0][0]
1254    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1254    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[2][0]
1254    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1254    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1254    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1254    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1254    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1254    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1254    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1254    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1254    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1254    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B4, 17->34 VC 0) collected from Input[0][0]
1254    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1254    NoC.Tile[03][04]_(#35).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[2][0]
1254    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1254    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1254    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1254    NoC.Tile[05][05]_(#45).Router::txProcess() --> o = 4
1254    NoC.Tile[05][05]_(#45).Router::txProcess() --> Input[4][0] forwarded to Output[4], flit: (T7, 45->45 VC 0)
1254    NoC.Tile[05][05]_(#45).Router::txProcess() --> Consumed flit (T7, 45->45 VC 0)
1255    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1255    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1255    NoC.Hub_0::tileToAntennaProcess() --> got the route
1255    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1255    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1255    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1255    NoC.Hub_1::tileToAntennaProcess() --> got the route
1255    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1255    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1255    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1255    NoC.Hub_2::tileToAntennaProcess() --> got the route
1255    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1255    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1255    NoC.Tile[02][00]_(#2).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1255    NoC.Tile[02][00]_(#2).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1255    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1255    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1255    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1255    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1255    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1255    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1255    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1255    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1255    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1255    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1255    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B3, 5->40 VC 0) collected from Input[4][0]
1255    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1255    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1255    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1255    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1255    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1255    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1255    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (B6, 17->34 VC 0)
1255    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1255    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B5, 50->19 VC 0)
1255    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B5, 50->19 VC 0)
1255    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1255    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1255    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1255    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1255    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 17->34 VC 0)
1255    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1255    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (B6, 50->19 VC 0)
1255    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1255    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1255    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1255    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1255    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1255    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1255    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1255    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1255    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1255    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 17->34 VC 0)
1255    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B4, 17->34 VC 0)
1255    NoC.Tile[03][04]_(#35).Router::txProcess() --> o = 0
1255    NoC.Tile[03][04]_(#35).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 50->19 VC 0)
1255    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1255    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1255    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1256    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1256    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1256    NoC.Hub_0::tileToAntennaProcess() --> got the route
1256    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1256    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1256    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1256    NoC.Hub_1::tileToAntennaProcess() --> got the route
1256    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1256    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1256    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1256    NoC.Hub_2::tileToAntennaProcess() --> got the route
1256    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1256    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1256    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1256    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1256    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1256    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1256    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1256    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1256    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1256    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1256    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1256    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1256    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1256    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1256    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[4][0]
1256    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1256    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1256    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1256    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1256    NoC.Tile[02][02]_(#18).Router::txProcess() -->  Cannot forward Input[3][0] to Output[2], flit: (T7, 17->34 VC 0)
1256    NoC.Tile[02][02]_(#18).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1256    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1256    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (B6, 50->19 VC 0) collected from Input[2][0]
1256    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1256    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1256    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1256    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1256    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[0][0]
1256    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1256    NoC.Tile[03][03]_(#27).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[2][0]
1256    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1256    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1256    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1256    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1256    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1256    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1256    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1256    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1256    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1256    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B5, 17->34 VC 0) collected from Input[0][0]
1256    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1256    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1256    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1257    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1257    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1257    NoC.Hub_0::tileToAntennaProcess() --> got the route
1257    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1257    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1257    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1257    NoC.Hub_1::tileToAntennaProcess() --> got the route
1257    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1257    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1257    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1257    NoC.Hub_2::tileToAntennaProcess() --> got the route
1257    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1257    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1257    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 6->24 VC 0)
1257    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H0, 6->24 VC 0)
1257    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1257    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 6->24 VC 0)
1257    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1257    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1257    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1257    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1257    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1257    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1257    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1257    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1257    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1257    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1257    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1257    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1257    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1257    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1257    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1257    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1257    NoC.Tile[02][02]_(#18).Router::txProcess() --> o = 2
1257    NoC.Tile[02][02]_(#18).Router::txProcess() --> Input[3][0] forwarded to Output[2], flit: (T7, 17->34 VC 0)
1257    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1257    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (B6, 50->19 VC 0)
1257    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (B6, 50->19 VC 0)
1257    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1257    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1257    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1257    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1257    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 17->34 VC 0)
1257    NoC.Tile[03][03]_(#27).Router::txProcess() --> o = 0
1257    NoC.Tile[03][03]_(#27).Router::txProcess() --> Input[2][0] forwarded to Output[0], flit: (T7, 50->19 VC 0)
1257    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1257    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1257    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1257    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1257    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1257    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1257    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1257    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1257    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1257    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B5, 17->34 VC 0)
1257    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B5, 17->34 VC 0)
1257    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1257    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1257    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1258    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1258    NoC.Hub_0::tileToAntennaProcess() --> got the route
1258    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1258    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1258    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1258    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1258    NoC.Hub_1::tileToAntennaProcess() --> got the route
1258    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1258    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1258    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1258    NoC.Hub_2::tileToAntennaProcess() --> got the route
1258    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1258    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1258    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1258    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1258    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1258    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1258    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1258    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1258    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1258    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1258    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1258    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1258    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[4][0]
1258    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1258    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1258    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1258    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1258    NoC.Tile[03][02]_(#19).Router::rxProcess() -->  Flit (T7, 50->19 VC 0) collected from Input[2][0]
1258    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1258    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1258    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1258    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1258    NoC.Tile[02][03]_(#26).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[0][0]
1258    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1258    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1258    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1258    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1258    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1258    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1258    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1258    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1258    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1258    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (B6, 17->34 VC 0) collected from Input[0][0]
1258    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1258    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1258    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1259    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1259    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1259    NoC.Hub_0::tileToAntennaProcess() --> got the route
1259    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1259    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1259    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1259    NoC.Hub_1::tileToAntennaProcess() --> got the route
1259    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1259    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1259    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1259    NoC.Hub_2::tileToAntennaProcess() --> got the route
1259    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1259    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1259    NoC.Tile[00][00]_(#0).Router::txProcess() -->  checking availability of Output[2] for Input[1][0] flit (H0, 6->24 VC 0)
1259    NoC.Tile[00][00]_(#0).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1259    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1259    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1259    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1259    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 6->24 VC 0)
1259    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1259    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1259    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1259    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1259    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1259    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1259    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1259    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1259    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1259    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1259    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1259    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1259    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1259    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1259    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1259    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1259    NoC.Tile[03][02]_(#19).Router::txProcess() --> o = 4
1259    NoC.Tile[03][02]_(#19).Router::txProcess() --> Input[2][0] forwarded to Output[4], flit: (T7, 50->19 VC 0)
1259    NoC.Tile[03][02]_(#19).Router::txProcess() --> Consumed flit (T7, 50->19 VC 0)
1259    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1259    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1259    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1259    NoC.Tile[02][03]_(#26).Router::txProcess() --> o = 2
1259    NoC.Tile[02][03]_(#26).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (T7, 17->34 VC 0)
1259    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1259    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1259    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1259    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1259    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1259    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1259    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1259    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1259    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1259    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B6, 17->34 VC 0)
1259    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (B6, 17->34 VC 0)
1259    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1259    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1259    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1260    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1260    NoC.Hub_0::tileToAntennaProcess() --> got the route
1260    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1260    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1260    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1260    NoC.Hub_1::tileToAntennaProcess() --> got the route
1260    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1260    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1260    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1260    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1260    NoC.Hub_2::tileToAntennaProcess() --> got the route
1260    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1260    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1260    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1260    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1260    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1260    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1260    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1260    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1260    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1260    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1260    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1260    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1260    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1260    NoC.Tile[06][00]_(#6).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[4][0]
1260    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1260    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1260    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1260    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1260    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1260    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1260    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1260    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1260    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1260    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1260    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1260    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1260    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1260    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1260    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1260    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1260    NoC.Tile[02][04]_(#34).Router::rxProcess() -->  Flit (T7, 17->34 VC 0) collected from Input[0][0]
1260    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1260    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1260    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1261    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1261    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1261    NoC.Hub_0::tileToAntennaProcess() --> got the route
1261    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1261    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1261    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1261    NoC.Hub_1::tileToAntennaProcess() --> got the route
1261    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1261    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1261    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1261    NoC.Hub_2::tileToAntennaProcess() --> got the route
1261    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1261    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1261    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1261    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1261    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1261    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 6->24 VC 0)
1261    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1261    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1261    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1261    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1261    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1261    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1261    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1261    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1261    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1261    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1261    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1261    NoC.Tile[06][00]_(#6).Router::txProcess() --> o = 3
1261    NoC.Tile[06][00]_(#6).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1261    NoC.Tile[00][01]_(#8).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 6->24 VC 0)
1261    NoC.Tile[00][01]_(#8).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1261    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1261    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1261    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1261    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1261    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1261    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1261    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1261    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1261    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1261    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1261    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1261    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1261    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1261    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1261    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1261    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1261    NoC.Tile[02][04]_(#34).Router::txProcess() --> o = 4
1261    NoC.Tile[02][04]_(#34).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (T7, 17->34 VC 0)
1261    NoC.Tile[02][04]_(#34).Router::txProcess() --> Consumed flit (T7, 17->34 VC 0)
1261    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1261    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1261    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1262    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1262    NoC.Hub_0::tileToAntennaProcess() --> got the route
1262    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1262    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1262    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1262    NoC.Hub_1::tileToAntennaProcess() --> got the route
1262    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1262    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1262    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1262    NoC.Hub_2::tileToAntennaProcess() --> got the route
1262    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1262    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1262    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1262    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1262    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1262    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1262    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1262    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1262    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1262    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1262    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1262    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1262    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1262    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1262    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1262    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1262    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1262    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1262    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1262    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1262    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1262    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1262    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1262    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1262    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1262    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1262    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1262    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1262    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1262    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1262    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1262    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1262    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1263    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1263    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1263    NoC.Hub_0::tileToAntennaProcess() --> got the route
1263    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1263    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1263    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1263    NoC.Hub_1::tileToAntennaProcess() --> got the route
1263    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1263    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1263    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1263    NoC.Hub_2::tileToAntennaProcess() --> got the route
1263    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1263    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1263    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1263    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1263    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1263    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 6->24 VC 0)
1263    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1263    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1263    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1263    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1263    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1263    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1263    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1263    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_OUTVC_BUSY reservation direction 3 for flit (H0, 5->40 VC 0)
1263    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1263    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1263    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1263    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1263    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1263    NoC.Tile[00][02]_(#16).Router::txProcess() -->  checking availability of Output[2] for Input[0][0] flit (H0, 6->24 VC 0)
1263    NoC.Tile[00][02]_(#16).Router::txProcess() -->  reserving direction 2 for flit (H0, 6->24 VC 0)
1263    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1263    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (H0, 6->24 VC 0)
1263    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1263    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1263    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1263    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1263    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1263    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1263    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1263    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1263    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1263    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1263    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1263    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1263    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1263    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1263    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1263    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1263    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1264    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1264    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1264    NoC.Hub_0::tileToAntennaProcess() --> got the route
1264    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1264    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1264    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1264    NoC.Hub_1::tileToAntennaProcess() --> got the route
1264    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1264    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1264    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1264    NoC.Hub_2::tileToAntennaProcess() --> got the route
1264    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1264    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1264    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1264    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[1][0]
1264    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1264    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1264    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1264    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1264    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1264    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1264    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1264    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1264    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1264    NoC.Tile[05][00]_(#5).Router::txProcess() -->  reserving direction 3 for flit (H0, 5->40 VC 0)
1264    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1264    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (H0, 5->40 VC 0)
1264    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1264    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) buffer full Input[4][0]
1264    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1264    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1264    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1264    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1264    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1264    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1264    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1264    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1264    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1264    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1264    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (H0, 6->24 VC 0) collected from Input[0][0]
1264    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1264    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1264    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1264    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1264    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1264    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1264    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1264    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1264    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1264    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1264    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1265    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1265    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1265    NoC.Hub_0::tileToAntennaProcess() --> got the route
1265    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1265    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1265    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1265    NoC.Hub_1::tileToAntennaProcess() --> got the route
1265    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1265    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1265    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1265    NoC.Hub_2::tileToAntennaProcess() --> got the route
1265    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1265    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1265    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1265    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1265    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1265    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B4, 6->24 VC 0)
1265    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1265    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1265    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1265    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1265    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1265    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1265    NoC.Tile[05][00]_(#5).Router::txProcess() -->  checking availability of Output[3] for Input[4][0] flit (H0, 5->40 VC 0)
1265    NoC.Tile[05][00]_(#5).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 3 for flit (H0, 5->40 VC 0)
1265    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1265    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (H0, 5->40 VC 0)
1265    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) collected from Input[4][0]
1265    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1265    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1265    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1265    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B1, 6->24 VC 0)
1265    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1265    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1265    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1265    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1265    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1265    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1265    NoC.Tile[00][03]_(#24).Router::txProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 6->24 VC 0)
1265    NoC.Tile[00][03]_(#24).Router::txProcess() -->  reserving direction 4 for flit (H0, 6->24 VC 0)
1265    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1265    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (H0, 6->24 VC 0)
1265    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (H0, 6->24 VC 0)
1265    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1265    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1265    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1265    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1265    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1265    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1265    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1265    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1265    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1265    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1265    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1266    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1266    NoC.Hub_0::tileToAntennaProcess() --> got the route
1266    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1266    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1266    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1266    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1266    NoC.Hub_1::tileToAntennaProcess() --> got the route
1266    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1266    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1266    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1266    NoC.Hub_2::tileToAntennaProcess() --> got the route
1266    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1266    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1266    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1266    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[1][0]
1266    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1266    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1266    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1266    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1266    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1266    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1266    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[1][0]
1266    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1266    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (B1, 5->40 VC 0)
1266    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1266    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1266    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1266    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1266    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1266    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1266    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1266    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1266    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1266    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1266    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1266    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1266    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B1, 6->24 VC 0) collected from Input[0][0]
1266    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1266    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1266    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1266    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1266    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1266    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1266    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1266    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1266    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1266    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1266    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1267    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_2
1267    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1267    NoC.Hub_0::tileToAntennaProcess() --> got the route
1267    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1267    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1267    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1267    NoC.Hub_1::tileToAntennaProcess() --> got the route
1267    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1267    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1267    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1267    NoC.Hub_2::tileToAntennaProcess() --> got the route
1267    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1267    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1267    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1267    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1267    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1267    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B5, 6->24 VC 0)
1267    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1267    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1267    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1267    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1267    NoC.Tile[04][00]_(#4).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 5->40 VC 0)
1267    NoC.Tile[04][00]_(#4).Router::txProcess() -->  reserving direction 3 for flit (H0, 5->40 VC 0)
1267    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1267    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 5->40 VC 0)
1267    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1267    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B1, 5->40 VC 0)
1267    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B5, 5->40 VC 0) collected from Input[4][0]
1267    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1267    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1267    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1267    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B2, 6->24 VC 0)
1267    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1267    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1267    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1267    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1267    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1267    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1267    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1267    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B1, 6->24 VC 0)
1267    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B1, 6->24 VC 0)
1267    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1267    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1267    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1267    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1267    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1267    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1267    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1267    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1267    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1267    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1267    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1268    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1268    NoC.Hub_0::tileToAntennaProcess() --> got the route
1268    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1268    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1268    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1268    NoC.Hub_1::tileToAntennaProcess() --> got the route
1268    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1268    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1268    NoC.Hub_2::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1268    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1268    NoC.Hub_2::tileToAntennaProcess() --> got the route
1268    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1268    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1268    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1268    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[1][0]
1268    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1268    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1268    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1268    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1268    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[1][0]
1268    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1268    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B1, 5->40 VC 0) collected from Input[1][0]
1268    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1268    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (B2, 5->40 VC 0)
1268    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1268    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1268    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1268    NoC.Tile[07][01]_(#15).Router::rxProcess() -->  Flit (H0, 15->60 VC 0) collected from Input[4][0]
1268    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1268    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1268    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1268    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1268    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1268    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1268    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1268    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1268    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1268    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B2, 6->24 VC 0) collected from Input[0][0]
1268    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1268    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1268    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1268    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1268    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1268    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1268    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1268    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1268    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1268    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1268    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1269    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_3
1269    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1269    NoC.Hub_0::tileToAntennaProcess() --> got the route
1269    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1269    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1269    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1269    NoC.Hub_1::tileToAntennaProcess() --> got the route
1269    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1269    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1269    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1269    NoC.Hub_2::tileToAntennaProcess() --> got the route
1269    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1269    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1269    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1269    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1269    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1269    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B6, 6->24 VC 0)
1269    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1269    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1269    NoC.Tile[03][00]_(#3).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 5->40 VC 0)
1269    NoC.Tile[03][00]_(#3).Router::txProcess() -->  reserving direction 3 for flit (H0, 5->40 VC 0)
1269    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1269    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 5->40 VC 0)
1269    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1269    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 5->40 VC 0)
1269    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1269    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B2, 5->40 VC 0)
1269    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (B6, 5->40 VC 0) collected from Input[4][0]
1269    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1269    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1269    NoC.Tile[07][01]_(#15).Router::txProcess() -->  checking availability of Output[5] for Input[4][0] flit (H0, 15->60 VC 0)
1269    NoC.Tile[07][01]_(#15).Router::txProcess() -->  reserving direction 5 for flit (H0, 15->60 VC 0)
1269    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1269    NoC.Tile[07][01]_(#15).Router::txProcess() --> Input[4][0] forwarded to Output[5], flit: (H0, 15->60 VC 0)
1269    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1269    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B3, 6->24 VC 0)
1269    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1269    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1269    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1269    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1269    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1269    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1269    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1269    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B2, 6->24 VC 0)
1269    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B2, 6->24 VC 0)
1269    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1269    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1269    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1269    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1269    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1269    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1269    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1269    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1269    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1269    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1269    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1270    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1270    NoC.Hub_0::tileToAntennaProcess() --> got the route
1270    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1270    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1270    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1270    NoC.Hub_1::tileToAntennaProcess() --> got the route
1270    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1270    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1270    NoC.Hub_1::tileToAntennaProcess() --> Reading (H0, 15->60 VC 0) from signal flit_rx[2]
1270    NoC.Hub_1::tileToAntennaProcess() --> Storing (H0, 15->60 VC 0) on buffer_from_tile[2][0]
1270    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1270    NoC.Hub_2::tileToAntennaProcess() --> got the route
1270    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1270    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1270    NoC.Hub_3::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1270    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1270    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[1][0]
1270    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1270    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1270    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[1][0]
1270    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1270    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B1, 5->40 VC 0) collected from Input[1][0]
1270    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1270    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B2, 5->40 VC 0) collected from Input[1][0]
1270    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1270    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (B3, 5->40 VC 0)
1270    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1270    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1270    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1270    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1270    NoC.Tile[07][01]_(#15).Router::rxProcess() -->  Flit (B1, 15->60 VC 0) collected from Input[4][0]
1270    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1270    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1270    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1270    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1270    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1270    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1270    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1270    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1270    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1270    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B3, 6->24 VC 0) collected from Input[0][0]
1270    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1270    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1270    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1270    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1270    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1270    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1270    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1270    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1270    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1270    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1270    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1271    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_0
1271    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1271    NoC.Hub_0::tileToAntennaProcess() --> got the route
1271    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1271    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1271    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[2][0] not empty 
1271    NoC.Hub_1::tileToAntennaProcess() --> got the route
1271    NoC.Hub_1::tileToAntennaProcess() --> Checking reservation availability of Channel 0 by Hub port[2][0] for flit (H0, 15->60 VC 0)
1271    NoC.Hub_1::tileToAntennaProcess() --> Reservation of channel 0 from Hub port[2][0] by flit (H0, 15->60 VC 0)
1271    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1271    NoC.Hub_1::tileToAntennaProcess() --> got the route
1271    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1271    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1271    NoC.Hub_1::tileToAntennaProcess() --> Flit (H0, 15->60 VC 0) moved from buffer_from_tile[2][0]  to buffer_tx[0] 
1271    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1271    NoC.Hub_2::tileToAntennaProcess() --> got the route
1271    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1271    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1271    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1271    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (B6, 6->24 VC 0)
1271    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1271    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (T7, 6->24 VC 0)
1271    NoC.Tile[02][00]_(#2).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 5->40 VC 0)
1271    NoC.Tile[02][00]_(#2).Router::txProcess() -->  reserving direction 3 for flit (H0, 5->40 VC 0)
1271    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1271    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 5->40 VC 0)
1271    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1271    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 5->40 VC 0)
1271    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1271    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 5->40 VC 0)
1271    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1271    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B3, 5->40 VC 0)
1271    NoC.Tile[05][00]_(#5).Router::rxProcess() -->  Flit (T7, 5->40 VC 0) collected from Input[4][0]
1271    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1271    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1271    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1271    NoC.Tile[07][01]_(#15).Router::txProcess() --> Input[4][0] forwarded to Output[5], flit: (B1, 15->60 VC 0)
1271    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1271    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B4, 6->24 VC 0)
1271    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1271    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1271    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1271    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1271    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1271    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1271    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1271    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B3, 6->24 VC 0)
1271    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B3, 6->24 VC 0)
1271    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1271    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1271    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1271    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1271    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1271    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1271    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1271    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1271    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1271    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1271    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1272    NoC.Hub_0::txRadioProcessTokenPacket() --> *** [Ch0] Buffer_tx empty and no trasmission in progress, releasing token
1272    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1272    NoC.Hub_0::tileToAntennaProcess() --> got the route
1272    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1272    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1272    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1272    NoC.Hub_1::tileToAntennaProcess() --> got the route
1272    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1272    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1272    NoC.Hub_1::tileToAntennaProcess() --> Reading (B1, 15->60 VC 0) from signal flit_rx[2]
1272    NoC.Hub_1::tileToAntennaProcess() --> Storing (B1, 15->60 VC 0) on buffer_from_tile[2][0]
1272    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1272    NoC.Hub_2::tileToAntennaProcess() --> got the route
1272    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1272    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1272    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1272    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[1][0]
1272    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[1][0]
1272    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1272    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B1, 5->40 VC 0) collected from Input[1][0]
1272    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1272    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B2, 5->40 VC 0) collected from Input[1][0]
1272    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1272    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B3, 5->40 VC 0) collected from Input[1][0]
1272    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1272    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (B4, 5->40 VC 0)
1272    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1272    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1272    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[0][0]
1272    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1272    NoC.Tile[07][01]_(#15).Router::rxProcess() -->  Flit (B2, 15->60 VC 0) collected from Input[4][0]
1272    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1272    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1272    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1272    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1272    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1272    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1272    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1272    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1272    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1272    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B4, 6->24 VC 0) collected from Input[0][0]
1272    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1272    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1272    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1272    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1272    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1272    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1272    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1272    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1272    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1272    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1272    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1273    NoC.tokenring::updateTokenPacket() --> *** Token of channel 0 has been assigned to Hub_1
1273    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1273    NoC.Hub_0::tileToAntennaProcess() --> got the route
1273    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1273    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1273    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[2][0] not empty 
1273    NoC.Hub_1::tileToAntennaProcess() --> got the route
1273    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1273    NoC.Hub_1::tileToAntennaProcess() --> got the route
1273    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1273    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1273    NoC.Hub_1::tileToAntennaProcess() --> Flit (B1, 15->60 VC 0) moved from buffer_from_tile[2][0]  to buffer_tx[0] 
1273    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1273    NoC.Hub_2::tileToAntennaProcess() --> got the route
1273    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1273    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1273    NoC.Tile[00][00]_(#0).Router::txProcess() --> o = 2
1273    NoC.Tile[00][00]_(#0).Router::txProcess() --> Input[1][0] forwarded to Output[2], flit: (T7, 6->24 VC 0)
1273    NoC.Tile[01][00]_(#1).Router::txProcess() -->  checking availability of Output[3] for Input[1][0] flit (H0, 5->40 VC 0)
1273    NoC.Tile[01][00]_(#1).Router::txProcess() -->  reserving direction 3 for flit (H0, 5->40 VC 0)
1273    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1273    NoC.Tile[01][00]_(#1).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (H0, 5->40 VC 0)
1273    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1273    NoC.Tile[02][00]_(#2).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B1, 5->40 VC 0)
1273    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1273    NoC.Tile[03][00]_(#3).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B2, 5->40 VC 0)
1273    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1273    NoC.Tile[04][00]_(#4).Router::txProcess() --> Input[1][0] forwarded to Output[3], flit: (B3, 5->40 VC 0)
1273    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1273    NoC.Tile[05][00]_(#5).Router::txProcess() --> Input[4][0] forwarded to Output[3], flit: (B4, 5->40 VC 0)
1273    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1273    NoC.Tile[00][01]_(#8).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B6, 6->24 VC 0)
1273    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1273    NoC.Tile[07][01]_(#15).Router::txProcess() --> Input[4][0] forwarded to Output[5], flit: (B2, 15->60 VC 0)
1273    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1273    NoC.Tile[00][02]_(#16).Router::txProcess() --> Input[0][0] forwarded to Output[2], flit: (B5, 6->24 VC 0)
1273    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1273    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1273    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1273    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1273    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1273    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1273    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1273    NoC.Tile[00][03]_(#24).Router::txProcess() --> Input[0][0] forwarded to Output[4], flit: (B4, 6->24 VC 0)
1273    NoC.Tile[00][03]_(#24).Router::txProcess() --> Consumed flit (B4, 6->24 VC 0)
1273    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1273    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1273    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1273    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1273    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1273    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1273    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1273    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1273    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1273    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1273    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1274    NoC.Hub_0::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1274    NoC.Hub_0::tileToAntennaProcess() --> got the route
1274    NoC.Hub_0::tileToAntennaProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 32->1 VC 0)
1274    NoC.Hub_0::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 32->1 VC 0)
1274    NoC.Hub_1::txRadioProcessTokenPacket() --> *** [Ch0] Requesting transmission event of flit (H0, 15->60 VC 0)
1274    NoC.Hub_1::tileToAntennaProcess() --> Reservation: buffer_from_tile[3][0] not empty 
1274    NoC.Hub_1::tileToAntennaProcess() --> got the route
1274    NoC.Hub_1::tileToAntennaProcess() -->  checking availability of Output[4] for Input[3][0] flit (H0, 28->14 VC 0)
1274    NoC.Hub_1::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 28->14 VC 0)
1274    NoC.Hub_1::tileToAntennaProcess() --> Reading (B2, 15->60 VC 0) from signal flit_rx[2]
1274    NoC.Hub_1::tileToAntennaProcess() --> Storing (B2, 15->60 VC 0) on buffer_from_tile[2][0]
1274    NoC.Hub_2::tileToAntennaProcess() --> Reservation: buffer_from_tile[0][0] not empty 
1274    NoC.Hub_2::tileToAntennaProcess() --> got the route
1274    NoC.Hub_2::tileToAntennaProcess() -->  checking availability of Output[4] for Input[0][0] flit (H0, 35->49 VC 0)
1274    NoC.Hub_2::tileToAntennaProcess() -->  RT_ALREADY_SAME reserved direction 4 for flit (H0, 35->49 VC 0)
1274    NoC.Tile[00][00]_(#0).Router::rxProcess() -->  Flit (H0, 5->40 VC 0) collected from Input[1][0]
1274    NoC.Tile[01][00]_(#1).Router::txProcess() --> o = 3
1274    NoC.Tile[01][00]_(#1).Router::rxProcess() -->  Flit (B1, 5->40 VC 0) collected from Input[1][0]
1274    NoC.Tile[02][00]_(#2).Router::txProcess() --> o = 3
1274    NoC.Tile[02][00]_(#2).Router::rxProcess() -->  Flit (B2, 5->40 VC 0) collected from Input[1][0]
1274    NoC.Tile[03][00]_(#3).Router::txProcess() --> o = 3
1274    NoC.Tile[03][00]_(#3).Router::rxProcess() -->  Flit (B3, 5->40 VC 0) collected from Input[1][0]
1274    NoC.Tile[04][00]_(#4).Router::txProcess() --> o = 3
1274    NoC.Tile[04][00]_(#4).Router::rxProcess() -->  Flit (B4, 5->40 VC 0) collected from Input[1][0]
1274    NoC.Tile[05][00]_(#5).Router::txProcess() --> o = 3
1274    NoC.Tile[05][00]_(#5).Router::txProcess() -->  Cannot forward Input[4][0] to Output[3], flit: (B5, 5->40 VC 0)
1274    NoC.Tile[05][00]_(#5).Router::txProcess() -->  **DEBUG buffer_full_status_tx 0
1274    NoC.Tile[00][01]_(#8).Router::txProcess() --> o = 2
1274    NoC.Tile[00][01]_(#8).Router::rxProcess() -->  Flit (T7, 6->24 VC 0) collected from Input[0][0]
1274    NoC.Tile[07][01]_(#15).Router::txProcess() --> o = 5
1274    NoC.Tile[07][01]_(#15).Router::rxProcess() -->  Flit (B3, 15->60 VC 0) collected from Input[4][0]
1274    NoC.Tile[00][02]_(#16).Router::txProcess() --> o = 2
1274    NoC.Tile[00][02]_(#16).Router::rxProcess() -->  Flit (B6, 6->24 VC 0) collected from Input[0][0]
1274    NoC.Tile[01][02]_(#17).Router::txProcess() --> o = 5
1274    NoC.Tile[01][02]_(#17).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 32->1 VC 0)
1274    NoC.Tile[01][02]_(#17).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1274    NoC.Tile[06][02]_(#22).Router::txProcess() --> o = 5
1274    NoC.Tile[06][02]_(#22).Router::txProcess() -->  Cannot forward Input[2][0] to Output[5], flit: (B4, 28->14 VC 0)
1274    NoC.Tile[06][02]_(#22).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1274    NoC.Tile[00][03]_(#24).Router::txProcess() --> o = 4
1274    NoC.Tile[00][03]_(#24).Router::rxProcess() -->  Flit (B5, 6->24 VC 0) collected from Input[0][0]
1274    NoC.Tile[05][03]_(#29).Router::txProcess() --> o = 1
1274    NoC.Tile[05][03]_(#29).Router::txProcess() -->  Cannot forward Input[3][0] to Output[1], flit: (B4, 28->14 VC 0)
1274    NoC.Tile[05][03]_(#29).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1274    NoC.Tile[06][03]_(#30).Router::txProcess() -->  checking availability of Output[0] for Input[3][0] flit (H0, 28->14 VC 0)
1274    NoC.Tile[06][03]_(#30).Router::txProcess() -->  RT_ALREADY_SAME reserved direction 0 for flit (H0, 28->14 VC 0)
1274    NoC.Tile[06][03]_(#30).Router::txProcess() --> o = 0
1274    NoC.Tile[06][03]_(#30).Router::txProcess() -->  Cannot forward Input[3][0] to Output[0], flit: (H0, 28->14 VC 0)
1274    NoC.Tile[06][03]_(#30).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
1274    NoC.Tile[01][05]_(#41).Router::txProcess() --> o = 5
1274    NoC.Tile[01][05]_(#41).Router::txProcess() -->  Cannot forward Input[0][0] to Output[5], flit: (B4, 35->49 VC 0)
1274    NoC.Tile[01][05]_(#41).Router::txProcess() -->  **DEBUG buffer_full_status_tx 1
