{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684281877634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684281877635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 21:04:37 2023 " "Processing started: Tue May 16 21:04:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684281877635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281877635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj02 -c Proj02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj02 -c Proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281877636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684281879005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684281879006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contdec.sv 1 1 " "Found 1 design units, including 1 entities, in source file contdec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contDec " "Found entity 1: contDec" {  } { { "contDec.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/contDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909501 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux5_1.sv " "Entity \"mux\" obtained from \"mux5_1.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux5_1.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux5_1.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1684281909508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux5_1.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux5_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(10) " "Verilog HDL information at cont_BCD.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684281909515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(32) " "Verilog HDL information at cont_BCD.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684281909516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(54) " "Verilog HDL information at cont_BCD.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684281909516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cont_BCD.sv(76) " "Verilog HDL information at cont_BCD.sv(76): always construct contains both blocking and non-blocking assignments" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684281909517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file cont_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cont_BCD " "Found entity 1: cont_BCD" {  } { { "cont_BCD.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_BCD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decodedisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_decodedisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_DecodeDisplay " "Found entity 1: reg_DecodeDisplay" {  } { { "reg_DecodeDisplay.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/reg_DecodeDisplay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.sv " "Can't analyze file -- file testbench.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1684281909539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.sv 1 1 " "Found 1 design units, including 1 entities, in source file controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_controle " "Found entity 1: temp_controle" {  } { { "controle.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/controle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sist.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_sist.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sist " "Found entity 1: clk_sist" {  } { { "clk_sist.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/clk_sist.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/freq.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont-dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cont-dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cont_Dec " "Found entity 1: cont_Dec" {  } { { "cont-Dec.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont-Dec.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684281909562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909562 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mux mux.sv(1) " "Verilog HDL error at mux.sv(1): module \"mux\" cannot be declared more than once" {  } { { "mux.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1684281909567 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux mux5_1.sv(1) " "HDL info at mux5_1.sv(1): see declaration for object \"mux\"" {  } { { "mux5_1.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/mux5_1.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684281909567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909568 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "contDec cont_Dec.sv(1) " "Verilog HDL error at cont_Dec.sv(1): module \"contDec\" cannot be declared more than once" {  } { { "cont_Dec.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/cont_Dec.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1684281909575 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "contDec contDec.sv(1) " "HDL info at contDec.sv(1): see declaration for object \"contDec\"" {  } { { "contDec.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-02/contDec.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684281909575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_dec.sv 0 0 " "Found 0 design units, including 0 entities, in source file cont_dec.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adriel Cassimiro/Documents/VFSD-02/output_files/Proj02.map.smsg " "Generated suppressed messages file C:/Users/Adriel Cassimiro/Documents/VFSD-02/output_files/Proj02.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909615 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684281909770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 16 21:05:09 2023 " "Processing ended: Tue May 16 21:05:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684281909770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684281909770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684281909770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281909770 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684281910617 ""}
