`timescale 1 ps/ 1 ps

module i2c_ip(
	i2c_scl,
	i2c_sda,
	sys_clock,
	bus_clock,
	resetn,
	stop,
	mem_ahb_htrans,
	mem_ahb_hready,
	mem_ahb_hwrite,
	mem_ahb_haddr,
	mem_ahb_hsize,
	mem_ahb_hburst,
	mem_ahb_hwdata,
	mem_ahb_hreadyout,
	mem_ahb_hresp,
	mem_ahb_hrdata,
	slave_ahb_hsel,
	slave_ahb_hready,
	slave_ahb_hreadyout,
	slave_ahb_htrans,
	slave_ahb_hsize,
	slave_ahb_hburst,
	slave_ahb_hwrite,
	slave_ahb_haddr,
	slave_ahb_hwdata,
	slave_ahb_hresp,
	slave_ahb_hrdata,
	ext_dma_DMACBREQ,
	ext_dma_DMACLBREQ,
	ext_dma_DMACSREQ,
	ext_dma_DMACLSREQ,
	ext_dma_DMACCLR,
	ext_dma_DMACTC,
	local_int);
output	i2c_scl;
output	i2c_sda;
input	sys_clock;
input	bus_clock;
input	resetn;
input	stop;
input	[1:0] mem_ahb_htrans;
input	mem_ahb_hready;
input	mem_ahb_hwrite;
input	[31:0] mem_ahb_haddr;
input	[2:0] mem_ahb_hsize;
input	[2:0] mem_ahb_hburst;
input	[31:0] mem_ahb_hwdata;
output	mem_ahb_hreadyout;
output	mem_ahb_hresp;
output	[31:0] mem_ahb_hrdata;
output	slave_ahb_hsel;
output	slave_ahb_hready;
input	slave_ahb_hreadyout;
output	[1:0] slave_ahb_htrans;
output	[2:0] slave_ahb_hsize;
output	[2:0] slave_ahb_hburst;
output	slave_ahb_hwrite;
output	[31:0] slave_ahb_haddr;
output	[31:0] slave_ahb_hwdata;
input	slave_ahb_hresp;
input	[31:0] slave_ahb_hrdata;
output	[3:0] ext_dma_DMACBREQ;
output	[3:0] ext_dma_DMACLBREQ;
output	[3:0] ext_dma_DMACSREQ;
output	[3:0] ext_dma_DMACLSREQ;
input	[3:0] ext_dma_DMACCLR;
input	[3:0] ext_dma_DMACTC;
output	[3:0] local_int;

// module hard_block
// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA

// module i2c_ip
// Design Ports Information
// i2c_scl	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i2c_sda	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// stop	=>  Location: LCCOMB_X56_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_htrans[0]	=>  Location: LCCOMB_X57_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hready	=>  Location: LCCOMB_X56_Y12_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[0]	=>  Location: LCCOMB_X57_Y12_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[1]	=>  Location: LCCOMB_X57_Y12_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[8]	=>  Location: LCCOMB_X58_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[9]	=>  Location: LCCOMB_X58_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[10]	=>  Location: LCCOMB_X57_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[11]	=>  Location: LCCOMB_X57_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[12]	=>  Location: LCCOMB_X57_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[13]	=>  Location: LCCOMB_X57_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[14]	=>  Location: LCCOMB_X57_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[15]	=>  Location: LCCOMB_X57_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[16]	=>  Location: LCCOMB_X57_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[17]	=>  Location: LCCOMB_X57_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[18]	=>  Location: LCCOMB_X57_Y11_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[19]	=>  Location: LCCOMB_X57_Y11_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[20]	=>  Location: LCCOMB_X57_Y11_N26,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[21]	=>  Location: LCCOMB_X57_Y11_N28,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[22]	=>  Location: LCCOMB_X57_Y11_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[23]	=>  Location: LCCOMB_X58_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[24]	=>  Location: LCCOMB_X58_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[25]	=>  Location: LCCOMB_X58_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[26]	=>  Location: LCCOMB_X58_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[27]	=>  Location: LCCOMB_X58_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[28]	=>  Location: LCCOMB_X58_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[29]	=>  Location: LCCOMB_X58_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[30]	=>  Location: LCCOMB_X56_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[31]	=>  Location: LCCOMB_X57_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hsize[0]	=>  Location: LCCOMB_X57_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hsize[1]	=>  Location: LCCOMB_X57_Y12_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hsize[2]	=>  Location: LCCOMB_X57_Y12_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hburst[0]	=>  Location: LCCOMB_X57_Y12_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hburst[1]	=>  Location: LCCOMB_X57_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hburst[2]	=>  Location: LCCOMB_X57_Y12_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[10]	=>  Location: LCCOMB_X57_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[11]	=>  Location: LCCOMB_X57_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[12]	=>  Location: LCCOMB_X57_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[13]	=>  Location: LCCOMB_X57_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[14]	=>  Location: LCCOMB_X57_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[16]	=>  Location: LCCOMB_X58_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[17]	=>  Location: LCCOMB_X58_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[18]	=>  Location: LCCOMB_X56_Y9_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[19]	=>  Location: LCCOMB_X57_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[20]	=>  Location: LCCOMB_X57_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[21]	=>  Location: LCCOMB_X57_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[22]	=>  Location: LCCOMB_X57_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[23]	=>  Location: LCCOMB_X57_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[24]	=>  Location: LCCOMB_X57_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[25]	=>  Location: LCCOMB_X57_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[26]	=>  Location: LCCOMB_X57_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[27]	=>  Location: LCCOMB_X57_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[28]	=>  Location: LCCOMB_X57_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[29]	=>  Location: LCCOMB_X57_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[30]	=>  Location: LCCOMB_X57_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[31]	=>  Location: LCCOMB_X57_Y9_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hreadyout	=>  Location: LCCOMB_X56_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hresp	=>  Location: LCCOMB_X56_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[0]	=>  Location: LCCOMB_X56_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[1]	=>  Location: LCCOMB_X56_Y12_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[2]	=>  Location: LCCOMB_X56_Y12_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[3]	=>  Location: LCCOMB_X56_Y12_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[4]	=>  Location: LCCOMB_X56_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[5]	=>  Location: LCCOMB_X56_Y12_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[6]	=>  Location: LCCOMB_X56_Y12_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[7]	=>  Location: LCCOMB_X56_Y12_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[8]	=>  Location: LCCOMB_X56_Y12_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[9]	=>  Location: LCCOMB_X56_Y12_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[10]	=>  Location: LCCOMB_X56_Y12_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[11]	=>  Location: LCCOMB_X56_Y12_N26,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[12]	=>  Location: LCCOMB_X56_Y12_N28,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[13]	=>  Location: LCCOMB_X56_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[14]	=>  Location: LCCOMB_X56_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[15]	=>  Location: LCCOMB_X56_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[16]	=>  Location: LCCOMB_X56_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[17]	=>  Location: LCCOMB_X56_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[18]	=>  Location: LCCOMB_X56_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[19]	=>  Location: LCCOMB_X56_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[20]	=>  Location: LCCOMB_X56_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[21]	=>  Location: LCCOMB_X56_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[22]	=>  Location: LCCOMB_X56_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[23]	=>  Location: LCCOMB_X56_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[24]	=>  Location: LCCOMB_X56_Y11_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[25]	=>  Location: LCCOMB_X56_Y11_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[26]	=>  Location: LCCOMB_X56_Y11_N26,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[27]	=>  Location: LCCOMB_X56_Y11_N28,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[28]	=>  Location: LCCOMB_X56_Y11_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[29]	=>  Location: LCCOMB_X57_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[30]	=>  Location: LCCOMB_X57_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hrdata[31]	=>  Location: LCCOMB_X57_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hsel	=>  Location: LCCOMB_X56_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hready	=>  Location: LCCOMB_X56_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hreadyout	=>  Location: LCCOMB_X57_Y9_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_htrans[0]	=>  Location: LCCOMB_X56_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_htrans[1]	=>  Location: LCCOMB_X56_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hsize[0]	=>  Location: LCCOMB_X56_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hsize[1]	=>  Location: LCCOMB_X56_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hsize[2]	=>  Location: LCCOMB_X56_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hburst[0]	=>  Location: LCCOMB_X56_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hburst[1]	=>  Location: LCCOMB_X56_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hburst[2]	=>  Location: LCCOMB_X56_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwrite	=>  Location: LCCOMB_X56_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[0]	=>  Location: LCCOMB_X56_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[1]	=>  Location: LCCOMB_X56_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[2]	=>  Location: LCCOMB_X56_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[3]	=>  Location: LCCOMB_X56_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[4]	=>  Location: LCCOMB_X56_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[5]	=>  Location: LCCOMB_X56_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[6]	=>  Location: LCCOMB_X56_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[7]	=>  Location: LCCOMB_X56_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[8]	=>  Location: LCCOMB_X56_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[9]	=>  Location: LCCOMB_X56_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[10]	=>  Location: LCCOMB_X56_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[11]	=>  Location: LCCOMB_X56_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[12]	=>  Location: LCCOMB_X56_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[13]	=>  Location: LCCOMB_X56_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[14]	=>  Location: LCCOMB_X56_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[15]	=>  Location: LCCOMB_X56_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[16]	=>  Location: LCCOMB_X56_Y9_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[17]	=>  Location: LCCOMB_X56_Y9_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[18]	=>  Location: LCCOMB_X56_Y9_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[19]	=>  Location: LCCOMB_X56_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[20]	=>  Location: LCCOMB_X56_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[21]	=>  Location: LCCOMB_X56_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[22]	=>  Location: LCCOMB_X56_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[23]	=>  Location: LCCOMB_X56_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[24]	=>  Location: LCCOMB_X56_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[25]	=>  Location: LCCOMB_X56_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[26]	=>  Location: LCCOMB_X56_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[27]	=>  Location: LCCOMB_X56_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[28]	=>  Location: LCCOMB_X56_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[29]	=>  Location: LCCOMB_X56_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[30]	=>  Location: LCCOMB_X56_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_haddr[31]	=>  Location: LCCOMB_X56_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[0]	=>  Location: LCCOMB_X56_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[1]	=>  Location: LCCOMB_X56_Y8_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[2]	=>  Location: LCCOMB_X56_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[3]	=>  Location: LCCOMB_X56_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[4]	=>  Location: LCCOMB_X56_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[5]	=>  Location: LCCOMB_X56_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[6]	=>  Location: LCCOMB_X56_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[7]	=>  Location: LCCOMB_X56_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[8]	=>  Location: LCCOMB_X56_Y7_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[9]	=>  Location: LCCOMB_X56_Y7_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[10]	=>  Location: LCCOMB_X56_Y7_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[11]	=>  Location: LCCOMB_X56_Y7_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[12]	=>  Location: LCCOMB_X56_Y7_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[13]	=>  Location: LCCOMB_X56_Y7_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[14]	=>  Location: LCCOMB_X56_Y7_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[15]	=>  Location: LCCOMB_X56_Y7_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[16]	=>  Location: LCCOMB_X56_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[17]	=>  Location: LCCOMB_X56_Y6_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[18]	=>  Location: LCCOMB_X56_Y6_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[19]	=>  Location: LCCOMB_X56_Y6_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[20]	=>  Location: LCCOMB_X56_Y6_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[21]	=>  Location: LCCOMB_X56_Y6_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[22]	=>  Location: LCCOMB_X56_Y6_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[23]	=>  Location: LCCOMB_X56_Y6_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[24]	=>  Location: LCCOMB_X56_Y6_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[25]	=>  Location: LCCOMB_X56_Y6_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[26]	=>  Location: LCCOMB_X56_Y6_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[27]	=>  Location: LCCOMB_X56_Y6_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[28]	=>  Location: LCCOMB_X56_Y6_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[29]	=>  Location: LCCOMB_X56_Y6_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[30]	=>  Location: LCCOMB_X56_Y6_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hwdata[31]	=>  Location: LCCOMB_X56_Y6_N30,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hresp	=>  Location: LCCOMB_X57_Y9_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[0]	=>  Location: LCCOMB_X57_Y9_N30,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[1]	=>  Location: LCCOMB_X58_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[2]	=>  Location: LCCOMB_X58_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[3]	=>  Location: LCCOMB_X58_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[4]	=>  Location: LCCOMB_X56_Y8_N30,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[5]	=>  Location: LCCOMB_X57_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[6]	=>  Location: LCCOMB_X57_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[7]	=>  Location: LCCOMB_X57_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[8]	=>  Location: LCCOMB_X57_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[9]	=>  Location: LCCOMB_X57_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[10]	=>  Location: LCCOMB_X57_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[11]	=>  Location: LCCOMB_X57_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[12]	=>  Location: LCCOMB_X57_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[13]	=>  Location: LCCOMB_X57_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[14]	=>  Location: LCCOMB_X57_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[15]	=>  Location: LCCOMB_X57_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[16]	=>  Location: LCCOMB_X57_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[17]	=>  Location: LCCOMB_X57_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[18]	=>  Location: LCCOMB_X57_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[19]	=>  Location: LCCOMB_X57_Y8_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[20]	=>  Location: LCCOMB_X57_Y8_N30,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[21]	=>  Location: LCCOMB_X58_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[22]	=>  Location: LCCOMB_X58_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[23]	=>  Location: LCCOMB_X58_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[24]	=>  Location: LCCOMB_X56_Y7_N28,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[25]	=>  Location: LCCOMB_X56_Y7_N30,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[26]	=>  Location: LCCOMB_X57_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[27]	=>  Location: LCCOMB_X57_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[28]	=>  Location: LCCOMB_X57_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[29]	=>  Location: LCCOMB_X57_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[30]	=>  Location: LCCOMB_X57_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// slave_ahb_hrdata[31]	=>  Location: LCCOMB_X57_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACBREQ[0]	=>  Location: LCCOMB_X52_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACBREQ[1]	=>  Location: LCCOMB_X52_Y4_N2,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACBREQ[2]	=>  Location: LCCOMB_X52_Y4_N4,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACBREQ[3]	=>  Location: LCCOMB_X52_Y4_N6,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLBREQ[0]	=>  Location: LCCOMB_X52_Y4_N8,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLBREQ[1]	=>  Location: LCCOMB_X52_Y4_N10,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLBREQ[2]	=>  Location: LCCOMB_X52_Y4_N12,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLBREQ[3]	=>  Location: LCCOMB_X52_Y4_N14,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACSREQ[0]	=>  Location: LCCOMB_X53_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACSREQ[1]	=>  Location: LCCOMB_X53_Y4_N2,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACSREQ[2]	=>  Location: LCCOMB_X53_Y4_N4,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACSREQ[3]	=>  Location: LCCOMB_X53_Y4_N6,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLSREQ[0]	=>  Location: LCCOMB_X53_Y4_N8,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLSREQ[1]	=>  Location: LCCOMB_X53_Y4_N10,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLSREQ[2]	=>  Location: LCCOMB_X53_Y4_N12,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACLSREQ[3]	=>  Location: LCCOMB_X53_Y4_N14,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACCLR[0]	=>  Location: LCCOMB_X54_Y4_N12,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACCLR[1]	=>  Location: LCCOMB_X54_Y4_N14,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACCLR[2]	=>  Location: LCCOMB_X54_Y4_N16,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACCLR[3]	=>  Location: LCCOMB_X54_Y4_N18,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACTC[0]	=>  Location: LCCOMB_X54_Y4_N20,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACTC[1]	=>  Location: LCCOMB_X54_Y4_N22,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACTC[2]	=>  Location: LCCOMB_X54_Y4_N24,	 I/O Standard: None,	 Current Strength: Default
// ext_dma_DMACTC[3]	=>  Location: LCCOMB_X54_Y4_N26,	 I/O Standard: None,	 Current Strength: Default
// local_int[0]	=>  Location: LCCOMB_X54_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// local_int[1]	=>  Location: LCCOMB_X54_Y4_N2,	 I/O Standard: None,	 Current Strength: Default
// local_int[2]	=>  Location: LCCOMB_X54_Y4_N4,	 I/O Standard: None,	 Current Strength: Default
// local_int[3]	=>  Location: LCCOMB_X54_Y4_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_htrans[1]	=>  Location: LCCOMB_X57_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// sys_clock	=>  Location: LCCOMB_X50_Y1_N28,	 I/O Standard: None,	 Current Strength: Default
// resetn	=>  Location: LCCOMB_X49_Y1_N28,	 I/O Standard: None,	 Current Strength: Default
// bus_clock	=>  Location: LCCOMB_X50_Y1_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[0]	=>  Location: LCCOMB_X57_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[1]	=>  Location: LCCOMB_X57_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[2]	=>  Location: LCCOMB_X57_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[3]	=>  Location: LCCOMB_X57_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[4]	=>  Location: LCCOMB_X57_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[5]	=>  Location: LCCOMB_X57_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[6]	=>  Location: LCCOMB_X57_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[7]	=>  Location: LCCOMB_X57_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[8]	=>  Location: LCCOMB_X57_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[9]	=>  Location: LCCOMB_X57_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwdata[15]	=>  Location: LCCOMB_X58_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_hwrite	=>  Location: LCCOMB_X57_Y12_N16,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[3]	=>  Location: LCCOMB_X57_Y12_N24,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[7]	=>  Location: LCCOMB_X58_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[6]	=>  Location: LCCOMB_X57_Y12_N30,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[5]	=>  Location: LCCOMB_X57_Y12_N28,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[2]	=>  Location: LCCOMB_X57_Y12_N22,	 I/O Standard: None,	 Current Strength: Default
// mem_ahb_haddr[4]	=>  Location: LCCOMB_X57_Y12_N26,	 I/O Standard: None,	 Current Strength: Default

//wire	gnd;
//wire	gnd;
//wire	vcc;
//wire	vcc;
wire	\bus_clock~clkctrl_outclk ;
wire	\bus_clock~input0 ;
//wire	devclrn;
tri1	devclrn;
//wire	devoe;
tri1	devoe;
tri1	devpor;
//wire	devpor;
//wire	\ext_dma_DMACBREQ[0]~output_o ;
//wire	\ext_dma_DMACBREQ[1]~output_o ;
//wire	\ext_dma_DMACBREQ[2]~output_o ;
//wire	\ext_dma_DMACBREQ[3]~output_o ;
wire	\ext_dma_DMACCLR[0]~input0 ;
wire	\ext_dma_DMACCLR[1]~input0 ;
wire	\ext_dma_DMACCLR[2]~input0 ;
wire	\ext_dma_DMACCLR[3]~input0 ;
//wire	\ext_dma_DMACLBREQ[0]~output_o ;
//wire	\ext_dma_DMACLBREQ[1]~output_o ;
//wire	\ext_dma_DMACLBREQ[2]~output_o ;
//wire	\ext_dma_DMACLBREQ[3]~output_o ;
//wire	\ext_dma_DMACLSREQ[0]~output_o ;
//wire	\ext_dma_DMACLSREQ[1]~output_o ;
//wire	\ext_dma_DMACLSREQ[2]~output_o ;
//wire	\ext_dma_DMACLSREQ[3]~output_o ;
//wire	\ext_dma_DMACSREQ[0]~output_o ;
//wire	\ext_dma_DMACSREQ[1]~output_o ;
//wire	\ext_dma_DMACSREQ[2]~output_o ;
//wire	\ext_dma_DMACSREQ[3]~output_o ;
wire	\ext_dma_DMACTC[0]~input0 ;
wire	\ext_dma_DMACTC[1]~input0 ;
wire	\ext_dma_DMACTC[2]~input0 ;
wire	\ext_dma_DMACTC[3]~input0 ;
//wire	\i2c_scl~output_o ;
wire	\i2c_scl~input_o ;
//wire	\i2c_sda~output_o ;
wire	\i2c_sda~input_o ;
//wire	\local_int[0]~output_o ;
//wire	\local_int[1]~output_o ;
//wire	\local_int[2]~output_o ;
//wire	\local_int[3]~output_o ;
wire	\mem_ahb_haddr[0]~input0 ;
wire	\mem_ahb_haddr[10]~input0 ;
wire	\mem_ahb_haddr[11]~input0 ;
wire	\mem_ahb_haddr[12]~input0 ;
wire	\mem_ahb_haddr[13]~input0 ;
wire	\mem_ahb_haddr[14]~input0 ;
wire	\mem_ahb_haddr[15]~input0 ;
wire	\mem_ahb_haddr[16]~input0 ;
wire	\mem_ahb_haddr[17]~input0 ;
wire	\mem_ahb_haddr[18]~input0 ;
wire	\mem_ahb_haddr[19]~input0 ;
wire	\mem_ahb_haddr[1]~input0 ;
wire	\mem_ahb_haddr[20]~input0 ;
wire	\mem_ahb_haddr[21]~input0 ;
wire	\mem_ahb_haddr[22]~input0 ;
wire	\mem_ahb_haddr[23]~input0 ;
wire	\mem_ahb_haddr[24]~input0 ;
wire	\mem_ahb_haddr[25]~input0 ;
wire	\mem_ahb_haddr[26]~input0 ;
wire	\mem_ahb_haddr[27]~input0 ;
wire	\mem_ahb_haddr[28]~input0 ;
wire	\mem_ahb_haddr[29]~input0 ;
wire	\mem_ahb_haddr[2]~input0 ;
wire	\mem_ahb_haddr[30]~input0 ;
wire	\mem_ahb_haddr[31]~input0 ;
wire	\mem_ahb_haddr[3]~input0 ;
wire	\mem_ahb_haddr[4]~input0 ;
wire	\mem_ahb_haddr[5]~input0 ;
wire	\mem_ahb_haddr[6]~input0 ;
wire	\mem_ahb_haddr[7]~input0 ;
wire	\mem_ahb_haddr[8]~input0 ;
wire	\mem_ahb_haddr[9]~input0 ;
wire	\mem_ahb_hburst[0]~input0 ;
wire	\mem_ahb_hburst[1]~input0 ;
wire	\mem_ahb_hburst[2]~input0 ;
//wire	\mem_ahb_hrdata[0]~output_o ;
//wire	\mem_ahb_hrdata[10]~output_o ;
//wire	\mem_ahb_hrdata[11]~output_o ;
//wire	\mem_ahb_hrdata[12]~output_o ;
//wire	\mem_ahb_hrdata[13]~output_o ;
//wire	\mem_ahb_hrdata[14]~output_o ;
//wire	\mem_ahb_hrdata[15]~output_o ;
//wire	\mem_ahb_hrdata[16]~output_o ;
//wire	\mem_ahb_hrdata[17]~output_o ;
//wire	\mem_ahb_hrdata[18]~output_o ;
//wire	\mem_ahb_hrdata[19]~output_o ;
//wire	\mem_ahb_hrdata[1]~output_o ;
//wire	\mem_ahb_hrdata[20]~output_o ;
//wire	\mem_ahb_hrdata[21]~output_o ;
//wire	\mem_ahb_hrdata[22]~output_o ;
//wire	\mem_ahb_hrdata[23]~output_o ;
//wire	\mem_ahb_hrdata[24]~output_o ;
//wire	\mem_ahb_hrdata[25]~output_o ;
//wire	\mem_ahb_hrdata[26]~output_o ;
//wire	\mem_ahb_hrdata[27]~output_o ;
//wire	\mem_ahb_hrdata[28]~output_o ;
//wire	\mem_ahb_hrdata[29]~output_o ;
//wire	\mem_ahb_hrdata[2]~output_o ;
//wire	\mem_ahb_hrdata[30]~output_o ;
//wire	\mem_ahb_hrdata[31]~output_o ;
//wire	\mem_ahb_hrdata[3]~output_o ;
//wire	\mem_ahb_hrdata[4]~output_o ;
//wire	\mem_ahb_hrdata[5]~output_o ;
//wire	\mem_ahb_hrdata[6]~output_o ;
//wire	\mem_ahb_hrdata[7]~output_o ;
//wire	\mem_ahb_hrdata[8]~output_o ;
//wire	\mem_ahb_hrdata[9]~output_o ;
//wire	\mem_ahb_hreadyout~output_o ;
wire	\mem_ahb_hready~input0 ;
//wire	\mem_ahb_hresp~output_o ;
wire	\mem_ahb_hsize[0]~input0 ;
wire	\mem_ahb_hsize[1]~input0 ;
wire	\mem_ahb_hsize[2]~input0 ;
wire	\mem_ahb_htrans[0]~input0 ;
wire	\mem_ahb_htrans[1]~input0 ;
wire	\mem_ahb_hwdata[0]~input0 ;
wire	\mem_ahb_hwdata[10]~input0 ;
wire	\mem_ahb_hwdata[11]~input0 ;
wire	\mem_ahb_hwdata[12]~input0 ;
wire	\mem_ahb_hwdata[13]~input0 ;
wire	\mem_ahb_hwdata[14]~input0 ;
wire	\mem_ahb_hwdata[15]~input0 ;
wire	\mem_ahb_hwdata[16]~input0 ;
wire	\mem_ahb_hwdata[17]~input0 ;
wire	\mem_ahb_hwdata[18]~input0 ;
wire	\mem_ahb_hwdata[19]~input0 ;
wire	\mem_ahb_hwdata[1]~input0 ;
wire	\mem_ahb_hwdata[20]~input0 ;
wire	\mem_ahb_hwdata[21]~input0 ;
wire	\mem_ahb_hwdata[22]~input0 ;
wire	\mem_ahb_hwdata[23]~input0 ;
wire	\mem_ahb_hwdata[24]~input0 ;
wire	\mem_ahb_hwdata[25]~input0 ;
wire	\mem_ahb_hwdata[26]~input0 ;
wire	\mem_ahb_hwdata[27]~input0 ;
wire	\mem_ahb_hwdata[28]~input0 ;
wire	\mem_ahb_hwdata[29]~input0 ;
wire	\mem_ahb_hwdata[2]~input0 ;
wire	\mem_ahb_hwdata[30]~input0 ;
wire	\mem_ahb_hwdata[31]~input0 ;
wire	\mem_ahb_hwdata[3]~input0 ;
wire	\mem_ahb_hwdata[4]~input0 ;
wire	\mem_ahb_hwdata[5]~input0 ;
wire	\mem_ahb_hwdata[6]~input0 ;
wire	\mem_ahb_hwdata[7]~input0 ;
wire	\mem_ahb_hwdata[8]~input0 ;
wire	\mem_ahb_hwdata[9]~input0 ;
wire	\mem_ahb_hwrite~input0 ;
wire	\resetn~clkctrl_outclk ;
wire	\resetn~input0 ;
//wire	\slave_ahb_haddr[0]~output_o ;
//wire	\slave_ahb_haddr[10]~output_o ;
//wire	\slave_ahb_haddr[11]~output_o ;
//wire	\slave_ahb_haddr[12]~output_o ;
//wire	\slave_ahb_haddr[13]~output_o ;
//wire	\slave_ahb_haddr[14]~output_o ;
//wire	\slave_ahb_haddr[15]~output_o ;
//wire	\slave_ahb_haddr[16]~output_o ;
//wire	\slave_ahb_haddr[17]~output_o ;
//wire	\slave_ahb_haddr[18]~output_o ;
//wire	\slave_ahb_haddr[19]~output_o ;
//wire	\slave_ahb_haddr[1]~output_o ;
//wire	\slave_ahb_haddr[20]~output_o ;
//wire	\slave_ahb_haddr[21]~output_o ;
//wire	\slave_ahb_haddr[22]~output_o ;
//wire	\slave_ahb_haddr[23]~output_o ;
//wire	\slave_ahb_haddr[24]~output_o ;
//wire	\slave_ahb_haddr[25]~output_o ;
//wire	\slave_ahb_haddr[26]~output_o ;
//wire	\slave_ahb_haddr[27]~output_o ;
//wire	\slave_ahb_haddr[28]~output_o ;
//wire	\slave_ahb_haddr[29]~output_o ;
//wire	\slave_ahb_haddr[2]~output_o ;
//wire	\slave_ahb_haddr[30]~output_o ;
//wire	\slave_ahb_haddr[31]~output_o ;
//wire	\slave_ahb_haddr[3]~output_o ;
//wire	\slave_ahb_haddr[4]~output_o ;
//wire	\slave_ahb_haddr[5]~output_o ;
//wire	\slave_ahb_haddr[6]~output_o ;
//wire	\slave_ahb_haddr[7]~output_o ;
//wire	\slave_ahb_haddr[8]~output_o ;
//wire	\slave_ahb_haddr[9]~output_o ;
//wire	\slave_ahb_hburst[0]~output_o ;
//wire	\slave_ahb_hburst[1]~output_o ;
//wire	\slave_ahb_hburst[2]~output_o ;
wire	\slave_ahb_hrdata[0]~input0 ;
wire	\slave_ahb_hrdata[10]~input0 ;
wire	\slave_ahb_hrdata[11]~input0 ;
wire	\slave_ahb_hrdata[12]~input0 ;
wire	\slave_ahb_hrdata[13]~input0 ;
wire	\slave_ahb_hrdata[14]~input0 ;
wire	\slave_ahb_hrdata[15]~input0 ;
wire	\slave_ahb_hrdata[16]~input0 ;
wire	\slave_ahb_hrdata[17]~input0 ;
wire	\slave_ahb_hrdata[18]~input0 ;
wire	\slave_ahb_hrdata[19]~input0 ;
wire	\slave_ahb_hrdata[1]~input0 ;
wire	\slave_ahb_hrdata[20]~input0 ;
wire	\slave_ahb_hrdata[21]~input0 ;
wire	\slave_ahb_hrdata[22]~input0 ;
wire	\slave_ahb_hrdata[23]~input0 ;
wire	\slave_ahb_hrdata[24]~input0 ;
wire	\slave_ahb_hrdata[25]~input0 ;
wire	\slave_ahb_hrdata[26]~input0 ;
wire	\slave_ahb_hrdata[27]~input0 ;
wire	\slave_ahb_hrdata[28]~input0 ;
wire	\slave_ahb_hrdata[29]~input0 ;
wire	\slave_ahb_hrdata[2]~input0 ;
wire	\slave_ahb_hrdata[30]~input0 ;
wire	\slave_ahb_hrdata[31]~input0 ;
wire	\slave_ahb_hrdata[3]~input0 ;
wire	\slave_ahb_hrdata[4]~input0 ;
wire	\slave_ahb_hrdata[5]~input0 ;
wire	\slave_ahb_hrdata[6]~input0 ;
wire	\slave_ahb_hrdata[7]~input0 ;
wire	\slave_ahb_hrdata[8]~input0 ;
wire	\slave_ahb_hrdata[9]~input0 ;
//wire	\slave_ahb_hready~output_o ;
wire	\slave_ahb_hreadyout~input0 ;
wire	\slave_ahb_hresp~input0 ;
//wire	\slave_ahb_hsel~output_o ;
//wire	\slave_ahb_hsize[0]~output_o ;
//wire	\slave_ahb_hsize[1]~output_o ;
//wire	\slave_ahb_hsize[2]~output_o ;
//wire	\slave_ahb_htrans[0]~output_o ;
//wire	\slave_ahb_htrans[1]~output_o ;
//wire	\slave_ahb_hwdata[0]~output_o ;
//wire	\slave_ahb_hwdata[10]~output_o ;
//wire	\slave_ahb_hwdata[11]~output_o ;
//wire	\slave_ahb_hwdata[12]~output_o ;
//wire	\slave_ahb_hwdata[13]~output_o ;
//wire	\slave_ahb_hwdata[14]~output_o ;
//wire	\slave_ahb_hwdata[15]~output_o ;
//wire	\slave_ahb_hwdata[16]~output_o ;
//wire	\slave_ahb_hwdata[17]~output_o ;
//wire	\slave_ahb_hwdata[18]~output_o ;
//wire	\slave_ahb_hwdata[19]~output_o ;
//wire	\slave_ahb_hwdata[1]~output_o ;
//wire	\slave_ahb_hwdata[20]~output_o ;
//wire	\slave_ahb_hwdata[21]~output_o ;
//wire	\slave_ahb_hwdata[22]~output_o ;
//wire	\slave_ahb_hwdata[23]~output_o ;
//wire	\slave_ahb_hwdata[24]~output_o ;
//wire	\slave_ahb_hwdata[25]~output_o ;
//wire	\slave_ahb_hwdata[26]~output_o ;
//wire	\slave_ahb_hwdata[27]~output_o ;
//wire	\slave_ahb_hwdata[28]~output_o ;
//wire	\slave_ahb_hwdata[29]~output_o ;
//wire	\slave_ahb_hwdata[2]~output_o ;
//wire	\slave_ahb_hwdata[30]~output_o ;
//wire	\slave_ahb_hwdata[31]~output_o ;
//wire	\slave_ahb_hwdata[3]~output_o ;
//wire	\slave_ahb_hwdata[4]~output_o ;
//wire	\slave_ahb_hwdata[5]~output_o ;
//wire	\slave_ahb_hwdata[6]~output_o ;
//wire	\slave_ahb_hwdata[7]~output_o ;
//wire	\slave_ahb_hwdata[8]~output_o ;
//wire	\slave_ahb_hwdata[9]~output_o ;
//wire	\slave_ahb_hwrite~output_o ;
wire	\stop~input0 ;
wire	\sys_clock~clkctrl_outclk ;
wire	\sys_clock~input0 ;
wire	\u_ahb2apb|Selector0~0_combout ;
wire	\u_ahb2apb|Selector17~0_combout ;
wire	\u_ahb2apb|always0~0_combout ;
wire	\u_ahb2apb|always2~0_combout ;
wire	\u_ahb2apb|apbState.apbIdle~q ;
wire	\u_ahb2apb|apbState.apbSetup~q ;
wire	\u_ahb2apb|comb~0_combout ;
wire	[7:0] \u_ahb2apb|haddr ;
//wire	\u_ahb2apb|haddr [0];
//wire	\u_ahb2apb|haddr [1];
//wire	\u_ahb2apb|haddr [2];
wire	\u_ahb2apb|haddr[2]~feeder_combout ;
//wire	\u_ahb2apb|haddr [3];
//wire	\u_ahb2apb|haddr [4];
wire	\u_ahb2apb|haddr[4]~feeder_combout ;
//wire	\u_ahb2apb|haddr [5];
wire	\u_ahb2apb|haddr[5]~feeder_combout ;
//wire	\u_ahb2apb|haddr [6];
wire	\u_ahb2apb|haddr[6]~feeder_combout ;
//wire	\u_ahb2apb|haddr [7];
wire	\u_ahb2apb|haddr[7]~feeder_combout ;
wire	\u_ahb2apb|hdone~0_combout ;
wire	\u_ahb2apb|hdone~q ;
wire	\u_ahb2apb|hreadyout~0_combout ;
wire	\u_ahb2apb|hreadyout~q ;
wire	\u_ahb2apb|hwrite~feeder_combout ;
wire	\u_ahb2apb|hwrite~q ;
wire	[7:0] \u_ahb2apb|paddr ;
//wire	\u_ahb2apb|paddr [0];
//wire	\u_ahb2apb|paddr [1];
//wire	\u_ahb2apb|paddr [2];
//wire	\u_ahb2apb|paddr [3];
//wire	\u_ahb2apb|paddr [4];
//wire	\u_ahb2apb|paddr [5];
wire	\u_ahb2apb|paddr[5]~0_combout ;
//wire	\u_ahb2apb|paddr [6];
//wire	\u_ahb2apb|paddr [7];
wire	\u_ahb2apb|pdone~0_combout ;
wire	\u_ahb2apb|pdone~q ;
wire	\u_ahb2apb|penable~q ;
wire	[31:0] \u_ahb2apb|prdata ;
//wire	\u_ahb2apb|prdata [0];
//wire	\u_ahb2apb|prdata [10];
//wire	\u_ahb2apb|prdata [11];
//wire	\u_ahb2apb|prdata [12];
//wire	\u_ahb2apb|prdata [13];
//wire	\u_ahb2apb|prdata [14];
wire	\u_ahb2apb|prdata[14]~feeder_combout ;
//wire	\u_ahb2apb|prdata [15];
//wire	\u_ahb2apb|prdata [16];
//wire	\u_ahb2apb|prdata [17];
//wire	\u_ahb2apb|prdata [18];
//wire	\u_ahb2apb|prdata [19];
//wire	\u_ahb2apb|prdata [1];
wire	\u_ahb2apb|prdata[1]~feeder_combout ;
//wire	\u_ahb2apb|prdata [20];
//wire	\u_ahb2apb|prdata [21];
//wire	\u_ahb2apb|prdata [22];
//wire	\u_ahb2apb|prdata [23];
//wire	\u_ahb2apb|prdata [24];
//wire	\u_ahb2apb|prdata [25];
//wire	\u_ahb2apb|prdata [26];
//wire	\u_ahb2apb|prdata [27];
//wire	\u_ahb2apb|prdata [28];
//wire	\u_ahb2apb|prdata [29];
//wire	\u_ahb2apb|prdata [2];
wire	\u_ahb2apb|prdata[2]~feeder_combout ;
//wire	\u_ahb2apb|prdata [30];
//wire	\u_ahb2apb|prdata [31];
//wire	\u_ahb2apb|prdata [3];
wire	\u_ahb2apb|prdata[3]~feeder_combout ;
//wire	\u_ahb2apb|prdata [4];
wire	\u_ahb2apb|prdata[4]~feeder_combout ;
//wire	\u_ahb2apb|prdata [5];
wire	\u_ahb2apb|prdata[5]~feeder_combout ;
//wire	\u_ahb2apb|prdata [6];
wire	\u_ahb2apb|prdata[6]~feeder_combout ;
//wire	\u_ahb2apb|prdata [7];
wire	\u_ahb2apb|prdata[7]~feeder_combout ;
//wire	\u_ahb2apb|prdata [8];
wire	\u_ahb2apb|prdata[8]~feeder_combout ;
//wire	\u_ahb2apb|prdata [9];
wire	\u_ahb2apb|prdata[9]~feeder_combout ;
wire	\u_ahb2apb|psel~0_combout ;
wire	\u_ahb2apb|psel~q ;
wire	\u_ahb2apb|pvalid~q ;
wire	\u_ahb2apb|pwrite~q ;
wire	\u_i2c|reg_inst|Equal0~0_combout ;
wire	\u_i2c|reg_inst|Equal1~0_combout ;
wire	\u_i2c|reg_inst|Equal3~0_combout ;
wire	\u_i2c|reg_inst|Equal3~1_combout ;
wire	\u_i2c|reg_inst|I2C_CR_ACK~q ;
wire	\u_i2c|reg_inst|I2C_CR_IACK~0_combout ;
wire	\u_i2c|reg_inst|I2C_CR_IACK~q ;
wire	\u_i2c|reg_inst|I2C_CR_STA~q ;
wire	\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ;
wire	\u_i2c|reg_inst|I2C_CTR_IEN~q ;
wire	\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ;
wire	[9:0] \u_i2c|reg_inst|I2C_OAR_ADD ;
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [0];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [1];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [2];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [3];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [4];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [5];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [6];
wire	\u_i2c|reg_inst|I2C_OAR_ADD[6]~feeder_combout ;
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [7];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [8];
//wire	\u_i2c|reg_inst|I2C_OAR_ADD [9];
wire	[15:0] \u_i2c|reg_inst|I2C_PRER ;
//wire	\u_i2c|reg_inst|I2C_PRER [0];
wire	\u_i2c|reg_inst|I2C_PRER[0]~0_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [10];
wire	\u_i2c|reg_inst|I2C_PRER[10]~5_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[10]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [11];
wire	\u_i2c|reg_inst|I2C_PRER[11]~7_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[11]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [12];
wire	\u_i2c|reg_inst|I2C_PRER[12]~9_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[12]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [13];
wire	\u_i2c|reg_inst|I2C_PRER[13]~11_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[13]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [14];
wire	\u_i2c|reg_inst|I2C_PRER[14]~13_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[14]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [15];
wire	\u_i2c|reg_inst|I2C_PRER[15]~15_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[15]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [1];
wire	\u_i2c|reg_inst|I2C_PRER[1]~2_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [2];
wire	\u_i2c|reg_inst|I2C_PRER[2]~4_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[2]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [3];
wire	\u_i2c|reg_inst|I2C_PRER[3]~6_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[3]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [4];
wire	\u_i2c|reg_inst|I2C_PRER[4]~8_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[4]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [5];
wire	\u_i2c|reg_inst|I2C_PRER[5]~10_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[5]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [6];
wire	\u_i2c|reg_inst|I2C_PRER[6]~12_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[6]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [7];
wire	\u_i2c|reg_inst|I2C_PRER[7]~14_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[7]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [8];
wire	\u_i2c|reg_inst|I2C_PRER[8]~1_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[8]~_wirecell_combout ;
//wire	\u_i2c|reg_inst|I2C_PRER [9];
wire	\u_i2c|reg_inst|I2C_PRER[9]~3_combout ;
wire	\u_i2c|reg_inst|I2C_PRER[9]~_wirecell_combout ;
wire	\u_i2c|reg_inst|I2C_SR_ADDR~0_combout ;
wire	\u_i2c|reg_inst|I2C_SR_ADDR~q ;
wire	\u_i2c|reg_inst|I2C_SR_MASTER~0_combout ;
wire	\u_i2c|reg_inst|I2C_SR_MASTER~q ;
wire	\u_i2c|reg_inst|I2C_SR_RXNE~0_combout ;
wire	\u_i2c|reg_inst|I2C_SR_RXNE~q ;
wire	\u_i2c|reg_inst|I2C_SR_TXE~0_combout ;
wire	\u_i2c|reg_inst|I2C_SR_TXE~1_combout ;
wire	\u_i2c|reg_inst|I2C_SR_TXE~2_combout ;
wire	\u_i2c|reg_inst|I2C_SR_TXE~q ;
wire	[7:0] \u_i2c|reg_inst|I2C_TXR ;
//wire	\u_i2c|reg_inst|I2C_TXR [0];
wire	\u_i2c|reg_inst|I2C_TXR[0]~feeder_combout ;
//wire	\u_i2c|reg_inst|I2C_TXR [1];
wire	\u_i2c|reg_inst|I2C_TXR[1]~feeder_combout ;
//wire	\u_i2c|reg_inst|I2C_TXR [2];
//wire	\u_i2c|reg_inst|I2C_TXR [3];
//wire	\u_i2c|reg_inst|I2C_TXR [4];
//wire	\u_i2c|reg_inst|I2C_TXR [5];
//wire	\u_i2c|reg_inst|I2C_TXR [6];
wire	\u_i2c|reg_inst|I2C_TXR[6]~feeder_combout ;
//wire	\u_i2c|reg_inst|I2C_TXR [7];
wire	\u_i2c|reg_inst|I2C_TXR[7]~feeder_combout ;
wire	\u_i2c|reg_inst|I2C_TXR_Set~q ;
wire	\u_i2c|reg_inst|always0~0_combout ;
wire	\u_i2c|reg_inst|always11~0_combout ;
wire	\u_i2c|reg_inst|always11~1_combout ;
wire	\u_i2c|reg_inst|always11~2_combout ;
wire	\u_i2c|reg_inst|always11~3_combout ;
wire	\u_i2c|reg_inst|always11~4_combout ;
wire	\u_i2c|reg_inst|always1~0_combout ;
wire	\u_i2c|reg_inst|always2~0_combout ;
wire	\u_i2c|reg_inst|always3~0_combout ;
wire	\u_i2c|reg_inst|always4~0_combout ;
wire	\u_i2c|reg_inst|always5~0_combout ;
wire	[31:0] \u_i2c|reg_inst|apb_prdata ;
//wire	\u_i2c|reg_inst|apb_prdata [0];
//wire	\u_i2c|reg_inst|apb_prdata [10];
//wire	\u_i2c|reg_inst|apb_prdata [11];
//wire	\u_i2c|reg_inst|apb_prdata [12];
//wire	\u_i2c|reg_inst|apb_prdata [13];
//wire	\u_i2c|reg_inst|apb_prdata [14];
//wire	\u_i2c|reg_inst|apb_prdata [15];
//wire	\u_i2c|reg_inst|apb_prdata [16];
//wire	\u_i2c|reg_inst|apb_prdata [17];
//wire	\u_i2c|reg_inst|apb_prdata [18];
//wire	\u_i2c|reg_inst|apb_prdata [19];
//wire	\u_i2c|reg_inst|apb_prdata [1];
//wire	\u_i2c|reg_inst|apb_prdata [20];
//wire	\u_i2c|reg_inst|apb_prdata [21];
//wire	\u_i2c|reg_inst|apb_prdata [22];
//wire	\u_i2c|reg_inst|apb_prdata [23];
//wire	\u_i2c|reg_inst|apb_prdata [24];
//wire	\u_i2c|reg_inst|apb_prdata [25];
//wire	\u_i2c|reg_inst|apb_prdata [26];
//wire	\u_i2c|reg_inst|apb_prdata [27];
//wire	\u_i2c|reg_inst|apb_prdata [28];
//wire	\u_i2c|reg_inst|apb_prdata [29];
//wire	\u_i2c|reg_inst|apb_prdata [2];
//wire	\u_i2c|reg_inst|apb_prdata [30];
//wire	\u_i2c|reg_inst|apb_prdata [31];
//wire	\u_i2c|reg_inst|apb_prdata [3];
//wire	\u_i2c|reg_inst|apb_prdata [4];
//wire	\u_i2c|reg_inst|apb_prdata [5];
wire	\u_i2c|reg_inst|apb_prdata[5]~0_combout ;
wire	\u_i2c|reg_inst|apb_prdata[5]~1_combout ;
//wire	\u_i2c|reg_inst|apb_prdata [6];
//wire	\u_i2c|reg_inst|apb_prdata [7];
//wire	\u_i2c|reg_inst|apb_prdata [8];
//wire	\u_i2c|reg_inst|apb_prdata [9];
wire	\u_i2c|reg_inst|apb_prdata~10_combout ;
wire	\u_i2c|reg_inst|apb_prdata~11_combout ;
wire	\u_i2c|reg_inst|apb_prdata~12_combout ;
wire	\u_i2c|reg_inst|apb_prdata~13_combout ;
wire	\u_i2c|reg_inst|apb_prdata~14_combout ;
wire	\u_i2c|reg_inst|apb_prdata~15_combout ;
wire	\u_i2c|reg_inst|apb_prdata~16_combout ;
wire	\u_i2c|reg_inst|apb_prdata~17_combout ;
wire	\u_i2c|reg_inst|apb_prdata~18_combout ;
wire	\u_i2c|reg_inst|apb_prdata~19_combout ;
wire	\u_i2c|reg_inst|apb_prdata~20_combout ;
wire	\u_i2c|reg_inst|apb_prdata~21_combout ;
wire	\u_i2c|reg_inst|apb_prdata~22_combout ;
wire	\u_i2c|reg_inst|apb_prdata~23_combout ;
wire	\u_i2c|reg_inst|apb_prdata~24_combout ;
wire	\u_i2c|reg_inst|apb_prdata~25_combout ;
wire	\u_i2c|reg_inst|apb_prdata~26_combout ;
wire	\u_i2c|reg_inst|apb_prdata~27_combout ;
wire	\u_i2c|reg_inst|apb_prdata~28_combout ;
wire	\u_i2c|reg_inst|apb_prdata~29_combout ;
wire	\u_i2c|reg_inst|apb_prdata~2_combout ;
wire	\u_i2c|reg_inst|apb_prdata~30_combout ;
wire	\u_i2c|reg_inst|apb_prdata~31_combout ;
wire	\u_i2c|reg_inst|apb_prdata~32_combout ;
wire	\u_i2c|reg_inst|apb_prdata~33_combout ;
wire	\u_i2c|reg_inst|apb_prdata~34_combout ;
wire	\u_i2c|reg_inst|apb_prdata~35_combout ;
wire	\u_i2c|reg_inst|apb_prdata~3_combout ;
wire	\u_i2c|reg_inst|apb_prdata~4_combout ;
wire	\u_i2c|reg_inst|apb_prdata~5_combout ;
wire	\u_i2c|reg_inst|apb_prdata~6_combout ;
wire	\u_i2c|reg_inst|apb_prdata~7_combout ;
wire	\u_i2c|reg_inst|apb_prdata~8_combout ;
wire	\u_i2c|reg_inst|apb_prdata~9_combout ;
wire	\u_i2c|reg_inst|apb_rd_en~0_combout ;
wire	\u_i2c|reg_inst|apb_wr_en~0_combout ;
wire	\u_i2c|scl_filter|Equal0~0_combout ;
wire	\u_i2c|scl_filter|Equal0~1_combout ;
wire	\u_i2c|scl_filter|Equal0~2_combout ;
wire	\u_i2c|scl_filter|Equal0~3_combout ;
wire	\u_i2c|scl_filter|Equal0~4_combout ;
wire	\u_i2c|scl_filter|LessThan0~0_combout ;
wire	\u_i2c|scl_filter|LessThan0~1_combout ;
wire	\u_i2c|scl_filter|LessThan0~2_combout ;
wire	\u_i2c|scl_filter|LessThan0~3_combout ;
wire	\u_i2c|scl_filter|LessThan0~4_combout ;
wire	\u_i2c|scl_filter|always3~0_combout ;
wire	[13:0] \u_i2c|scl_filter|filter_cnt ;
//wire	\u_i2c|scl_filter|filter_cnt [0];
wire	\u_i2c|scl_filter|filter_cnt[0]~14_combout ;
wire	\u_i2c|scl_filter|filter_cnt[0]~15 ;
//wire	\u_i2c|scl_filter|filter_cnt [10];
wire	\u_i2c|scl_filter|filter_cnt[10]~37_combout ;
wire	\u_i2c|scl_filter|filter_cnt[10]~38 ;
//wire	\u_i2c|scl_filter|filter_cnt [11];
wire	\u_i2c|scl_filter|filter_cnt[11]~39_combout ;
wire	\u_i2c|scl_filter|filter_cnt[11]~40 ;
//wire	\u_i2c|scl_filter|filter_cnt [12];
wire	\u_i2c|scl_filter|filter_cnt[12]~41_combout ;
wire	\u_i2c|scl_filter|filter_cnt[12]~42 ;
//wire	\u_i2c|scl_filter|filter_cnt [13];
wire	\u_i2c|scl_filter|filter_cnt[13]~43_combout ;
//wire	\u_i2c|scl_filter|filter_cnt [1];
wire	\u_i2c|scl_filter|filter_cnt[1]~16_combout ;
wire	\u_i2c|scl_filter|filter_cnt[1]~17 ;
wire	\u_i2c|scl_filter|filter_cnt[1]~21_combout ;
wire	\u_i2c|scl_filter|filter_cnt[1]~22_combout ;
//wire	\u_i2c|scl_filter|filter_cnt [2];
wire	\u_i2c|scl_filter|filter_cnt[2]~18_combout ;
wire	\u_i2c|scl_filter|filter_cnt[2]~19 ;
//wire	\u_i2c|scl_filter|filter_cnt [3];
wire	\u_i2c|scl_filter|filter_cnt[3]~23_combout ;
wire	\u_i2c|scl_filter|filter_cnt[3]~24 ;
//wire	\u_i2c|scl_filter|filter_cnt [4];
wire	\u_i2c|scl_filter|filter_cnt[4]~25_combout ;
wire	\u_i2c|scl_filter|filter_cnt[4]~26 ;
//wire	\u_i2c|scl_filter|filter_cnt [5];
wire	\u_i2c|scl_filter|filter_cnt[5]~27_combout ;
wire	\u_i2c|scl_filter|filter_cnt[5]~28 ;
//wire	\u_i2c|scl_filter|filter_cnt [6];
wire	\u_i2c|scl_filter|filter_cnt[6]~29_combout ;
wire	\u_i2c|scl_filter|filter_cnt[6]~30 ;
//wire	\u_i2c|scl_filter|filter_cnt [7];
wire	\u_i2c|scl_filter|filter_cnt[7]~31_combout ;
wire	\u_i2c|scl_filter|filter_cnt[7]~32 ;
//wire	\u_i2c|scl_filter|filter_cnt [8];
wire	\u_i2c|scl_filter|filter_cnt[8]~33_combout ;
wire	\u_i2c|scl_filter|filter_cnt[8]~34 ;
//wire	\u_i2c|scl_filter|filter_cnt [9];
wire	\u_i2c|scl_filter|filter_cnt[9]~35_combout ;
wire	\u_i2c|scl_filter|filter_cnt[9]~36 ;
wire	\u_i2c|scl_filter|filter_cnt~20_combout ;
wire	\u_i2c|scl_filter|filter_fall~0_combout ;
wire	\u_i2c|scl_filter|filter_fall~q ;
wire	\u_i2c|scl_filter|filter_out~0_combout ;
wire	\u_i2c|scl_filter|filter_out~q ;
wire	\u_i2c|scl_filter|filter_reg~q ;
wire	\u_i2c|scl_filter|filter_rise~0_combout ;
wire	\u_i2c|scl_filter|filter_rise~q ;
wire	\u_i2c|scl_filter|filter_sync~0_combout ;
wire	\u_i2c|scl_filter|filter_sync~q ;
wire	\u_i2c|sda_filter|LessThan0~0_combout ;
wire	\u_i2c|sda_filter|LessThan0~1_combout ;
wire	\u_i2c|sda_filter|LessThan0~2_combout ;
wire	\u_i2c|sda_filter|LessThan0~3_combout ;
wire	\u_i2c|sda_filter|LessThan0~4_combout ;
wire	\u_i2c|sda_filter|always3~0_combout ;
wire	[13:0] \u_i2c|sda_filter|filter_cnt ;
//wire	\u_i2c|sda_filter|filter_cnt [0];
wire	\u_i2c|sda_filter|filter_cnt[0]~14_combout ;
wire	\u_i2c|sda_filter|filter_cnt[0]~15 ;
//wire	\u_i2c|sda_filter|filter_cnt [10];
wire	\u_i2c|sda_filter|filter_cnt[10]~36_combout ;
wire	\u_i2c|sda_filter|filter_cnt[10]~37 ;
//wire	\u_i2c|sda_filter|filter_cnt [11];
wire	\u_i2c|sda_filter|filter_cnt[11]~38_combout ;
wire	\u_i2c|sda_filter|filter_cnt[11]~39 ;
//wire	\u_i2c|sda_filter|filter_cnt [12];
wire	\u_i2c|sda_filter|filter_cnt[12]~40_combout ;
wire	\u_i2c|sda_filter|filter_cnt[12]~41 ;
//wire	\u_i2c|sda_filter|filter_cnt [13];
wire	\u_i2c|sda_filter|filter_cnt[13]~42_combout ;
//wire	\u_i2c|sda_filter|filter_cnt [1];
wire	\u_i2c|sda_filter|filter_cnt[1]~16_combout ;
wire	\u_i2c|sda_filter|filter_cnt[1]~17 ;
//wire	\u_i2c|sda_filter|filter_cnt [2];
wire	\u_i2c|sda_filter|filter_cnt[2]~18_combout ;
wire	\u_i2c|sda_filter|filter_cnt[2]~19 ;
//wire	\u_i2c|sda_filter|filter_cnt [3];
wire	\u_i2c|sda_filter|filter_cnt[3]~22_combout ;
wire	\u_i2c|sda_filter|filter_cnt[3]~23 ;
//wire	\u_i2c|sda_filter|filter_cnt [4];
wire	\u_i2c|sda_filter|filter_cnt[4]~24_combout ;
wire	\u_i2c|sda_filter|filter_cnt[4]~25 ;
//wire	\u_i2c|sda_filter|filter_cnt [5];
wire	\u_i2c|sda_filter|filter_cnt[5]~26_combout ;
wire	\u_i2c|sda_filter|filter_cnt[5]~27 ;
//wire	\u_i2c|sda_filter|filter_cnt [6];
wire	\u_i2c|sda_filter|filter_cnt[6]~28_combout ;
wire	\u_i2c|sda_filter|filter_cnt[6]~29 ;
//wire	\u_i2c|sda_filter|filter_cnt [7];
wire	\u_i2c|sda_filter|filter_cnt[7]~30_combout ;
wire	\u_i2c|sda_filter|filter_cnt[7]~31 ;
//wire	\u_i2c|sda_filter|filter_cnt [8];
wire	\u_i2c|sda_filter|filter_cnt[8]~32_combout ;
wire	\u_i2c|sda_filter|filter_cnt[8]~33 ;
//wire	\u_i2c|sda_filter|filter_cnt [9];
wire	\u_i2c|sda_filter|filter_cnt[9]~21_combout ;
wire	\u_i2c|sda_filter|filter_cnt[9]~34_combout ;
wire	\u_i2c|sda_filter|filter_cnt[9]~35 ;
wire	\u_i2c|sda_filter|filter_cnt~20_combout ;
wire	\u_i2c|sda_filter|filter_fall~0_combout ;
wire	\u_i2c|sda_filter|filter_fall~q ;
wire	\u_i2c|sda_filter|filter_out~0_combout ;
wire	\u_i2c|sda_filter|filter_out~q ;
wire	\u_i2c|sda_filter|filter_reg~q ;
wire	\u_i2c|sda_filter|filter_rise~0_combout ;
wire	\u_i2c|sda_filter|filter_rise~q ;
wire	\u_i2c|sda_filter|filter_sync~0_combout ;
wire	\u_i2c|sda_filter|filter_sync~q ;
wire	\u_i2c|slave_inst|Equal2~0_combout ;
wire	\u_i2c|slave_inst|Equal2~1_combout ;
wire	\u_i2c|slave_inst|Equal2~2_combout ;
wire	\u_i2c|slave_inst|Equal2~3_combout ;
wire	\u_i2c|slave_inst|Equal2~4_combout ;
wire	\u_i2c|slave_inst|Equal3~0_combout ;
wire	\u_i2c|slave_inst|Equal3~1_combout ;
wire	\u_i2c|slave_inst|Equal3~2_combout ;
wire	\u_i2c|slave_inst|Equal3~3_combout ;
wire	[1:0] \u_i2c|slave_inst|addr_bytes ;
//wire	\u_i2c|slave_inst|addr_bytes [0];
//wire	\u_i2c|slave_inst|addr_bytes [1];
wire	\u_i2c|slave_inst|addr_bytes~1_combout ;
wire	\u_i2c|slave_inst|addr_bytes~2_combout ;
wire	\u_i2c|slave_inst|addr_bytes~3_combout ;
wire	\u_i2c|slave_inst|addr_bytes~4_combout ;
wire	\u_i2c|slave_inst|addr_match~0_combout ;
wire	\u_i2c|slave_inst|addr_match~1_combout ;
wire	\u_i2c|slave_inst|addr_match~2_combout ;
wire	\u_i2c|slave_inst|addr_match~3_combout ;
wire	\u_i2c|slave_inst|addr_match~4_combout ;
wire	\u_i2c|slave_inst|addr_match~5_combout ;
wire	\u_i2c|slave_inst|addr_match~6_combout ;
wire	\u_i2c|slave_inst|addr_match~7_combout ;
wire	\u_i2c|slave_inst|addr_match~q ;
wire	\u_i2c|slave_inst|addr_set~0_combout ;
wire	\u_i2c|slave_inst|always13~0_combout ;
wire	\u_i2c|slave_inst|always14~0_combout ;
wire	\u_i2c|slave_inst|always14~1_combout ;
wire	\u_i2c|slave_inst|always14~2_combout ;
wire	\u_i2c|slave_inst|always4~0_combout ;
wire	\u_i2c|slave_inst|always7~0_combout ;
wire	\u_i2c|slave_inst|always7~1_combout ;
wire	\u_i2c|slave_inst|always7~2_combout ;
wire	\u_i2c|slave_inst|always7~3_combout ;
wire	\u_i2c|slave_inst|always7~4_combout ;
wire	\u_i2c|slave_inst|always8~0_combout ;
wire	\u_i2c|slave_inst|always8~1_combout ;
wire	[2:0] \u_i2c|slave_inst|bit_cnt ;
//wire	\u_i2c|slave_inst|bit_cnt [0];
//wire	\u_i2c|slave_inst|bit_cnt [1];
//wire	\u_i2c|slave_inst|bit_cnt [2];
wire	\u_i2c|slave_inst|bit_cnt~0_combout ;
wire	\u_i2c|slave_inst|bit_cnt~1_combout ;
wire	\u_i2c|slave_inst|bit_cnt~2_combout ;
wire	\u_i2c|slave_inst|i2c_rd~0_combout ;
wire	\u_i2c|slave_inst|i2c_rd~1_combout ;
wire	\u_i2c|slave_inst|i2c_rd~q ;
wire	[7:0] \u_i2c|slave_inst|rx_data ;
//wire	\u_i2c|slave_inst|rx_data [0];
//wire	\u_i2c|slave_inst|rx_data [1];
//wire	\u_i2c|slave_inst|rx_data [2];
//wire	\u_i2c|slave_inst|rx_data [3];
//wire	\u_i2c|slave_inst|rx_data [4];
//wire	\u_i2c|slave_inst|rx_data [5];
//wire	\u_i2c|slave_inst|rx_data [6];
wire	\u_i2c|slave_inst|rx_data[6]~feeder_combout ;
//wire	\u_i2c|slave_inst|rx_data [7];
wire	\u_i2c|slave_inst|rx_not_empty_set~0_combout ;
wire	\u_i2c|slave_inst|rxack~0_combout ;
wire	\u_i2c|slave_inst|rxack~1_combout ;
wire	\u_i2c|slave_inst|rxack~q ;
wire	[15:0] \u_i2c|slave_inst|scl_cnt ;
//wire	\u_i2c|slave_inst|scl_cnt [0];
wire	\u_i2c|slave_inst|scl_cnt[0]~16_combout ;
wire	\u_i2c|slave_inst|scl_cnt[0]~17 ;
//wire	\u_i2c|slave_inst|scl_cnt [10];
wire	\u_i2c|slave_inst|scl_cnt[10]~37_combout ;
wire	\u_i2c|slave_inst|scl_cnt[10]~38 ;
//wire	\u_i2c|slave_inst|scl_cnt [11];
wire	\u_i2c|slave_inst|scl_cnt[11]~39_combout ;
wire	\u_i2c|slave_inst|scl_cnt[11]~40 ;
//wire	\u_i2c|slave_inst|scl_cnt [12];
wire	\u_i2c|slave_inst|scl_cnt[12]~41_combout ;
wire	\u_i2c|slave_inst|scl_cnt[12]~42 ;
//wire	\u_i2c|slave_inst|scl_cnt [13];
wire	\u_i2c|slave_inst|scl_cnt[13]~43_combout ;
wire	\u_i2c|slave_inst|scl_cnt[13]~44 ;
//wire	\u_i2c|slave_inst|scl_cnt [14];
wire	\u_i2c|slave_inst|scl_cnt[14]~45_combout ;
wire	\u_i2c|slave_inst|scl_cnt[14]~46 ;
//wire	\u_i2c|slave_inst|scl_cnt [15];
wire	\u_i2c|slave_inst|scl_cnt[15]~47_combout ;
//wire	\u_i2c|slave_inst|scl_cnt [1];
wire	\u_i2c|slave_inst|scl_cnt[1]~18_combout ;
wire	\u_i2c|slave_inst|scl_cnt[1]~19_combout ;
wire	\u_i2c|slave_inst|scl_cnt[1]~20 ;
//wire	\u_i2c|slave_inst|scl_cnt [2];
wire	\u_i2c|slave_inst|scl_cnt[2]~21_combout ;
wire	\u_i2c|slave_inst|scl_cnt[2]~22 ;
//wire	\u_i2c|slave_inst|scl_cnt [3];
wire	\u_i2c|slave_inst|scl_cnt[3]~23_combout ;
wire	\u_i2c|slave_inst|scl_cnt[3]~24 ;
//wire	\u_i2c|slave_inst|scl_cnt [4];
wire	\u_i2c|slave_inst|scl_cnt[4]~25_combout ;
wire	\u_i2c|slave_inst|scl_cnt[4]~26 ;
//wire	\u_i2c|slave_inst|scl_cnt [5];
wire	\u_i2c|slave_inst|scl_cnt[5]~27_combout ;
wire	\u_i2c|slave_inst|scl_cnt[5]~28 ;
//wire	\u_i2c|slave_inst|scl_cnt [6];
wire	\u_i2c|slave_inst|scl_cnt[6]~29_combout ;
wire	\u_i2c|slave_inst|scl_cnt[6]~30 ;
//wire	\u_i2c|slave_inst|scl_cnt [7];
wire	\u_i2c|slave_inst|scl_cnt[7]~31_combout ;
wire	\u_i2c|slave_inst|scl_cnt[7]~32 ;
//wire	\u_i2c|slave_inst|scl_cnt [8];
wire	\u_i2c|slave_inst|scl_cnt[8]~33_combout ;
wire	\u_i2c|slave_inst|scl_cnt[8]~34 ;
//wire	\u_i2c|slave_inst|scl_cnt [9];
wire	\u_i2c|slave_inst|scl_cnt[9]~35_combout ;
wire	\u_i2c|slave_inst|scl_cnt[9]~36 ;
wire	\u_i2c|slave_inst|scl_oe~0_combout ;
wire	\u_i2c|slave_inst|scl_oe~1_combout ;
wire	\u_i2c|slave_inst|scl_oe~2_combout ;
wire	\u_i2c|slave_inst|scl_oe~q ;
wire	\u_i2c|slave_inst|sda_oe~0_combout ;
wire	\u_i2c|slave_inst|sda_oe~1_combout ;
wire	\u_i2c|slave_inst|sda_oe~2_combout ;
wire	\u_i2c|slave_inst|sda_oe~3_combout ;
wire	\u_i2c|slave_inst|sda_oe~q ;
wire	\u_i2c|slave_inst|sda_val~0_combout ;
wire	\u_i2c|slave_inst|sda_val~q ;
wire	[7:0] \u_i2c|slave_inst|shift_data ;
//wire	\u_i2c|slave_inst|shift_data [0];
wire	\u_i2c|slave_inst|shift_data[0]~10_combout ;
//wire	\u_i2c|slave_inst|shift_data [1];
//wire	\u_i2c|slave_inst|shift_data [2];
//wire	\u_i2c|slave_inst|shift_data [3];
//wire	\u_i2c|slave_inst|shift_data [4];
//wire	\u_i2c|slave_inst|shift_data [5];
//wire	\u_i2c|slave_inst|shift_data [6];
//wire	\u_i2c|slave_inst|shift_data [7];
wire	\u_i2c|slave_inst|shift_data~2_combout ;
wire	\u_i2c|slave_inst|shift_data~3_combout ;
wire	\u_i2c|slave_inst|shift_data~4_combout ;
wire	\u_i2c|slave_inst|shift_data~5_combout ;
wire	\u_i2c|slave_inst|shift_data~6_combout ;
wire	\u_i2c|slave_inst|shift_data~7_combout ;
wire	\u_i2c|slave_inst|shift_data~8_combout ;
wire	\u_i2c|slave_inst|shift_data~9_combout ;
wire	\u_i2c|slave_inst|slave_state.I2C_ACK~q ;
wire	\u_i2c|slave_inst|slave_state.I2C_READ~q ;
wire	\u_i2c|slave_inst|slave_state.I2C_START~q ;
wire	\u_i2c|slave_inst|slave_state.I2C_STOP~q ;
wire	\u_i2c|slave_inst|slave_state.I2C_WRITE~q ;
wire	\u_i2c|slave_inst|slave_state~13_combout ;
wire	\u_i2c|slave_inst|slave_state~14_combout ;
wire	\u_i2c|slave_inst|slave_state~15_combout ;
wire	\u_i2c|slave_inst|slave_state~16_combout ;
wire	\u_i2c|slave_inst|slave_state~17_combout ;
wire	\u_i2c|slave_inst|slave_state~18_combout ;
wire	\u_i2c|slave_inst|slave_state~19_combout ;
wire	\u_i2c|slave_inst|slave_state~20_combout ;
wire	\u_i2c|slave_inst|slave_state~21_combout ;
wire	\u_i2c|slave_inst|slave_state~22_combout ;
wire	\u_i2c|slave_inst|slave_state~23_combout ;
wire	\u_i2c|slave_inst|slave_state~24_combout ;
wire	\u_i2c|slave_inst|slave_state~25_combout ;
wire	\u_i2c|slave_inst|slave_state~26_combout ;
wire	\u_i2c|slave_inst|slave_state~27_combout ;
wire	\u_i2c|slave_inst|slave_state~28_combout ;
wire	\u_i2c|slave_inst|slave_state~29_combout ;
wire	\u_i2c|slave_inst|slave_state~30_combout ;
wire	\u_i2c|slave_inst|slave_state~31_combout ;
wire	\u_i2c|slave_inst|slave_state~32_combout ;
wire	\u_i2c|slave_inst|tip~2_combout ;
wire	\u_i2c|slave_inst|tip~3_combout ;
wire	\u_i2c|slave_inst|tip~q ;
wire	\u_i2c|slave_inst|tx_empty_clr~0_combout ;
wire	\u_i2c|slave_inst|tx_empty_clr~1_combout ;
wire	\u_i2c|slave_inst|tx_pending~1_combout ;
wire	\u_i2c|slave_inst|tx_pending~2_combout ;
wire	\u_i2c|slave_inst|tx_pending~q ;
wire	\u_i2c|slave_inst|tx_shifting_clr~combout ;
wire	\u_i2c|slave_inst|tx_shifting~0_combout ;
wire	\u_i2c|slave_inst|tx_shifting~q ;
wire	unknown;
wire	unknown;
wire	\~ALTERA_ASDO_DATA1~~ibuf_o ;
wire	\~ALTERA_ASDO_DATA1~~padout ;
wire	\~ALTERA_DATA0~~ibuf_o ;
wire	\~ALTERA_DATA0~~padout ;
wire	\~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire	\~ALTERA_FLASH_nCE_nCSO~~padout ;

wire vcc;
wire gnd;
assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: IOIBUF_X60_Y0_N2
// alta_io_ibuf \i2c_sda~input (
// Location: IOOBUF_X60_Y0_N2
// alta_io_obuf \i2c_sda~output (
alta_rio \i2c_sda~output (
	.datain(gnd),
	.oe(\u_i2c|slave_inst|sda_oe~q ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\i2c_sda~input_o ),
	.regout(),
	.padio(i2c_sda));
defparam \i2c_sda~output .CFG_KEEP = 2'b00;
// defparam \i2c_sda~input .simulate_z_as = "z";
// defparam \i2c_sda~output .open_drain_output = "false";

// Location: IOIBUF_X62_Y0_N3
// alta_io_ibuf \i2c_scl~input (
// Location: IOOBUF_X62_Y0_N3
// alta_io_obuf \i2c_scl~output (
alta_rio \i2c_scl~output (
	.datain(gnd),
	.oe(\u_i2c|slave_inst|scl_oe~q ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\i2c_scl~input_o ),
	.regout(),
	.padio(i2c_scl));
defparam \i2c_scl~output .CFG_KEEP = 2'b00;
// defparam \i2c_scl~input .simulate_z_as = "z";
// defparam \i2c_scl~output .open_drain_output = "false";

// Location: CLKCTRL_G16
alta_io_gclk \resetn~clkctrl (
	.inclk (\resetn~input0 ),
	.outclk(\resetn~clkctrl_outclk ));
//defparam \resetn~clkctrl .clock_type = "global clock";
//defparam \resetn~clkctrl .ena_register_mode = "none";

// Location: CLKCTRL_G17
alta_io_gclk \bus_clock~clkctrl (
	.inclk (\bus_clock~input0 ),
	.outclk(\bus_clock~clkctrl_outclk ));
//defparam \bus_clock~clkctrl .clock_type = "global clock";
//defparam \bus_clock~clkctrl .ena_register_mode = "none";

// Location: CLKCTRL_G19
alta_io_gclk \sys_clock~clkctrl (
	.inclk (\sys_clock~input0 ),
	.outclk(\sys_clock~clkctrl_outclk ));
//defparam \sys_clock~clkctrl .clock_type = "global clock";
//defparam \sys_clock~clkctrl .ena_register_mode = "none";

// Location: LCCOMB_X49_Y1_N28
assign \resetn~input0  = resetn;
// Location: LCCOMB_X50_Y1_N20
assign \bus_clock~input0  = bus_clock;
// Location: LCCOMB_X50_Y1_N28
assign \sys_clock~input0  = sys_clock;
// Location: LCCOMB_X52_Y4_N0
assign ext_dma_DMACBREQ[0] = gnd;
// Location: LCCOMB_X52_Y4_N10
assign ext_dma_DMACLBREQ[1] = gnd;
// Location: LCCOMB_X52_Y4_N12
assign ext_dma_DMACLBREQ[2] = gnd;
// Location: LCCOMB_X52_Y4_N14
assign ext_dma_DMACLBREQ[3] = gnd;
// Location: LCCOMB_X52_Y4_N2
assign ext_dma_DMACBREQ[1] = gnd;
// Location: LCCOMB_X52_Y4_N4
assign ext_dma_DMACBREQ[2] = gnd;
// Location: LCCOMB_X52_Y4_N6
assign ext_dma_DMACBREQ[3] = gnd;
// Location: LCCOMB_X52_Y4_N8
assign ext_dma_DMACLBREQ[0] = gnd;
// Location: LCCOMB_X53_Y4_N0
assign ext_dma_DMACSREQ[0] = gnd;
// Location: LCCOMB_X53_Y4_N10
assign ext_dma_DMACLSREQ[1] = gnd;
// Location: LCCOMB_X53_Y4_N12
assign ext_dma_DMACLSREQ[2] = gnd;
// Location: LCCOMB_X53_Y4_N14
assign ext_dma_DMACLSREQ[3] = gnd;
// Location: LCCOMB_X53_Y4_N2
assign ext_dma_DMACSREQ[1] = gnd;
// Location: LCCOMB_X53_Y4_N4
assign ext_dma_DMACSREQ[2] = gnd;
// Location: LCCOMB_X53_Y4_N6
assign ext_dma_DMACSREQ[3] = gnd;
// Location: LCCOMB_X53_Y4_N8
assign ext_dma_DMACLSREQ[0] = gnd;
// Location: LCCOMB_X54_Y4_N0
assign local_int[0] = gnd;
// Location: LCCOMB_X54_Y4_N12
assign \ext_dma_DMACCLR[0]~input0  = ext_dma_DMACCLR[0];
// Location: LCCOMB_X54_Y4_N14
assign \ext_dma_DMACCLR[1]~input0  = ext_dma_DMACCLR[1];
// Location: LCCOMB_X54_Y4_N16
assign \ext_dma_DMACCLR[2]~input0  = ext_dma_DMACCLR[2];
// Location: LCCOMB_X54_Y4_N18
assign \ext_dma_DMACCLR[3]~input0  = ext_dma_DMACCLR[3];
// Location: LCCOMB_X54_Y4_N2
assign local_int[1] = gnd;
// Location: LCCOMB_X54_Y4_N20
assign \ext_dma_DMACTC[0]~input0  = ext_dma_DMACTC[0];
// Location: LCCOMB_X54_Y4_N22
assign \ext_dma_DMACTC[1]~input0  = ext_dma_DMACTC[1];
// Location: LCCOMB_X54_Y4_N24
assign \ext_dma_DMACTC[2]~input0  = ext_dma_DMACTC[2];
// Location: LCCOMB_X54_Y4_N26
assign \ext_dma_DMACTC[3]~input0  = ext_dma_DMACTC[3];
// Location: LCCOMB_X54_Y4_N4
assign local_int[2] = gnd;
// Location: LCCOMB_X54_Y4_N6
assign local_int[3] = gnd;
// Location: LCCOMB_X56_Y10_N0
assign slave_ahb_hsel = gnd;
// Location: LCCOMB_X56_Y10_N10
assign slave_ahb_hsize[1] = gnd;
// Location: LCCOMB_X56_Y10_N12
assign slave_ahb_hsize[2] = gnd;
// Location: LCCOMB_X56_Y10_N14
assign slave_ahb_hburst[0] = gnd;
// Location: LCCOMB_X56_Y10_N16
assign slave_ahb_hburst[1] = gnd;
// Location: LCCOMB_X56_Y10_N18
assign slave_ahb_hburst[2] = gnd;
// Location: LCCOMB_X56_Y10_N2
assign slave_ahb_hready = vcc;
// Location: LCCOMB_X56_Y10_N20
assign slave_ahb_hwrite = gnd;
// Location: LCCOMB_X56_Y10_N22
assign slave_ahb_haddr[0] = gnd;
// Location: LCCOMB_X56_Y10_N24
assign slave_ahb_haddr[1] = gnd;
// Location: LCCOMB_X56_Y10_N26
assign slave_ahb_haddr[2] = gnd;
// Location: LCCOMB_X56_Y10_N28
assign slave_ahb_haddr[3] = gnd;
// Location: LCCOMB_X56_Y10_N30
assign \mem_ahb_haddr[30]~input0  = mem_ahb_haddr[30];
// Location: LCCOMB_X56_Y10_N4
assign slave_ahb_htrans[0] = gnd;
// Location: LCCOMB_X56_Y10_N6
assign slave_ahb_htrans[1] = gnd;
// Location: LCCOMB_X56_Y10_N8
assign slave_ahb_hsize[0] = gnd;
// Location: LCCOMB_X56_Y11_N0
assign mem_ahb_hrdata[13] = gnd;
// Location: LCCOMB_X56_Y11_N10
assign mem_ahb_hrdata[18] = gnd;
// Location: LCCOMB_X56_Y11_N12
assign mem_ahb_hrdata[19] = gnd;
// Location: LCCOMB_X56_Y11_N14
assign mem_ahb_hrdata[20] = gnd;
// Location: LCCOMB_X56_Y11_N16
assign mem_ahb_hrdata[21] = gnd;
// Location: LCCOMB_X56_Y11_N18
assign mem_ahb_hrdata[22] = gnd;
// Location: LCCOMB_X56_Y11_N2
assign mem_ahb_hrdata[14] = \u_ahb2apb|prdata [14];
// Location: LCCOMB_X56_Y11_N20
assign mem_ahb_hrdata[23] = gnd;
// Location: LCCOMB_X56_Y11_N22
assign mem_ahb_hrdata[24] = gnd;
// Location: LCCOMB_X56_Y11_N24
assign mem_ahb_hrdata[25] = gnd;
// Location: LCCOMB_X56_Y11_N26
assign mem_ahb_hrdata[26] = gnd;
// Location: LCCOMB_X56_Y11_N28
assign mem_ahb_hrdata[27] = gnd;
// Location: LCCOMB_X56_Y11_N30
assign mem_ahb_hrdata[28] = gnd;
// Location: LCCOMB_X56_Y11_N4
assign mem_ahb_hrdata[15] = gnd;
// Location: LCCOMB_X56_Y11_N6
assign mem_ahb_hrdata[16] = gnd;
// Location: LCCOMB_X56_Y11_N8
assign mem_ahb_hrdata[17] = gnd;
// Location: LCCOMB_X56_Y12_N0
assign mem_ahb_hreadyout = !\u_ahb2apb|hreadyout~q ;
// Location: LCCOMB_X56_Y12_N10
assign mem_ahb_hrdata[3] = \u_ahb2apb|prdata [3];
// Location: LCCOMB_X56_Y12_N12
assign mem_ahb_hrdata[4] = \u_ahb2apb|prdata [4];
// Location: LCCOMB_X56_Y12_N14
assign mem_ahb_hrdata[5] = \u_ahb2apb|prdata [5];
// Location: LCCOMB_X56_Y12_N16
assign mem_ahb_hrdata[6] = \u_ahb2apb|prdata [6];
// Location: LCCOMB_X56_Y12_N18
assign mem_ahb_hrdata[7] = \u_ahb2apb|prdata [7];
// Location: LCCOMB_X56_Y12_N2
assign mem_ahb_hresp = gnd;
// Location: LCCOMB_X56_Y12_N20
assign mem_ahb_hrdata[8] = \u_ahb2apb|prdata [8];
// Location: LCCOMB_X56_Y12_N22
assign mem_ahb_hrdata[9] = \u_ahb2apb|prdata [9];
// Location: LCCOMB_X56_Y12_N24
assign mem_ahb_hrdata[10] = gnd;
// Location: LCCOMB_X56_Y12_N26
assign mem_ahb_hrdata[11] = gnd;
// Location: LCCOMB_X56_Y12_N28
assign mem_ahb_hrdata[12] = gnd;
// Location: LCCOMB_X56_Y12_N30
assign \mem_ahb_hready~input0  = mem_ahb_hready;
// Location: LCCOMB_X56_Y12_N4
assign mem_ahb_hrdata[0] = \u_ahb2apb|prdata [0];
// Location: LCCOMB_X56_Y12_N6
assign mem_ahb_hrdata[1] = \u_ahb2apb|prdata [1];
// Location: LCCOMB_X56_Y12_N8
assign mem_ahb_hrdata[2] = \u_ahb2apb|prdata [2];
// Location: LCCOMB_X56_Y5_N0
assign \stop~input0  = stop;
// Location: LCCOMB_X56_Y6_N0
assign slave_ahb_hwdata[16] = gnd;
// Location: LCCOMB_X56_Y6_N10
assign slave_ahb_hwdata[21] = gnd;
// Location: LCCOMB_X56_Y6_N12
assign slave_ahb_hwdata[22] = gnd;
// Location: LCCOMB_X56_Y6_N14
assign slave_ahb_hwdata[23] = gnd;
// Location: LCCOMB_X56_Y6_N16
assign slave_ahb_hwdata[24] = gnd;
// Location: LCCOMB_X56_Y6_N18
assign slave_ahb_hwdata[25] = gnd;
// Location: LCCOMB_X56_Y6_N2
assign slave_ahb_hwdata[17] = gnd;
// Location: LCCOMB_X56_Y6_N20
assign slave_ahb_hwdata[26] = gnd;
// Location: LCCOMB_X56_Y6_N22
assign slave_ahb_hwdata[27] = gnd;
// Location: LCCOMB_X56_Y6_N24
assign slave_ahb_hwdata[28] = gnd;
// Location: LCCOMB_X56_Y6_N26
assign slave_ahb_hwdata[29] = gnd;
// Location: LCCOMB_X56_Y6_N28
assign slave_ahb_hwdata[30] = gnd;
// Location: LCCOMB_X56_Y6_N30
assign slave_ahb_hwdata[31] = gnd;
// Location: LCCOMB_X56_Y6_N4
assign slave_ahb_hwdata[18] = gnd;
// Location: LCCOMB_X56_Y6_N6
assign slave_ahb_hwdata[19] = gnd;
// Location: LCCOMB_X56_Y6_N8
assign slave_ahb_hwdata[20] = gnd;
// Location: LCCOMB_X56_Y7_N0
assign slave_ahb_hwdata[2] = gnd;
// Location: LCCOMB_X56_Y7_N10
assign slave_ahb_hwdata[7] = gnd;
// Location: LCCOMB_X56_Y7_N12
assign slave_ahb_hwdata[8] = gnd;
// Location: LCCOMB_X56_Y7_N14
assign slave_ahb_hwdata[9] = gnd;
// Location: LCCOMB_X56_Y7_N16
assign slave_ahb_hwdata[10] = gnd;
// Location: LCCOMB_X56_Y7_N18
assign slave_ahb_hwdata[11] = gnd;
// Location: LCCOMB_X56_Y7_N2
assign slave_ahb_hwdata[3] = gnd;
// Location: LCCOMB_X56_Y7_N20
assign slave_ahb_hwdata[12] = gnd;
// Location: LCCOMB_X56_Y7_N22
assign slave_ahb_hwdata[13] = gnd;
// Location: LCCOMB_X56_Y7_N24
assign slave_ahb_hwdata[14] = gnd;
// Location: LCCOMB_X56_Y7_N26
assign slave_ahb_hwdata[15] = gnd;
// Location: LCCOMB_X56_Y7_N28
assign \slave_ahb_hrdata[24]~input0  = slave_ahb_hrdata[24];
// Location: LCCOMB_X56_Y7_N30
assign \slave_ahb_hrdata[25]~input0  = slave_ahb_hrdata[25];
// Location: LCCOMB_X56_Y7_N4
assign slave_ahb_hwdata[4] = gnd;
// Location: LCCOMB_X56_Y7_N6
assign slave_ahb_hwdata[5] = gnd;
// Location: LCCOMB_X56_Y7_N8
assign slave_ahb_hwdata[6] = gnd;
// Location: LCCOMB_X56_Y8_N0
assign slave_ahb_haddr[19] = gnd;
// Location: LCCOMB_X56_Y8_N10
assign slave_ahb_haddr[24] = gnd;
// Location: LCCOMB_X56_Y8_N12
assign slave_ahb_haddr[25] = gnd;
// Location: LCCOMB_X56_Y8_N14
assign slave_ahb_haddr[26] = gnd;
// Location: LCCOMB_X56_Y8_N16
assign slave_ahb_haddr[27] = gnd;
// Location: LCCOMB_X56_Y8_N18
assign slave_ahb_haddr[28] = gnd;
// Location: LCCOMB_X56_Y8_N2
assign slave_ahb_haddr[20] = gnd;
// Location: LCCOMB_X56_Y8_N20
assign slave_ahb_haddr[29] = gnd;
// Location: LCCOMB_X56_Y8_N22
assign slave_ahb_haddr[30] = gnd;
// Location: LCCOMB_X56_Y8_N24
assign slave_ahb_haddr[31] = gnd;
// Location: LCCOMB_X56_Y8_N26
assign slave_ahb_hwdata[0] = gnd;
// Location: LCCOMB_X56_Y8_N28
assign slave_ahb_hwdata[1] = gnd;
// Location: LCCOMB_X56_Y8_N30
assign \slave_ahb_hrdata[4]~input0  = slave_ahb_hrdata[4];
// Location: LCCOMB_X56_Y8_N4
assign slave_ahb_haddr[21] = gnd;
// Location: LCCOMB_X56_Y8_N6
assign slave_ahb_haddr[22] = gnd;
// Location: LCCOMB_X56_Y8_N8
assign slave_ahb_haddr[23] = gnd;
// Location: LCCOMB_X56_Y9_N0
assign slave_ahb_haddr[4] = gnd;
// Location: LCCOMB_X56_Y9_N10
assign slave_ahb_haddr[9] = gnd;
// Location: LCCOMB_X56_Y9_N12
assign slave_ahb_haddr[10] = gnd;
// Location: LCCOMB_X56_Y9_N14
assign slave_ahb_haddr[11] = gnd;
// Location: LCCOMB_X56_Y9_N16
assign slave_ahb_haddr[12] = gnd;
// Location: LCCOMB_X56_Y9_N18
assign slave_ahb_haddr[13] = gnd;
// Location: LCCOMB_X56_Y9_N2
assign slave_ahb_haddr[5] = gnd;
// Location: LCCOMB_X56_Y9_N20
assign slave_ahb_haddr[14] = gnd;
// Location: LCCOMB_X56_Y9_N22
assign slave_ahb_haddr[15] = gnd;
// Location: LCCOMB_X56_Y9_N24
assign slave_ahb_haddr[16] = gnd;
// Location: LCCOMB_X56_Y9_N26
assign slave_ahb_haddr[17] = gnd;
// Location: LCCOMB_X56_Y9_N28
assign slave_ahb_haddr[18] = gnd;
// Location: LCCOMB_X56_Y9_N30
assign \mem_ahb_hwdata[18]~input0  = mem_ahb_hwdata[18];
// Location: LCCOMB_X56_Y9_N4
assign slave_ahb_haddr[6] = gnd;
// Location: LCCOMB_X56_Y9_N6
assign slave_ahb_haddr[7] = gnd;
// Location: LCCOMB_X56_Y9_N8
assign slave_ahb_haddr[8] = gnd;
// Location: LCCOMB_X57_Y10_N0
assign \mem_ahb_haddr[31]~input0  = mem_ahb_haddr[31];
// Location: LCCOMB_X57_Y10_N10
assign \mem_ahb_hwdata[4]~input0  = mem_ahb_hwdata[4];
// Location: LCCOMB_X57_Y10_N12
assign \mem_ahb_hwdata[5]~input0  = mem_ahb_hwdata[5];
// Location: LCCOMB_X57_Y10_N14
assign \mem_ahb_hwdata[6]~input0  = mem_ahb_hwdata[6];
// Location: LCCOMB_X57_Y10_N16
assign \mem_ahb_hwdata[7]~input0  = mem_ahb_hwdata[7];
// Location: LCCOMB_X57_Y10_N18
assign \mem_ahb_hwdata[8]~input0  = mem_ahb_hwdata[8];
// Location: LCCOMB_X57_Y10_N2
assign \mem_ahb_hwdata[0]~input0  = mem_ahb_hwdata[0];
// Location: LCCOMB_X57_Y10_N20
assign \mem_ahb_hwdata[9]~input0  = mem_ahb_hwdata[9];
// Location: LCCOMB_X57_Y10_N22
assign \mem_ahb_hwdata[10]~input0  = mem_ahb_hwdata[10];
// Location: LCCOMB_X57_Y10_N24
assign \mem_ahb_hwdata[11]~input0  = mem_ahb_hwdata[11];
// Location: LCCOMB_X57_Y10_N26
assign \mem_ahb_hwdata[12]~input0  = mem_ahb_hwdata[12];
// Location: LCCOMB_X57_Y10_N28
assign \mem_ahb_hwdata[13]~input0  = mem_ahb_hwdata[13];
// Location: LCCOMB_X57_Y10_N30
assign \mem_ahb_hwdata[14]~input0  = mem_ahb_hwdata[14];
// Location: LCCOMB_X57_Y10_N4
assign \mem_ahb_hwdata[1]~input0  = mem_ahb_hwdata[1];
// Location: LCCOMB_X57_Y10_N6
assign \mem_ahb_hwdata[2]~input0  = mem_ahb_hwdata[2];
// Location: LCCOMB_X57_Y10_N8
assign \mem_ahb_hwdata[3]~input0  = mem_ahb_hwdata[3];
// Location: LCCOMB_X57_Y11_N0
assign mem_ahb_hrdata[29] = gnd;
// Location: LCCOMB_X57_Y11_N10
assign \mem_ahb_haddr[12]~input0  = mem_ahb_haddr[12];
// Location: LCCOMB_X57_Y11_N12
assign \mem_ahb_haddr[13]~input0  = mem_ahb_haddr[13];
// Location: LCCOMB_X57_Y11_N14
assign \mem_ahb_haddr[14]~input0  = mem_ahb_haddr[14];
// Location: LCCOMB_X57_Y11_N16
assign \mem_ahb_haddr[15]~input0  = mem_ahb_haddr[15];
// Location: LCCOMB_X57_Y11_N18
assign \mem_ahb_haddr[16]~input0  = mem_ahb_haddr[16];
// Location: LCCOMB_X57_Y11_N2
assign mem_ahb_hrdata[30] = gnd;
// Location: LCCOMB_X57_Y11_N20
assign \mem_ahb_haddr[17]~input0  = mem_ahb_haddr[17];
// Location: LCCOMB_X57_Y11_N22
assign \mem_ahb_haddr[18]~input0  = mem_ahb_haddr[18];
// Location: LCCOMB_X57_Y11_N24
assign \mem_ahb_haddr[19]~input0  = mem_ahb_haddr[19];
// Location: LCCOMB_X57_Y11_N26
assign \mem_ahb_haddr[20]~input0  = mem_ahb_haddr[20];
// Location: LCCOMB_X57_Y11_N28
assign \mem_ahb_haddr[21]~input0  = mem_ahb_haddr[21];
// Location: LCCOMB_X57_Y11_N30
assign \mem_ahb_haddr[22]~input0  = mem_ahb_haddr[22];
// Location: LCCOMB_X57_Y11_N4
assign mem_ahb_hrdata[31] = gnd;
// Location: LCCOMB_X57_Y11_N6
assign \mem_ahb_haddr[10]~input0  = mem_ahb_haddr[10];
// Location: LCCOMB_X57_Y11_N8
assign \mem_ahb_haddr[11]~input0  = mem_ahb_haddr[11];
// Location: LCCOMB_X57_Y12_N0
assign \mem_ahb_htrans[0]~input0  = mem_ahb_htrans[0];
// Location: LCCOMB_X57_Y12_N10
assign \mem_ahb_hburst[0]~input0  = mem_ahb_hburst[0];
// Location: LCCOMB_X57_Y12_N12
assign \mem_ahb_hburst[1]~input0  = mem_ahb_hburst[1];
// Location: LCCOMB_X57_Y12_N14
assign \mem_ahb_hburst[2]~input0  = mem_ahb_hburst[2];
// Location: LCCOMB_X57_Y12_N16
assign \mem_ahb_hwrite~input0  = mem_ahb_hwrite;
// Location: LCCOMB_X57_Y12_N18
assign \mem_ahb_haddr[0]~input0  = mem_ahb_haddr[0];
// Location: LCCOMB_X57_Y12_N2
assign \mem_ahb_htrans[1]~input0  = mem_ahb_htrans[1];
// Location: LCCOMB_X57_Y12_N20
assign \mem_ahb_haddr[1]~input0  = mem_ahb_haddr[1];
// Location: LCCOMB_X57_Y12_N22
assign \mem_ahb_haddr[2]~input0  = mem_ahb_haddr[2];
// Location: LCCOMB_X57_Y12_N24
assign \mem_ahb_haddr[3]~input0  = mem_ahb_haddr[3];
// Location: LCCOMB_X57_Y12_N26
assign \mem_ahb_haddr[4]~input0  = mem_ahb_haddr[4];
// Location: LCCOMB_X57_Y12_N28
assign \mem_ahb_haddr[5]~input0  = mem_ahb_haddr[5];
// Location: LCCOMB_X57_Y12_N30
assign \mem_ahb_haddr[6]~input0  = mem_ahb_haddr[6];
// Location: LCCOMB_X57_Y12_N4
assign \mem_ahb_hsize[0]~input0  = mem_ahb_hsize[0];
// Location: LCCOMB_X57_Y12_N6
assign \mem_ahb_hsize[1]~input0  = mem_ahb_hsize[1];
// Location: LCCOMB_X57_Y12_N8
assign \mem_ahb_hsize[2]~input0  = mem_ahb_hsize[2];
// Location: LCCOMB_X57_Y7_N0
assign \slave_ahb_hrdata[26]~input0  = slave_ahb_hrdata[26];
// Location: LCCOMB_X57_Y7_N10
assign \slave_ahb_hrdata[31]~input0  = slave_ahb_hrdata[31];
// Location: LCCOMB_X57_Y7_N2
assign \slave_ahb_hrdata[27]~input0  = slave_ahb_hrdata[27];
// Location: LCCOMB_X57_Y7_N4
assign \slave_ahb_hrdata[28]~input0  = slave_ahb_hrdata[28];
// Location: LCCOMB_X57_Y7_N6
assign \slave_ahb_hrdata[29]~input0  = slave_ahb_hrdata[29];
// Location: LCCOMB_X57_Y7_N8
assign \slave_ahb_hrdata[30]~input0  = slave_ahb_hrdata[30];
// Location: LCCOMB_X57_Y8_N0
assign \slave_ahb_hrdata[5]~input0  = slave_ahb_hrdata[5];
// Location: LCCOMB_X57_Y8_N10
assign \slave_ahb_hrdata[10]~input0  = slave_ahb_hrdata[10];
// Location: LCCOMB_X57_Y8_N12
assign \slave_ahb_hrdata[11]~input0  = slave_ahb_hrdata[11];
// Location: LCCOMB_X57_Y8_N14
assign \slave_ahb_hrdata[12]~input0  = slave_ahb_hrdata[12];
// Location: LCCOMB_X57_Y8_N16
assign \slave_ahb_hrdata[13]~input0  = slave_ahb_hrdata[13];
// Location: LCCOMB_X57_Y8_N18
assign \slave_ahb_hrdata[14]~input0  = slave_ahb_hrdata[14];
// Location: LCCOMB_X57_Y8_N2
assign \slave_ahb_hrdata[6]~input0  = slave_ahb_hrdata[6];
// Location: LCCOMB_X57_Y8_N20
assign \slave_ahb_hrdata[15]~input0  = slave_ahb_hrdata[15];
// Location: LCCOMB_X57_Y8_N22
assign \slave_ahb_hrdata[16]~input0  = slave_ahb_hrdata[16];
// Location: LCCOMB_X57_Y8_N24
assign \slave_ahb_hrdata[17]~input0  = slave_ahb_hrdata[17];
// Location: LCCOMB_X57_Y8_N26
assign \slave_ahb_hrdata[18]~input0  = slave_ahb_hrdata[18];
// Location: LCCOMB_X57_Y8_N28
assign \slave_ahb_hrdata[19]~input0  = slave_ahb_hrdata[19];
// Location: LCCOMB_X57_Y8_N30
assign \slave_ahb_hrdata[20]~input0  = slave_ahb_hrdata[20];
// Location: LCCOMB_X57_Y8_N4
assign \slave_ahb_hrdata[7]~input0  = slave_ahb_hrdata[7];
// Location: LCCOMB_X57_Y8_N6
assign \slave_ahb_hrdata[8]~input0  = slave_ahb_hrdata[8];
// Location: LCCOMB_X57_Y8_N8
assign \slave_ahb_hrdata[9]~input0  = slave_ahb_hrdata[9];
// Location: LCCOMB_X57_Y9_N0
assign \mem_ahb_hwdata[19]~input0  = mem_ahb_hwdata[19];
// Location: LCCOMB_X57_Y9_N10
assign \mem_ahb_hwdata[24]~input0  = mem_ahb_hwdata[24];
// Location: LCCOMB_X57_Y9_N12
assign \mem_ahb_hwdata[25]~input0  = mem_ahb_hwdata[25];
// Location: LCCOMB_X57_Y9_N14
assign \mem_ahb_hwdata[26]~input0  = mem_ahb_hwdata[26];
// Location: LCCOMB_X57_Y9_N16
assign \mem_ahb_hwdata[27]~input0  = mem_ahb_hwdata[27];
// Location: LCCOMB_X57_Y9_N18
assign \mem_ahb_hwdata[28]~input0  = mem_ahb_hwdata[28];
// Location: LCCOMB_X57_Y9_N2
assign \mem_ahb_hwdata[20]~input0  = mem_ahb_hwdata[20];
// Location: LCCOMB_X57_Y9_N20
assign \mem_ahb_hwdata[29]~input0  = mem_ahb_hwdata[29];
// Location: LCCOMB_X57_Y9_N22
assign \mem_ahb_hwdata[30]~input0  = mem_ahb_hwdata[30];
// Location: LCCOMB_X57_Y9_N24
assign \mem_ahb_hwdata[31]~input0  = mem_ahb_hwdata[31];
// Location: LCCOMB_X57_Y9_N26
assign \slave_ahb_hreadyout~input0  = slave_ahb_hreadyout;
// Location: LCCOMB_X57_Y9_N28
assign \slave_ahb_hresp~input0  = slave_ahb_hresp;
// Location: LCCOMB_X57_Y9_N30
assign \slave_ahb_hrdata[0]~input0  = slave_ahb_hrdata[0];
// Location: LCCOMB_X57_Y9_N4
assign \mem_ahb_hwdata[21]~input0  = mem_ahb_hwdata[21];
// Location: LCCOMB_X57_Y9_N6
assign \mem_ahb_hwdata[22]~input0  = mem_ahb_hwdata[22];
// Location: LCCOMB_X57_Y9_N8
assign \mem_ahb_hwdata[23]~input0  = mem_ahb_hwdata[23];
// Location: LCCOMB_X58_Y10_N0
assign \mem_ahb_hwdata[15]~input0  = mem_ahb_hwdata[15];
// Location: LCCOMB_X58_Y10_N2
assign \mem_ahb_hwdata[16]~input0  = mem_ahb_hwdata[16];
// Location: LCCOMB_X58_Y10_N6
assign \mem_ahb_hwdata[17]~input0  = mem_ahb_hwdata[17];
// Location: LCCOMB_X58_Y11_N0
assign \mem_ahb_haddr[23]~input0  = mem_ahb_haddr[23];
// Location: LCCOMB_X58_Y11_N10
assign \mem_ahb_haddr[28]~input0  = mem_ahb_haddr[28];
// Location: LCCOMB_X58_Y11_N12
assign \mem_ahb_haddr[29]~input0  = mem_ahb_haddr[29];
// Location: LCCOMB_X58_Y11_N2
assign \mem_ahb_haddr[24]~input0  = mem_ahb_haddr[24];
// Location: LCCOMB_X58_Y11_N4
assign \mem_ahb_haddr[25]~input0  = mem_ahb_haddr[25];
// Location: LCCOMB_X58_Y11_N6
assign \mem_ahb_haddr[26]~input0  = mem_ahb_haddr[26];
// Location: LCCOMB_X58_Y11_N8
assign \mem_ahb_haddr[27]~input0  = mem_ahb_haddr[27];
// Location: LCCOMB_X58_Y12_N0
assign \mem_ahb_haddr[7]~input0  = mem_ahb_haddr[7];
// Location: LCCOMB_X58_Y12_N2
assign \mem_ahb_haddr[8]~input0  = mem_ahb_haddr[8];
// Location: LCCOMB_X58_Y12_N4
assign \mem_ahb_haddr[9]~input0  = mem_ahb_haddr[9];
// Location: LCCOMB_X58_Y8_N0
assign \slave_ahb_hrdata[21]~input0  = slave_ahb_hrdata[21];
// Location: LCCOMB_X58_Y8_N2
assign \slave_ahb_hrdata[22]~input0  = slave_ahb_hrdata[22];
// Location: LCCOMB_X58_Y8_N4
assign \slave_ahb_hrdata[23]~input0  = slave_ahb_hrdata[23];
// Location: LCCOMB_X58_Y9_N0
assign \slave_ahb_hrdata[1]~input0  = slave_ahb_hrdata[1];
// Location: LCCOMB_X58_Y9_N2
assign \slave_ahb_hrdata[2]~input0  = slave_ahb_hrdata[2];
// Location: LCCOMB_X58_Y9_N4
assign \slave_ahb_hrdata[3]~input0  = slave_ahb_hrdata[3];
// Location: LCCOMB_X59_Y10_N16
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[3]~6 (
alta_slice \u_i2c|reg_inst|I2C_PRER[3]~6 (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[3]~input0 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[3]~6_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[3]~6 .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y10_N18
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[8] (
// Location: LCCOMB_X59_Y10_N18
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[8]~1 (
alta_slice \u_i2c|reg_inst|I2C_PRER[8] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[0]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X59_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[8]~1_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [8]));
defparam \u_i2c|reg_inst|I2C_PRER[8] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[8] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[8] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[8] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[8] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y10_N22
// alta_lcell_comb \u_i2c|scl_filter|Equal0~3 (
alta_slice \u_i2c|scl_filter|Equal0~3 (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [9]),
	.D(\u_i2c|reg_inst|I2C_PRER [8]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|Equal0~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|Equal0~3 .mask = 16'hF000;
defparam \u_i2c|scl_filter|Equal0~3 .mode = "logic";
defparam \u_i2c|scl_filter|Equal0~3 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~3 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~3 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~3 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|Equal0~3 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|Equal0~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y10_N26
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[11]~7 (
alta_slice \u_i2c|reg_inst|I2C_PRER[11]~7 (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[3]~input0 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[11]~7_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[11]~7 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y10_N28
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[9]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[9]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [9]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[9]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[9]~_wirecell .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y10_N30
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[9] (
// Location: LCCOMB_X59_Y10_N30
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[9]~3 (
alta_slice \u_i2c|reg_inst|I2C_PRER[9] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[1]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X59_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[9]~3_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [9]));
defparam \u_i2c|reg_inst|I2C_PRER[9] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[9] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[9] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[9] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[9] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[9] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y10_N4
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[7]~14 (
alta_slice \u_i2c|reg_inst|I2C_PRER[7]~14 (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[7]~input0 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[7]~14_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[7]~14 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y10_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[15]~15 (
alta_slice \u_i2c|reg_inst|I2C_PRER[15]~15 (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[7]~input0 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[15]~15_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[15]~15 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X59_Y10_N0
alta_clkenctrl clken_ctrl_X59_Y10_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always1~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X59_Y10_SIG_SIG ));
defparam clken_ctrl_X59_Y10_N0.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y10_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X59_Y10_N0
alta_asyncctrl asyncreset_ctrl_X59_Y10_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X59_Y10_INV ));
defparam asyncreset_ctrl_X59_Y10_N0.AsyncCtrlMux = 2'b11;
// Location: FF_X59_Y12_N10
// alta_lcell_ff \u_ahb2apb|prdata[5] (
// Location: LCCOMB_X59_Y12_N10
// alta_lcell_comb \u_ahb2apb|prdata[5]~feeder (
alta_slice \u_ahb2apb|prdata[5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [5]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[5]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [5]));
defparam \u_ahb2apb|prdata[5] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[5] .mode = "logic";
defparam \u_ahb2apb|prdata[5] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[5] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[5] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[5] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[5] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[5] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[5] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[5] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N12
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[9] (
// Location: LCCOMB_X59_Y12_N12
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~34 (
alta_slice \u_i2c|reg_inst|apb_prdata[9] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|always11~1_combout ),
	.D(\u_i2c|reg_inst|I2C_OAR_ADD [9]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~34_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [9]));
defparam \u_i2c|reg_inst|apb_prdata[9] .mask = 16'hF000;
defparam \u_i2c|reg_inst|apb_prdata[9] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[9] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[9] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[9] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[9] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[9] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[9] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[9] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N14
// alta_lcell_ff \u_ahb2apb|prdata[6] (
// Location: LCCOMB_X59_Y12_N14
// alta_lcell_comb \u_ahb2apb|prdata[6]~feeder (
alta_slice \u_ahb2apb|prdata[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [6]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[6]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [6]));
defparam \u_ahb2apb|prdata[6] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[6] .mode = "logic";
defparam \u_ahb2apb|prdata[6] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[6] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[6] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[6] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[6] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[6] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[6] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[6] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N16
// alta_lcell_ff \u_ahb2apb|prdata[3] (
// Location: LCCOMB_X59_Y12_N16
// alta_lcell_comb \u_ahb2apb|prdata[3]~feeder (
alta_slice \u_ahb2apb|prdata[3] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [3]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[3]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [3]));
defparam \u_ahb2apb|prdata[3] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[3] .mode = "logic";
defparam \u_ahb2apb|prdata[3] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[3] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[3] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[3] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[3] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[3] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[3] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[3] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N18
// alta_lcell_ff \u_ahb2apb|prdata[4] (
// Location: LCCOMB_X59_Y12_N18
// alta_lcell_comb \u_ahb2apb|prdata[4]~feeder (
alta_slice \u_ahb2apb|prdata[4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [4]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[4]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [4]));
defparam \u_ahb2apb|prdata[4] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[4] .mode = "logic";
defparam \u_ahb2apb|prdata[4] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[4] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[4] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[4] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[4] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[4] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[4] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[4] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N20
// alta_lcell_ff \u_ahb2apb|prdata[2] (
// Location: LCCOMB_X59_Y12_N20
// alta_lcell_comb \u_ahb2apb|prdata[2]~feeder (
alta_slice \u_ahb2apb|prdata[2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [2]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[2]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [2]));
defparam \u_ahb2apb|prdata[2] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[2] .mode = "logic";
defparam \u_ahb2apb|prdata[2] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[2] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[2] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[2] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[2] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[2] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[2] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[2] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N22
// alta_lcell_ff \u_ahb2apb|prdata[8] (
// Location: LCCOMB_X59_Y12_N22
// alta_lcell_comb \u_ahb2apb|prdata[8]~feeder (
alta_slice \u_ahb2apb|prdata[8] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [8]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[8]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [8]));
defparam \u_ahb2apb|prdata[8] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[8] .mode = "logic";
defparam \u_ahb2apb|prdata[8] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[8] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[8] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[8] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[8] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[8] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[8] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[8] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N24
// alta_lcell_ff \u_ahb2apb|prdata[7] (
// Location: LCCOMB_X59_Y12_N24
// alta_lcell_comb \u_ahb2apb|prdata[7]~feeder (
alta_slice \u_ahb2apb|prdata[7] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [7]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[7]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [7]));
defparam \u_ahb2apb|prdata[7] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[7] .mode = "logic";
defparam \u_ahb2apb|prdata[7] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[7] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[7] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[7] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[7] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[7] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[7] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[7] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N26
// alta_lcell_ff \u_ahb2apb|prdata[9] (
// Location: LCCOMB_X59_Y12_N26
// alta_lcell_comb \u_ahb2apb|prdata[9]~feeder (
alta_slice \u_ahb2apb|prdata[9] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [9]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[9]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [9]));
defparam \u_ahb2apb|prdata[9] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[9] .mode = "logic";
defparam \u_ahb2apb|prdata[9] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[9] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[9] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[9] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[9] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[9] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[9] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[9] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N28
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[8] (
// Location: LCCOMB_X59_Y12_N28
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~33 (
alta_slice \u_i2c|reg_inst|apb_prdata[8] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|always11~1_combout ),
	.D(\u_i2c|reg_inst|I2C_OAR_ADD [8]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~33_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [8]));
defparam \u_i2c|reg_inst|apb_prdata[8] .mask = 16'hF000;
defparam \u_i2c|reg_inst|apb_prdata[8] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[8] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[8] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[8] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[8] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[8] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[8] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[8] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N30
// alta_lcell_ff \u_ahb2apb|prdata[14] (
// Location: LCCOMB_X59_Y12_N30
// alta_lcell_comb \u_ahb2apb|prdata[14]~feeder (
alta_slice \u_ahb2apb|prdata[14] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|apb_prdata [14]),
	.D(vcc),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [14]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[14]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [14]));
defparam \u_ahb2apb|prdata[14] .mask = 16'hF0F0;
defparam \u_ahb2apb|prdata[14] .mode = "logic";
defparam \u_ahb2apb|prdata[14] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[14] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[14] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[14] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[14] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[14] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[14] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[14] .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y12_N6
// alta_lcell_ff \u_ahb2apb|prdata[1] (
// Location: LCCOMB_X59_Y12_N6
// alta_lcell_comb \u_ahb2apb|prdata[1]~feeder (
alta_slice \u_ahb2apb|prdata[1] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|apb_prdata [1]),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|prdata[1]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [1]));
defparam \u_ahb2apb|prdata[1] .mask = 16'hFF00;
defparam \u_ahb2apb|prdata[1] .mode = "logic";
defparam \u_ahb2apb|prdata[1] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[1] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[1] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[1] .BypassEn = 1'b0;
defparam \u_ahb2apb|prdata[1] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[1] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[1] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|prdata[1] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y12_N8
// alta_lcell_comb \u_ahb2apb|comb~0 (
// Location: FF_X59_Y12_N8
// alta_lcell_ff \u_ahb2apb|prdata[0] (
alta_slice \u_ahb2apb|prdata[0] (
	.A(\u_ahb2apb|penable~q ),
	.B(vcc),
	.C(\u_i2c|reg_inst|apb_prdata [0]),
	.D(\u_ahb2apb|psel~q ),
	.Cin(),
	.Qin(\u_ahb2apb|prdata [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ),
	.SyncReset(SyncReset_X59_Y12_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X59_Y12_VCC),
	.LutOut(\u_ahb2apb|comb~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|prdata [0]));
defparam \u_ahb2apb|prdata[0] .mask = 16'hAA00;
defparam \u_ahb2apb|prdata[0] .mode = "logic";
defparam \u_ahb2apb|prdata[0] .modeMux = 1'b0;
defparam \u_ahb2apb|prdata[0] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|prdata[0] .ShiftMux = 1'b0;
defparam \u_ahb2apb|prdata[0] .BypassEn = 1'b1;
defparam \u_ahb2apb|prdata[0] .CarryEnb = 1'b1;
defparam \u_ahb2apb|prdata[0] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|prdata[0] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|prdata[0] .SyncLoadMux = 2'b01;

// Location: CLKENCTRL_X59_Y12_N0
alta_clkenctrl clken_ctrl_X59_Y12_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_ahb2apb|comb~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_ahb2apb|comb~0_combout_X59_Y12_SIG_SIG ));
defparam clken_ctrl_X59_Y12_N0.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y12_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X59_Y12_N0
alta_asyncctrl asyncreset_ctrl_X59_Y12_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X59_Y12_INV ));
defparam asyncreset_ctrl_X59_Y12_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X59_Y12_N1
alta_clkenctrl clken_ctrl_X59_Y12_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|apb_rd_en~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X59_Y12_SIG_SIG ));
defparam clken_ctrl_X59_Y12_N1.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y12_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X59_Y12_N0
alta_syncctrl syncreset_ctrl_X59_Y12(.Din(), .Dout(SyncReset_X59_Y12_GND));
defparam syncreset_ctrl_X59_Y12.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X59_Y12_N1
alta_syncctrl syncload_ctrl_X59_Y12(.Din(), .Dout(SyncLoad_X59_Y12_VCC));
defparam syncload_ctrl_X59_Y12.SyncCtrlMux = 2'b01;
// Location: FF_X59_Y8_N18
// alta_lcell_ff \u_i2c|sda_filter|filter_out (
// Location: LCCOMB_X59_Y8_N18
// alta_lcell_comb \u_i2c|sda_filter|filter_out~0 (
alta_slice \u_i2c|sda_filter|filter_out (
	.A(\u_i2c|sda_filter|filter_sync~q ),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|sda_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_out~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y8_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y8_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|filter_out~0_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_out~q ));
defparam \u_i2c|sda_filter|filter_out .mask = 16'hAAF0;
defparam \u_i2c|sda_filter|filter_out .mode = "logic";
defparam \u_i2c|sda_filter|filter_out .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_out .FeedbackMux = 1'b1;
defparam \u_i2c|sda_filter|filter_out .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_out .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|filter_out .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_out .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_out .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|filter_out .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y8_N22
// alta_lcell_ff \u_i2c|sda_filter|filter_fall (
// Location: LCCOMB_X59_Y8_N22
// alta_lcell_comb \u_i2c|sda_filter|filter_fall~0 (
alta_slice \u_i2c|sda_filter|filter_fall (
	.A(\u_i2c|sda_filter|filter_sync~q ),
	.B(\u_i2c|sda_filter|filter_out~q ),
	.C(vcc),
	.D(\u_i2c|sda_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_fall~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y8_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y8_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|filter_fall~0_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_fall~q ));
defparam \u_i2c|sda_filter|filter_fall .mask = 16'h2200;
defparam \u_i2c|sda_filter|filter_fall .mode = "logic";
defparam \u_i2c|sda_filter|filter_fall .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_fall .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_fall .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_fall .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|filter_fall .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_fall .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_fall .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|filter_fall .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y8_N24
// alta_lcell_comb \u_i2c|sda_filter|always3~0 (
alta_slice \u_i2c|sda_filter|always3~0 (
	.A(\u_i2c|sda_filter|filter_sync~q ),
	.B(\u_i2c|sda_filter|filter_reg~q ),
	.C(\u_i2c|sda_filter|LessThan0~4_combout ),
	.D(\u_i2c|scl_filter|Equal0~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|always3~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|always3~0 .mask = 16'hFF09;
defparam \u_i2c|sda_filter|always3~0 .mode = "logic";
defparam \u_i2c|sda_filter|always3~0 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|always3~0 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|always3~0 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|always3~0 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|always3~0 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|always3~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|always3~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|always3~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y8_N26
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[8]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[8]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_PRER [8]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[8]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[8]~_wirecell .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y8_N30
// alta_lcell_ff \u_i2c|sda_filter|filter_rise (
// Location: LCCOMB_X59_Y8_N30
// alta_lcell_comb \u_i2c|sda_filter|filter_rise~0 (
alta_slice \u_i2c|sda_filter|filter_rise (
	.A(\u_i2c|sda_filter|filter_sync~q ),
	.B(\u_i2c|sda_filter|filter_out~q ),
	.C(vcc),
	.D(\u_i2c|sda_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_rise~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y8_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y8_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|filter_rise~0_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_rise~q ));
defparam \u_i2c|sda_filter|filter_rise .mask = 16'h4400;
defparam \u_i2c|sda_filter|filter_rise .mode = "logic";
defparam \u_i2c|sda_filter|filter_rise .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_rise .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_rise .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_rise .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|filter_rise .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_rise .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_rise .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|filter_rise .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y8_N4
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[10]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[10]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [10]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[10]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[10]~_wirecell .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y8_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[2]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[2]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_PRER [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[2]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[2]~_wirecell .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X59_Y8_N0
alta_clkenctrl clken_ctrl_X59_Y8_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X59_Y8_SIG_VCC ));
defparam clken_ctrl_X59_Y8_N0.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y8_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X59_Y8_N0
alta_asyncctrl asyncreset_ctrl_X59_Y8_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X59_Y8_INV ));
defparam asyncreset_ctrl_X59_Y8_N0.AsyncCtrlMux = 2'b11;
// Location: LCCOMB_X59_Y9_N10
// alta_lcell_comb \u_ahb2apb|always2~0 (
// Location: FF_X59_Y9_N10
// alta_lcell_ff \u_ahb2apb|pvalid (
alta_slice \u_ahb2apb|pvalid (
	.A(vcc),
	.B(\u_ahb2apb|pdone~q ),
	.C(\u_ahb2apb|psel~q ),
	.D(\u_ahb2apb|hreadyout~q ),
	.Cin(),
	.Qin(\u_ahb2apb|pvalid~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|always2~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|pvalid~q ));
defparam \u_ahb2apb|pvalid .mask = 16'h0300;
defparam \u_ahb2apb|pvalid .mode = "logic";
defparam \u_ahb2apb|pvalid .modeMux = 1'b0;
defparam \u_ahb2apb|pvalid .FeedbackMux = 1'b0;
defparam \u_ahb2apb|pvalid .ShiftMux = 1'b0;
defparam \u_ahb2apb|pvalid .BypassEn = 1'b0;
defparam \u_ahb2apb|pvalid .CarryEnb = 1'b1;
defparam \u_ahb2apb|pvalid .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|pvalid .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|pvalid .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y9_N12
// alta_lcell_ff \u_ahb2apb|pwrite (
alta_slice \u_ahb2apb|pwrite (
	.A(),
	.B(),
	.C(\u_ahb2apb|hwrite~q ),
	.D(),
	.Cin(),
	.Qin(\u_ahb2apb|pwrite~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X59_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(SyncReset_X59_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X59_Y9_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_ahb2apb|pwrite~q ));
defparam \u_ahb2apb|pwrite .mask = 16'hFFFF;
defparam \u_ahb2apb|pwrite .mode = "ripple";
defparam \u_ahb2apb|pwrite .modeMux = 1'b1;
defparam \u_ahb2apb|pwrite .FeedbackMux = 1'b0;
defparam \u_ahb2apb|pwrite .ShiftMux = 1'b0;
defparam \u_ahb2apb|pwrite .BypassEn = 1'b1;
defparam \u_ahb2apb|pwrite .CarryEnb = 1'b1;
defparam \u_ahb2apb|pwrite .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|pwrite .SyncResetMux = 2'b00;
defparam \u_ahb2apb|pwrite .SyncLoadMux = 2'b01;
// Location: FF_X59_Y9_N18
// alta_lcell_ff \u_ahb2apb|pdone (
// Location: LCCOMB_X59_Y9_N18
// alta_lcell_comb \u_ahb2apb|pdone~0 (
alta_slice \u_ahb2apb|pdone (
	.A(\u_ahb2apb|psel~q ),
	.B(vcc),
	.C(vcc),
	.D(\u_ahb2apb|penable~q ),
	.Cin(),
	.Qin(\u_ahb2apb|pdone~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|pdone~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|pdone~q ));
defparam \u_ahb2apb|pdone .mask = 16'h0A00;
defparam \u_ahb2apb|pdone .mode = "logic";
defparam \u_ahb2apb|pdone .modeMux = 1'b0;
defparam \u_ahb2apb|pdone .FeedbackMux = 1'b1;
defparam \u_ahb2apb|pdone .ShiftMux = 1'b0;
defparam \u_ahb2apb|pdone .BypassEn = 1'b0;
defparam \u_ahb2apb|pdone .CarryEnb = 1'b1;
defparam \u_ahb2apb|pdone .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|pdone .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|pdone .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N2
// alta_lcell_comb \u_i2c|reg_inst|apb_wr_en~0 (
alta_slice \u_i2c|reg_inst|apb_wr_en~0 (
	.A(\u_ahb2apb|pwrite~q ),
	.B(vcc),
	.C(\u_ahb2apb|penable~q ),
	.D(\u_ahb2apb|psel~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_wr_en~0 .mask = 16'h0A00;
defparam \u_i2c|reg_inst|apb_wr_en~0 .mode = "logic";
defparam \u_i2c|reg_inst|apb_wr_en~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_wr_en~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_wr_en~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_wr_en~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_wr_en~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_wr_en~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_wr_en~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_wr_en~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N20
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~10 (
alta_slice \u_i2c|reg_inst|apb_prdata~10 (
	.A(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.B(\u_i2c|reg_inst|always11~3_combout ),
	.C(\u_i2c|reg_inst|I2C_SR_TXE~q ),
	.D(\u_i2c|reg_inst|apb_prdata~9_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~10_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~10 .mask = 16'hEAC0;
defparam \u_i2c|reg_inst|apb_prdata~10 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~10 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~10 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~10 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~10 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~10 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~10 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~10 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~10 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N22
// alta_lcell_comb \u_ahb2apb|Selector17~0 (
// Location: FF_X59_Y9_N22
// alta_lcell_ff \u_ahb2apb|penable (
alta_slice \u_ahb2apb|penable (
	.A(\u_ahb2apb|apbState.apbSetup~q ),
	.B(vcc),
	.C(vcc),
	.D(\u_ahb2apb|apbState.apbIdle~q ),
	.Cin(),
	.Qin(\u_ahb2apb|penable~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|Selector17~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|penable~q ));
defparam \u_ahb2apb|penable .mask = 16'hAAFA;
defparam \u_ahb2apb|penable .mode = "logic";
defparam \u_ahb2apb|penable .modeMux = 1'b0;
defparam \u_ahb2apb|penable .FeedbackMux = 1'b1;
defparam \u_ahb2apb|penable .ShiftMux = 1'b0;
defparam \u_ahb2apb|penable .BypassEn = 1'b0;
defparam \u_ahb2apb|penable .CarryEnb = 1'b1;
defparam \u_ahb2apb|penable .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|penable .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|penable .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y9_N24
// alta_lcell_ff \u_ahb2apb|psel (
// Location: LCCOMB_X59_Y9_N24
// alta_lcell_comb \u_ahb2apb|psel~0 (
alta_slice \u_ahb2apb|psel (
	.A(\u_ahb2apb|apbState.apbSetup~q ),
	.B(\u_ahb2apb|apbState.apbIdle~q ),
	.C(vcc),
	.D(\u_ahb2apb|pvalid~q ),
	.Cin(),
	.Qin(\u_ahb2apb|psel~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|psel~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|psel~q ));
defparam \u_ahb2apb|psel .mask = 16'hF7B0;
defparam \u_ahb2apb|psel .mode = "logic";
defparam \u_ahb2apb|psel .modeMux = 1'b0;
defparam \u_ahb2apb|psel .FeedbackMux = 1'b1;
defparam \u_ahb2apb|psel .ShiftMux = 1'b0;
defparam \u_ahb2apb|psel .BypassEn = 1'b0;
defparam \u_ahb2apb|psel .CarryEnb = 1'b1;
defparam \u_ahb2apb|psel .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|psel .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|psel .SyncLoadMux = 2'bxx;
// Location: FF_X59_Y9_N26
// alta_lcell_ff \u_ahb2apb|apbState.apbSetup (
// Location: LCCOMB_X59_Y9_N26
// alta_lcell_comb \u_ahb2apb|paddr[5]~0 (
alta_slice \u_ahb2apb|apbState.apbSetup (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_ahb2apb|pvalid~q ),
	.Cin(),
	.Qin(\u_ahb2apb|apbState.apbSetup~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|paddr[5]~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|apbState.apbSetup~q ));
defparam \u_ahb2apb|apbState.apbSetup .mask = 16'h0F00;
defparam \u_ahb2apb|apbState.apbSetup .mode = "logic";
defparam \u_ahb2apb|apbState.apbSetup .modeMux = 1'b0;
defparam \u_ahb2apb|apbState.apbSetup .FeedbackMux = 1'b1;
defparam \u_ahb2apb|apbState.apbSetup .ShiftMux = 1'b0;
defparam \u_ahb2apb|apbState.apbSetup .BypassEn = 1'b0;
defparam \u_ahb2apb|apbState.apbSetup .CarryEnb = 1'b1;
defparam \u_ahb2apb|apbState.apbSetup .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|apbState.apbSetup .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|apbState.apbSetup .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N28
// alta_lcell_comb \u_ahb2apb|Selector0~0 (
// Location: FF_X59_Y9_N28
// alta_lcell_ff \u_ahb2apb|apbState.apbIdle (
alta_slice \u_ahb2apb|apbState.apbIdle (
	.A(vcc),
	.B(vcc),
	.C(\u_ahb2apb|apbState.apbSetup~q ),
	.D(\u_ahb2apb|pvalid~q ),
	.Cin(),
	.Qin(\u_ahb2apb|apbState.apbIdle~q ),
	.Clk(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|Selector0~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|apbState.apbIdle~q ));
defparam \u_ahb2apb|apbState.apbIdle .mask = 16'hFFF0;
defparam \u_ahb2apb|apbState.apbIdle .mode = "logic";
defparam \u_ahb2apb|apbState.apbIdle .modeMux = 1'b0;
defparam \u_ahb2apb|apbState.apbIdle .FeedbackMux = 1'b0;
defparam \u_ahb2apb|apbState.apbIdle .ShiftMux = 1'b0;
defparam \u_ahb2apb|apbState.apbIdle .BypassEn = 1'b0;
defparam \u_ahb2apb|apbState.apbIdle .CarryEnb = 1'b1;
defparam \u_ahb2apb|apbState.apbIdle .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|apbState.apbIdle .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|apbState.apbIdle .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N30
// alta_lcell_comb \u_i2c|reg_inst|apb_rd_en~0 (
alta_slice \u_i2c|reg_inst|apb_rd_en~0 (
	.A(\u_ahb2apb|pwrite~q ),
	.B(vcc),
	.C(\u_ahb2apb|penable~q ),
	.D(\u_ahb2apb|psel~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_rd_en~0 .mask = 16'h0500;
defparam \u_i2c|reg_inst|apb_rd_en~0 .mode = "logic";
defparam \u_i2c|reg_inst|apb_rd_en~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_rd_en~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_rd_en~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_rd_en~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_rd_en~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_rd_en~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_rd_en~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_rd_en~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X59_Y9_N6
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~9 (
alta_slice \u_i2c|reg_inst|apb_prdata~9 (
	.A(\u_i2c|reg_inst|I2C_PRER [2]),
	.B(\u_i2c|reg_inst|Equal0~0_combout ),
	.C(\u_i2c|reg_inst|Equal1~0_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [10]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~9_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~9 .mask = 16'h44F4;
defparam \u_i2c|reg_inst|apb_prdata~9 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~9 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~9 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~9 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~9 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~9 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~9 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~9 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~9 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X59_Y9_N0
alta_clkenctrl clken_ctrl_X59_Y9_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X59_Y9_SIG_VCC ));
defparam clken_ctrl_X59_Y9_N0.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y9_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X59_Y9_N0
alta_asyncctrl asyncreset_ctrl_X59_Y9_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X59_Y9_INV ));
defparam asyncreset_ctrl_X59_Y9_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X59_Y9_N1
alta_clkenctrl clken_ctrl_X59_Y9_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_ahb2apb|paddr[5]~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X59_Y9_SIG_SIG ));
defparam clken_ctrl_X59_Y9_N1.ClkMux = 2'b10;
defparam clken_ctrl_X59_Y9_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X59_Y9_N0
alta_syncctrl syncreset_ctrl_X59_Y9(.Din(), .Dout(SyncReset_X59_Y9_GND));
defparam syncreset_ctrl_X59_Y9.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X59_Y9_N1
alta_syncctrl syncload_ctrl_X59_Y9(.Din(), .Dout(SyncLoad_X59_Y9_VCC));
defparam syncload_ctrl_X59_Y9.SyncCtrlMux = 2'b01;
// Location: FF_X60_Y10_N0
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[14] (
// Location: LCCOMB_X60_Y10_N0
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[14]~13 (
alta_slice \u_i2c|reg_inst|I2C_PRER[14] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[6]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [14]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[14]~13_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [14]));
defparam \u_i2c|reg_inst|I2C_PRER[14] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[14] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[14] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[14] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[14] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[14] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N10
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[6] (
// Location: LCCOMB_X60_Y10_N10
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[6]~12 (
alta_slice \u_i2c|reg_inst|I2C_PRER[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[6]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[6]~12_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [6]));
defparam \u_i2c|reg_inst|I2C_PRER[6] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[6] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[6] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[6] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y10_N12
// alta_lcell_comb \u_i2c|scl_filter|Equal0~1 (
alta_slice \u_i2c|scl_filter|Equal0~1 (
	.A(\u_i2c|reg_inst|I2C_PRER [3]),
	.B(\u_i2c|reg_inst|I2C_PRER [14]),
	.C(\u_i2c|reg_inst|I2C_PRER [2]),
	.D(\u_i2c|reg_inst|I2C_PRER [15]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|Equal0~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|Equal0~1 .mask = 16'h8000;
defparam \u_i2c|scl_filter|Equal0~1 .mode = "logic";
defparam \u_i2c|scl_filter|Equal0~1 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~1 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~1 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~1 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|Equal0~1 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|Equal0~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y10_N14
// alta_lcell_comb \u_i2c|scl_filter|Equal0~4 (
alta_slice \u_i2c|scl_filter|Equal0~4 (
	.A(\u_i2c|scl_filter|Equal0~1_combout ),
	.B(\u_i2c|scl_filter|Equal0~0_combout ),
	.C(\u_i2c|scl_filter|Equal0~2_combout ),
	.D(\u_i2c|scl_filter|Equal0~3_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|Equal0~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|Equal0~4 .mask = 16'h8000;
defparam \u_i2c|scl_filter|Equal0~4 .mode = "logic";
defparam \u_i2c|scl_filter|Equal0~4 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~4 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~4 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~4 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|Equal0~4 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|Equal0~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y10_N16
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[5]~10 (
// Location: FF_X60_Y10_N16
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[7] (
alta_slice \u_i2c|reg_inst|I2C_PRER[7] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[7]~14_combout ),
	.D(\mem_ahb_hwdata[5]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(SyncReset_X60_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y10_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[5]~10_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [7]));
defparam \u_i2c|reg_inst|I2C_PRER[7] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[7] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[7] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[7] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[7] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[7] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y10_N18
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[12] (
// Location: LCCOMB_X60_Y10_N18
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[12]~9 (
alta_slice \u_i2c|reg_inst|I2C_PRER[12] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[4]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [12]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[12]~9_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [12]));
defparam \u_i2c|reg_inst|I2C_PRER[12] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[12] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[12] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[12] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[12] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[12] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[12] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[12] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[12] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[12] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N2
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[15] (
// Location: LCCOMB_X60_Y10_N2
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[3]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[15] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[15]~15_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [3]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [15]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(SyncReset_X60_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y10_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[3]~_wirecell_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [15]));
defparam \u_i2c|reg_inst|I2C_PRER[15] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[15] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[15] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[15] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[15] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[15] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[15] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y10_N20
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[5] (
// Location: LCCOMB_X60_Y10_N20
// alta_lcell_comb \u_i2c|scl_filter|Equal0~0 (
alta_slice \u_i2c|reg_inst|I2C_PRER[5] (
	.A(\u_i2c|reg_inst|I2C_PRER [4]),
	.B(\u_i2c|reg_inst|I2C_PRER [7]),
	.C(\u_i2c|reg_inst|I2C_PRER[5]~10_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [6]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(SyncReset_X60_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y10_VCC),
	.LutOut(\u_i2c|scl_filter|Equal0~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [5]));
defparam \u_i2c|reg_inst|I2C_PRER[5] .mask = 16'h8000;
defparam \u_i2c|reg_inst|I2C_PRER[5] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[5] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[5] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[5] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[5] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[5] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[5] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[5] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y10_N22
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[4] (
// Location: LCCOMB_X60_Y10_N22
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[4]~8 (
alta_slice \u_i2c|reg_inst|I2C_PRER[4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[4]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[4]~8_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [4]));
defparam \u_i2c|reg_inst|I2C_PRER[4] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[4] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[4] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[4] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[4] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[4] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[4] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[4] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[4] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y10_N24
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[12]~_wirecell (
// Location: FF_X60_Y10_N24
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[3] (
alta_slice \u_i2c|reg_inst|I2C_PRER[3] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[3]~6_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [12]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(SyncReset_X60_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y10_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[12]~_wirecell_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [3]));
defparam \u_i2c|reg_inst|I2C_PRER[3] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[3] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[3] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[3] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[3] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[3] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[3] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y10_N26
// alta_lcell_comb \u_i2c|reg_inst|always1~0 (
alta_slice \u_i2c|reg_inst|always1~0 (
	.A(\u_ahb2apb|paddr [4]),
	.B(\u_i2c|reg_inst|always11~0_combout ),
	.C(\u_ahb2apb|paddr [2]),
	.D(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always1~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always1~0 .mask = 16'h4000;
defparam \u_i2c|reg_inst|always1~0 .mode = "logic";
defparam \u_i2c|reg_inst|always1~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always1~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always1~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always1~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always1~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always1~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always1~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always1~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N28
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[13] (
// Location: LCCOMB_X60_Y10_N28
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[13]~11 (
alta_slice \u_i2c|reg_inst|I2C_PRER[13] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[5]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [13]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[13]~11_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [13]));
defparam \u_i2c|reg_inst|I2C_PRER[13] .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[13] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[13] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[13] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[13] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[13] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N30
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[10] (
// Location: LCCOMB_X60_Y10_N30
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[10]~5 (
alta_slice \u_i2c|reg_inst|I2C_PRER[10] (
	.A(vcc),
	.B(vcc),
	.C(\mem_ahb_hwdata[2]~input0 ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [10]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[10]~5_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [10]));
defparam \u_i2c|reg_inst|I2C_PRER[10] .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[10] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[10] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[10] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[10] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[10] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[10] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N4
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[2] (
// Location: LCCOMB_X60_Y10_N4
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[2]~4 (
alta_slice \u_i2c|reg_inst|I2C_PRER[2] (
	.A(vcc),
	.B(vcc),
	.C(\mem_ahb_hwdata[2]~input0 ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[2]~4_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [2]));
defparam \u_i2c|reg_inst|I2C_PRER[2] .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[2] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[2] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[2] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[2] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[2] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y10_N6
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[11] (
// Location: LCCOMB_X60_Y10_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[11]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[11] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[11]~7_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [11]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ),
	.SyncReset(SyncReset_X60_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y10_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[11]~_wirecell_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [11]));
defparam \u_i2c|reg_inst|I2C_PRER[11] .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[11] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[11] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[11] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[11] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[11] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[11] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[11] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[11] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y10_N8
// alta_lcell_comb \u_i2c|scl_filter|Equal0~2 (
alta_slice \u_i2c|scl_filter|Equal0~2 (
	.A(\u_i2c|reg_inst|I2C_PRER [11]),
	.B(\u_i2c|reg_inst|I2C_PRER [13]),
	.C(\u_i2c|reg_inst|I2C_PRER [10]),
	.D(\u_i2c|reg_inst|I2C_PRER [12]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|Equal0~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|Equal0~2 .mask = 16'h8000;
defparam \u_i2c|scl_filter|Equal0~2 .mode = "logic";
defparam \u_i2c|scl_filter|Equal0~2 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~2 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~2 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|Equal0~2 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|Equal0~2 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|Equal0~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|Equal0~2 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X60_Y10_N0
alta_clkenctrl clken_ctrl_X60_Y10_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always1~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always1~0_combout_X60_Y10_SIG_SIG ));
defparam clken_ctrl_X60_Y10_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y10_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X60_Y10_N0
alta_asyncctrl asyncreset_ctrl_X60_Y10_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y10_INV ));
defparam asyncreset_ctrl_X60_Y10_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X60_Y10_N1
alta_clkenctrl clken_ctrl_X60_Y10_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always0~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X60_Y10_SIG_SIG ));
defparam clken_ctrl_X60_Y10_N1.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y10_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X60_Y10_N0
alta_syncctrl syncreset_ctrl_X60_Y10(.Din(), .Dout(SyncReset_X60_Y10_GND));
defparam syncreset_ctrl_X60_Y10.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X60_Y10_N1
alta_syncctrl syncload_ctrl_X60_Y10(.Din(), .Dout(SyncLoad_X60_Y10_VCC));
defparam syncload_ctrl_X60_Y10.SyncCtrlMux = 2'b01;
// Location: FF_X60_Y12_N14
// alta_lcell_ff \u_ahb2apb|haddr[3] (
alta_slice \u_ahb2apb|haddr[3] (
	.A(),
	.B(),
	.C(\mem_ahb_haddr[3]~input0 ),
	.D(),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [3]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(SyncReset_X60_Y12_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y12_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_ahb2apb|haddr [3]));
defparam \u_ahb2apb|haddr[3] .mask = 16'hFFFF;
defparam \u_ahb2apb|haddr[3] .mode = "ripple";
defparam \u_ahb2apb|haddr[3] .modeMux = 1'b1;
defparam \u_ahb2apb|haddr[3] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[3] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[3] .BypassEn = 1'b1;
defparam \u_ahb2apb|haddr[3] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[3] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[3] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|haddr[3] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y12_N16
// alta_lcell_ff \u_ahb2apb|haddr[4] (
// Location: LCCOMB_X60_Y12_N16
// alta_lcell_comb \u_ahb2apb|haddr[4]~feeder (
alta_slice \u_ahb2apb|haddr[4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_haddr[4]~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [4]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|haddr[4]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|haddr [4]));
defparam \u_ahb2apb|haddr[4] .mask = 16'hFF00;
defparam \u_ahb2apb|haddr[4] .mode = "logic";
defparam \u_ahb2apb|haddr[4] .modeMux = 1'b0;
defparam \u_ahb2apb|haddr[4] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[4] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[4] .BypassEn = 1'b0;
defparam \u_ahb2apb|haddr[4] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[4] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[4] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|haddr[4] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N2
// alta_lcell_ff \u_ahb2apb|haddr[7] (
// Location: LCCOMB_X60_Y12_N2
// alta_lcell_comb \u_ahb2apb|haddr[7]~feeder (
alta_slice \u_ahb2apb|haddr[7] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_haddr[7]~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [7]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|haddr[7]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|haddr [7]));
defparam \u_ahb2apb|haddr[7] .mask = 16'hFF00;
defparam \u_ahb2apb|haddr[7] .mode = "logic";
defparam \u_ahb2apb|haddr[7] .modeMux = 1'b0;
defparam \u_ahb2apb|haddr[7] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[7] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[7] .BypassEn = 1'b0;
defparam \u_ahb2apb|haddr[7] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[7] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[7] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|haddr[7] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N20
// alta_lcell_ff \u_ahb2apb|haddr[5] (
// Location: LCCOMB_X60_Y12_N20
// alta_lcell_comb \u_ahb2apb|haddr[5]~feeder (
alta_slice \u_ahb2apb|haddr[5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_haddr[5]~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [5]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|haddr[5]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|haddr [5]));
defparam \u_ahb2apb|haddr[5] .mask = 16'hFF00;
defparam \u_ahb2apb|haddr[5] .mode = "logic";
defparam \u_ahb2apb|haddr[5] .modeMux = 1'b0;
defparam \u_ahb2apb|haddr[5] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[5] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[5] .BypassEn = 1'b0;
defparam \u_ahb2apb|haddr[5] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[5] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[5] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|haddr[5] .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N22
// alta_lcell_ff \u_ahb2apb|hwrite (
// Location: LCCOMB_X60_Y12_N22
// alta_lcell_comb \u_ahb2apb|hwrite~feeder (
alta_slice \u_ahb2apb|hwrite (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwrite~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|hwrite~q ),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|hwrite~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|hwrite~q ));
defparam \u_ahb2apb|hwrite .mask = 16'hFF00;
defparam \u_ahb2apb|hwrite .mode = "logic";
defparam \u_ahb2apb|hwrite .modeMux = 1'b0;
defparam \u_ahb2apb|hwrite .FeedbackMux = 1'b0;
defparam \u_ahb2apb|hwrite .ShiftMux = 1'b0;
defparam \u_ahb2apb|hwrite .BypassEn = 1'b0;
defparam \u_ahb2apb|hwrite .CarryEnb = 1'b1;
defparam \u_ahb2apb|hwrite .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|hwrite .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|hwrite .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N24
// alta_lcell_ff \u_ahb2apb|hdone (
// Location: LCCOMB_X60_Y12_N24
// alta_lcell_comb \u_ahb2apb|hdone~0 (
alta_slice \u_ahb2apb|hdone (
	.A(\u_ahb2apb|hreadyout~q ),
	.B(\u_ahb2apb|pvalid~q ),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(\u_ahb2apb|hdone~q ),
	.Clk(\sys_clock~clkctrl_outclk_X60_Y12_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|hdone~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|hdone~q ));
defparam \u_ahb2apb|hdone .mask = 16'hA8A8;
defparam \u_ahb2apb|hdone .mode = "logic";
defparam \u_ahb2apb|hdone .modeMux = 1'b0;
defparam \u_ahb2apb|hdone .FeedbackMux = 1'b1;
defparam \u_ahb2apb|hdone .ShiftMux = 1'b0;
defparam \u_ahb2apb|hdone .BypassEn = 1'b0;
defparam \u_ahb2apb|hdone .CarryEnb = 1'b1;
defparam \u_ahb2apb|hdone .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|hdone .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|hdone .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N26
// alta_lcell_ff \u_ahb2apb|hreadyout (
// Location: LCCOMB_X60_Y12_N26
// alta_lcell_comb \u_ahb2apb|hreadyout~0 (
alta_slice \u_ahb2apb|hreadyout (
	.A(\u_ahb2apb|pdone~q ),
	.B(\mem_ahb_htrans[1]~input0 ),
	.C(vcc),
	.D(\u_ahb2apb|hdone~q ),
	.Cin(),
	.Qin(\u_ahb2apb|hreadyout~q ),
	.Clk(\sys_clock~clkctrl_outclk_X60_Y12_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|hreadyout~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|hreadyout~q ));
defparam \u_ahb2apb|hreadyout .mask = 16'h5CFC;
defparam \u_ahb2apb|hreadyout .mode = "logic";
defparam \u_ahb2apb|hreadyout .modeMux = 1'b0;
defparam \u_ahb2apb|hreadyout .FeedbackMux = 1'b1;
defparam \u_ahb2apb|hreadyout .ShiftMux = 1'b0;
defparam \u_ahb2apb|hreadyout .BypassEn = 1'b0;
defparam \u_ahb2apb|hreadyout .CarryEnb = 1'b1;
defparam \u_ahb2apb|hreadyout .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|hreadyout .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|hreadyout .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N4
// alta_lcell_ff \u_ahb2apb|haddr[2] (
// Location: LCCOMB_X60_Y12_N4
// alta_lcell_comb \u_ahb2apb|haddr[2]~feeder (
alta_slice \u_ahb2apb|haddr[2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_haddr[2]~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [2]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|haddr[2]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|haddr [2]));
defparam \u_ahb2apb|haddr[2] .mask = 16'hFF00;
defparam \u_ahb2apb|haddr[2] .mode = "logic";
defparam \u_ahb2apb|haddr[2] .modeMux = 1'b0;
defparam \u_ahb2apb|haddr[2] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[2] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[2] .BypassEn = 1'b0;
defparam \u_ahb2apb|haddr[2] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[2] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[2] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|haddr[2] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y12_N6
// alta_lcell_comb \u_ahb2apb|always0~0 (
alta_slice \u_ahb2apb|always0~0 (
	.A(vcc),
	.B(\mem_ahb_htrans[1]~input0 ),
	.C(\u_ahb2apb|hreadyout~q ),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|always0~0_combout ),
	.Cout(),
	.Q());
defparam \u_ahb2apb|always0~0 .mask = 16'h0C0C;
defparam \u_ahb2apb|always0~0 .mode = "logic";
defparam \u_ahb2apb|always0~0 .modeMux = 1'b0;
defparam \u_ahb2apb|always0~0 .FeedbackMux = 1'b0;
defparam \u_ahb2apb|always0~0 .ShiftMux = 1'b0;
defparam \u_ahb2apb|always0~0 .BypassEn = 1'b0;
defparam \u_ahb2apb|always0~0 .CarryEnb = 1'b1;
defparam \u_ahb2apb|always0~0 .AsyncResetMux = 2'bxx;
defparam \u_ahb2apb|always0~0 .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|always0~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y12_N8
// alta_lcell_ff \u_ahb2apb|haddr[6] (
// Location: LCCOMB_X60_Y12_N8
// alta_lcell_comb \u_ahb2apb|haddr[6]~feeder (
alta_slice \u_ahb2apb|haddr[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_haddr[6]~input0 ),
	.Cin(),
	.Qin(\u_ahb2apb|haddr [6]),
	.Clk(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_ahb2apb|haddr[6]~feeder_combout ),
	.Cout(),
	.Q(\u_ahb2apb|haddr [6]));
defparam \u_ahb2apb|haddr[6] .mask = 16'hFF00;
defparam \u_ahb2apb|haddr[6] .mode = "logic";
defparam \u_ahb2apb|haddr[6] .modeMux = 1'b0;
defparam \u_ahb2apb|haddr[6] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|haddr[6] .ShiftMux = 1'b0;
defparam \u_ahb2apb|haddr[6] .BypassEn = 1'b0;
defparam \u_ahb2apb|haddr[6] .CarryEnb = 1'b1;
defparam \u_ahb2apb|haddr[6] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|haddr[6] .SyncResetMux = 2'bxx;
defparam \u_ahb2apb|haddr[6] .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X60_Y12_N0
alta_clkenctrl clken_ctrl_X60_Y12_N0(.ClkIn(\sys_clock~clkctrl_outclk ), .ClkEn(\u_ahb2apb|always0~0_combout ), .ClkOut(\sys_clock~clkctrl_outclk__u_ahb2apb|always0~0_combout_X60_Y12_SIG_SIG ));
defparam clken_ctrl_X60_Y12_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y12_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X60_Y12_N0
alta_asyncctrl asyncreset_ctrl_X60_Y12_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y12_INV ));
defparam asyncreset_ctrl_X60_Y12_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X60_Y12_N1
alta_clkenctrl clken_ctrl_X60_Y12_N1(.ClkIn(\sys_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\sys_clock~clkctrl_outclk_X60_Y12_SIG_VCC ));
defparam clken_ctrl_X60_Y12_N1.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y12_N1.ClkEnMux = 2'b01;

// Location: SYNCCTRL_X60_Y12_N0
alta_syncctrl syncreset_ctrl_X60_Y12(.Din(), .Dout(SyncReset_X60_Y12_GND));
defparam syncreset_ctrl_X60_Y12.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X60_Y12_N1
alta_syncctrl syncload_ctrl_X60_Y12(.Din(), .Dout(SyncLoad_X60_Y12_VCC));
defparam syncload_ctrl_X60_Y12.SyncCtrlMux = 2'b01;
// Location: FF_X60_Y3_N0
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[0] (
// Location: LCCOMB_X60_Y3_N0
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[0]~16 (
alta_slice \u_i2c|slave_inst|scl_cnt[0] (
	.A(vcc),
	.B(\u_i2c|slave_inst|scl_cnt [0]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|slave_inst|scl_cnt [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[0]~16_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[0]~17 ),
	.Q(\u_i2c|slave_inst|scl_cnt [0]));
defparam \u_i2c|slave_inst|scl_cnt[0] .mask = 16'h33CC;
defparam \u_i2c|slave_inst|scl_cnt[0] .mode = "logic";
defparam \u_i2c|slave_inst|scl_cnt[0] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[0] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[0] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[0] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[0] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[0] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[0] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N10
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[5] (
// Location: LCCOMB_X60_Y3_N10
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[5]~27 (
alta_slice \u_i2c|slave_inst|scl_cnt[5] (
	.A(\u_i2c|slave_inst|scl_cnt [5]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[4]~26 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[5]~27_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[5]~28 ),
	.Q(\u_i2c|slave_inst|scl_cnt [5]));
defparam \u_i2c|slave_inst|scl_cnt[5] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[5] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[5] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[5] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[5] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[5] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[5] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[5] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[5] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N12
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[6] (
// Location: LCCOMB_X60_Y3_N12
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[6]~29 (
alta_slice \u_i2c|slave_inst|scl_cnt[6] (
	.A(\u_i2c|slave_inst|scl_cnt [6]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[5]~28 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[6]~29_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[6]~30 ),
	.Q(\u_i2c|slave_inst|scl_cnt [6]));
defparam \u_i2c|slave_inst|scl_cnt[6] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[6] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[6] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[6] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[6] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[6] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[6] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[6] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[6] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N14
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[7] (
// Location: LCCOMB_X60_Y3_N14
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[7]~31 (
alta_slice \u_i2c|slave_inst|scl_cnt[7] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [7]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[6]~30 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[7]~31_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[7]~32 ),
	.Q(\u_i2c|slave_inst|scl_cnt [7]));
defparam \u_i2c|slave_inst|scl_cnt[7] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[7] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[7] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[7] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[7] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[7] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[7] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[7] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[7] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N16
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[8] (
// Location: LCCOMB_X60_Y3_N16
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[8]~33 (
alta_slice \u_i2c|slave_inst|scl_cnt[8] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [8]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[7]~32 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[8]~33_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[8]~34 ),
	.Q(\u_i2c|slave_inst|scl_cnt [8]));
defparam \u_i2c|slave_inst|scl_cnt[8] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[8] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[8] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[8] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[8] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[8] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[8] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[8] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[8] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N18
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[9] (
// Location: LCCOMB_X60_Y3_N18
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[9]~35 (
alta_slice \u_i2c|slave_inst|scl_cnt[9] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [9]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[8]~34 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[9]~35_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[9]~36 ),
	.Q(\u_i2c|slave_inst|scl_cnt [9]));
defparam \u_i2c|slave_inst|scl_cnt[9] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[9] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[9] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[9] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[9] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[9] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[9] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[9] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[9] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N2
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[1] (
// Location: LCCOMB_X60_Y3_N2
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[1]~19 (
alta_slice \u_i2c|slave_inst|scl_cnt[1] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [1]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[0]~17 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[1]~19_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[1]~20 ),
	.Q(\u_i2c|slave_inst|scl_cnt [1]));
defparam \u_i2c|slave_inst|scl_cnt[1] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[1] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[1] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[1] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[1] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[1] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[1] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N20
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[10] (
// Location: LCCOMB_X60_Y3_N20
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[10]~37 (
alta_slice \u_i2c|slave_inst|scl_cnt[10] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [10]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[9]~36 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [10]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[10]~37_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[10]~38 ),
	.Q(\u_i2c|slave_inst|scl_cnt [10]));
defparam \u_i2c|slave_inst|scl_cnt[10] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[10] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[10] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[10] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[10] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[10] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[10] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[10] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[10] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[10] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N22
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[11] (
// Location: LCCOMB_X60_Y3_N22
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[11]~39 (
alta_slice \u_i2c|slave_inst|scl_cnt[11] (
	.A(\u_i2c|slave_inst|scl_cnt [11]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[10]~38 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [11]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[11]~39_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[11]~40 ),
	.Q(\u_i2c|slave_inst|scl_cnt [11]));
defparam \u_i2c|slave_inst|scl_cnt[11] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[11] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[11] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[11] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[11] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[11] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[11] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[11] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[11] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[11] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N24
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[12] (
// Location: LCCOMB_X60_Y3_N24
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[12]~41 (
alta_slice \u_i2c|slave_inst|scl_cnt[12] (
	.A(\u_i2c|slave_inst|scl_cnt [12]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[11]~40 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [12]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[12]~41_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[12]~42 ),
	.Q(\u_i2c|slave_inst|scl_cnt [12]));
defparam \u_i2c|slave_inst|scl_cnt[12] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[12] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[12] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[12] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[12] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[12] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[12] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[12] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[12] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[12] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N26
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[13] (
// Location: LCCOMB_X60_Y3_N26
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[13]~43 (
alta_slice \u_i2c|slave_inst|scl_cnt[13] (
	.A(\u_i2c|slave_inst|scl_cnt [13]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[12]~42 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [13]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[13]~43_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[13]~44 ),
	.Q(\u_i2c|slave_inst|scl_cnt [13]));
defparam \u_i2c|slave_inst|scl_cnt[13] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[13] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[13] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[13] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[13] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[13] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[13] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[13] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[13] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[13] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N28
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[14] (
// Location: LCCOMB_X60_Y3_N28
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[14]~45 (
alta_slice \u_i2c|slave_inst|scl_cnt[14] (
	.A(\u_i2c|slave_inst|scl_cnt [14]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[13]~44 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [14]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[14]~45_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[14]~46 ),
	.Q(\u_i2c|slave_inst|scl_cnt [14]));
defparam \u_i2c|slave_inst|scl_cnt[14] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[14] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[14] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[14] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[14] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[14] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[14] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[14] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[14] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[14] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N30
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[15] (
// Location: LCCOMB_X60_Y3_N30
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[15]~47 (
alta_slice \u_i2c|slave_inst|scl_cnt[15] (
	.A(\u_i2c|slave_inst|scl_cnt [15]),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|scl_filter|filter_out~q ),
	.Cin(\u_i2c|slave_inst|scl_cnt[14]~46 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [15]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[15]~47_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|scl_cnt [15]));
defparam \u_i2c|slave_inst|scl_cnt[15] .mask = 16'hA55A;
defparam \u_i2c|slave_inst|scl_cnt[15] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[15] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[15] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[15] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[15] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[15] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[15] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[15] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[15] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N4
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[2] (
// Location: LCCOMB_X60_Y3_N4
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[2]~21 (
alta_slice \u_i2c|slave_inst|scl_cnt[2] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [2]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[1]~20 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[2]~21_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[2]~22 ),
	.Q(\u_i2c|slave_inst|scl_cnt [2]));
defparam \u_i2c|slave_inst|scl_cnt[2] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[2] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[2] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[2] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[2] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[2] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[2] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[2] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[2] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N6
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[3] (
// Location: LCCOMB_X60_Y3_N6
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[3]~23 (
alta_slice \u_i2c|slave_inst|scl_cnt[3] (
	.A(\u_i2c|slave_inst|scl_cnt [3]),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[2]~22 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[3]~23_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[3]~24 ),
	.Q(\u_i2c|slave_inst|scl_cnt [3]));
defparam \u_i2c|slave_inst|scl_cnt[3] .mask = 16'h9617;
defparam \u_i2c|slave_inst|scl_cnt[3] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[3] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[3] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[3] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[3] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[3] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[3] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[3] .SyncLoadMux = 2'b00;
// Location: FF_X60_Y3_N8
// alta_lcell_ff \u_i2c|slave_inst|scl_cnt[4] (
// Location: LCCOMB_X60_Y3_N8
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[4]~25 (
alta_slice \u_i2c|slave_inst|scl_cnt[4] (
	.A(\u_i2c|scl_filter|filter_out~q ),
	.B(\u_i2c|slave_inst|scl_cnt [4]),
	.C(vcc),
	.D(vcc),
	.Cin(\u_i2c|slave_inst|scl_cnt[3]~24 ),
	.Qin(\u_i2c|slave_inst|scl_cnt [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ),
	.SyncReset(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y3_GND),
	.LutOut(\u_i2c|slave_inst|scl_cnt[4]~25_combout ),
	.Cout(\u_i2c|slave_inst|scl_cnt[4]~26 ),
	.Q(\u_i2c|slave_inst|scl_cnt [4]));
defparam \u_i2c|slave_inst|scl_cnt[4] .mask = 16'h698E;
defparam \u_i2c|slave_inst|scl_cnt[4] .mode = "ripple";
defparam \u_i2c|slave_inst|scl_cnt[4] .modeMux = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[4] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[4] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[4] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[4] .CarryEnb = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_cnt[4] .SyncResetMux = 2'b10;
defparam \u_i2c|slave_inst|scl_cnt[4] .SyncLoadMux = 2'b00;

// Location: CLKENCTRL_X60_Y3_N1
alta_clkenctrl clken_ctrl_X60_Y3_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|slave_inst|scl_cnt[1]~18_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|scl_cnt[1]~18_combout_X60_Y3_SIG_SIG ));
defparam clken_ctrl_X60_Y3_N1.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y3_N1.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X60_Y3_N1
alta_asyncctrl asyncreset_ctrl_X60_Y3_N1(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y3_INV ));
defparam asyncreset_ctrl_X60_Y3_N1.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X60_Y3_N0
alta_syncctrl syncreset_ctrl_X60_Y3(.Din(\u_i2c|scl_filter|filter_rise~q ), .Dout(\u_i2c|scl_filter|filter_rise~q__SyncReset_X60_Y3_SIG ));
defparam syncreset_ctrl_X60_Y3.SyncCtrlMux = 2'b10;

// Location: SYNCCTRL_X60_Y3_N1
alta_syncctrl syncload_ctrl_X60_Y3(.Din(), .Dout(SyncLoad_X60_Y3_GND));
defparam syncload_ctrl_X60_Y3.SyncCtrlMux = 2'b00;
// Location: FF_X60_Y6_N0
// alta_lcell_ff \u_i2c|scl_filter|filter_rise (
// Location: LCCOMB_X60_Y6_N0
// alta_lcell_comb \u_i2c|scl_filter|filter_rise~0 (
alta_slice \u_i2c|scl_filter|filter_rise (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_sync~q ),
	.C(\u_i2c|scl_filter|filter_out~q ),
	.D(\u_i2c|scl_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_rise~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_rise~0_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_rise~q ));
defparam \u_i2c|scl_filter|filter_rise .mask = 16'h3000;
defparam \u_i2c|scl_filter|filter_rise .mode = "logic";
defparam \u_i2c|scl_filter|filter_rise .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_rise .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_rise .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_rise .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_rise .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_rise .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_rise .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_rise .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y6_N18
// alta_lcell_comb \u_i2c|scl_filter|always3~0 (
alta_slice \u_i2c|scl_filter|always3~0 (
	.A(\u_i2c|scl_filter|filter_reg~q ),
	.B(\u_i2c|scl_filter|filter_sync~q ),
	.C(\u_i2c|scl_filter|LessThan0~4_combout ),
	.D(\u_i2c|scl_filter|Equal0~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|always3~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|always3~0 .mask = 16'hFF09;
defparam \u_i2c|scl_filter|always3~0 .mode = "logic";
defparam \u_i2c|scl_filter|always3~0 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|always3~0 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|always3~0 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|always3~0 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|always3~0 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|always3~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|always3~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|always3~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y6_N22
// alta_lcell_ff \u_i2c|scl_filter|filter_out (
// Location: LCCOMB_X60_Y6_N22
// alta_lcell_comb \u_i2c|scl_filter|filter_out~0 (
alta_slice \u_i2c|scl_filter|filter_out (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_sync~q ),
	.C(vcc),
	.D(\u_i2c|scl_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_out~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_out~0_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_out~q ));
defparam \u_i2c|scl_filter|filter_out .mask = 16'hCCF0;
defparam \u_i2c|scl_filter|filter_out .mode = "logic";
defparam \u_i2c|scl_filter|filter_out .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_out .FeedbackMux = 1'b1;
defparam \u_i2c|scl_filter|filter_out .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_out .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_out .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_out .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_out .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_out .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y6_N26
// alta_lcell_comb \u_i2c|slave_inst|always14~2 (
alta_slice \u_i2c|slave_inst|always14~2 (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|scl_filter|filter_out~q ),
	.D(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always14~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always14~2 .mask = 16'h000F;
defparam \u_i2c|slave_inst|always14~2 .mode = "logic";
defparam \u_i2c|slave_inst|always14~2 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always14~2 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always14~2 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always14~2 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always14~2 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always14~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~2 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y6_N28
// alta_lcell_ff \u_i2c|scl_filter|filter_fall (
// Location: LCCOMB_X60_Y6_N28
// alta_lcell_comb \u_i2c|scl_filter|filter_fall~0 (
alta_slice \u_i2c|scl_filter|filter_fall (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_sync~q ),
	.C(\u_i2c|scl_filter|filter_out~q ),
	.D(\u_i2c|scl_filter|always3~0_combout ),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_fall~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_fall~0_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_fall~q ));
defparam \u_i2c|scl_filter|filter_fall .mask = 16'h0C00;
defparam \u_i2c|scl_filter|filter_fall .mode = "logic";
defparam \u_i2c|scl_filter|filter_fall .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_fall .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_fall .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_fall .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_fall .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_fall .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_fall .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_fall .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X60_Y6_N0
alta_clkenctrl clken_ctrl_X60_Y6_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X60_Y6_SIG_VCC ));
defparam clken_ctrl_X60_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y6_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X60_Y6_N0
alta_asyncctrl asyncreset_ctrl_X60_Y6_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y6_INV ));
defparam asyncreset_ctrl_X60_Y6_N0.AsyncCtrlMux = 2'b11;
// Location: LCCOMB_X60_Y7_N0
// alta_lcell_comb \u_i2c|slave_inst|always8~1 (
alta_slice \u_i2c|slave_inst|always8~1 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always8~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always8~1 .mask = 16'hAA00;
defparam \u_i2c|slave_inst|always8~1 .mode = "logic";
defparam \u_i2c|slave_inst|always8~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always8~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always8~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always8~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always8~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always8~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always8~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always8~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N10
// alta_lcell_comb \u_i2c|slave_inst|tx_empty_clr~0 (
alta_slice \u_i2c|slave_inst|tx_empty_clr~0 (
	.A(\u_i2c|slave_inst|tx_pending~q ),
	.B(\u_i2c|slave_inst|tx_shifting~q ),
	.C(\u_i2c|reg_inst|I2C_SR_TXE~q ),
	.D(\u_i2c|reg_inst|I2C_TXR_Set~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_empty_clr~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|tx_empty_clr~0 .mask = 16'hC080;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .mode = "logic";
defparam \u_i2c|slave_inst|tx_empty_clr~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_empty_clr~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N12
// alta_lcell_comb \u_i2c|slave_inst|i2c_rd~0 (
alta_slice \u_i2c|slave_inst|i2c_rd~0 (
	.A(\u_i2c|slave_inst|addr_bytes [1]),
	.B(\u_i2c|scl_filter|filter_rise~q ),
	.C(\u_i2c|slave_inst|addr_bytes [0]),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|i2c_rd~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|i2c_rd~0 .mask = 16'h0400;
defparam \u_i2c|slave_inst|i2c_rd~0 .mode = "logic";
defparam \u_i2c|slave_inst|i2c_rd~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|i2c_rd~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|i2c_rd~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|i2c_rd~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N14
// alta_lcell_ff \u_i2c|reg_inst|I2C_SR_TXE (
// Location: LCCOMB_X60_Y7_N14
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_TXE~2 (
alta_slice \u_i2c|reg_inst|I2C_SR_TXE (
	.A(\u_i2c|slave_inst|tx_empty_clr~0_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.C(\u_i2c|reg_inst|I2C_SR_TXE~1_combout ),
	.D(\u_i2c|reg_inst|I2C_SR_TXE~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_SR_TXE~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_TXE~2_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_SR_TXE~q ));
defparam \u_i2c|reg_inst|I2C_SR_TXE .mask = 16'h1000;
defparam \u_i2c|reg_inst|I2C_SR_TXE .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_TXE .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_TXE .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_SR_TXE .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_TXE .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N16
// alta_lcell_comb \u_i2c|slave_inst|tx_empty_clr~1 (
alta_slice \u_i2c|slave_inst|tx_empty_clr~1 (
	.A(vcc),
	.B(\u_i2c|slave_inst|tx_pending~q ),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_TXR_Set~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_empty_clr~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|tx_empty_clr~1 .mask = 16'hFFCC;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .mode = "logic";
defparam \u_i2c|slave_inst|tx_empty_clr~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_empty_clr~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N18
// alta_lcell_comb \u_i2c|slave_inst|rxack~0 (
alta_slice \u_i2c|slave_inst|rxack~0 (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(\u_i2c|scl_filter|filter_rise~q ),
	.C(\u_i2c|slave_inst|i2c_rd~q ),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|rxack~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|rxack~0 .mask = 16'h8080;
defparam \u_i2c|slave_inst|rxack~0 .mode = "logic";
defparam \u_i2c|slave_inst|rxack~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rxack~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|rxack~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rxack~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|rxack~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rxack~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rxack~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rxack~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N2
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_TXE~0 (
alta_slice \u_i2c|reg_inst|I2C_SR_TXE~0 (
	.A(\u_i2c|slave_inst|addr_bytes [1]),
	.B(\u_i2c|slave_inst|i2c_rd~q ),
	.C(\u_i2c|reg_inst|I2C_SR_TXE~q ),
	.D(\u_i2c|slave_inst|always8~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_TXE~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .mask = 16'hF4F0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_TXE~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N20
// alta_lcell_ff \u_i2c|slave_inst|tx_shifting (
// Location: LCCOMB_X60_Y7_N20
// alta_lcell_comb \u_i2c|slave_inst|tx_shifting~0 (
alta_slice \u_i2c|slave_inst|tx_shifting (
	.A(\u_i2c|slave_inst|i2c_rd~q ),
	.B(\u_i2c|slave_inst|tx_shifting_clr~combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|tx_empty_clr~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|tx_shifting~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_shifting~0_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|tx_shifting~q ));
defparam \u_i2c|slave_inst|tx_shifting .mask = 16'hBA30;
defparam \u_i2c|slave_inst|tx_shifting .mode = "logic";
defparam \u_i2c|slave_inst|tx_shifting .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|tx_shifting .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_shifting .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|tx_shifting .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_shifting .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N22
// alta_lcell_comb \u_i2c|slave_inst|tx_pending~1 (
alta_slice \u_i2c|slave_inst|tx_pending~1 (
	.A(\u_i2c|slave_inst|i2c_rd~q ),
	.B(\u_i2c|slave_inst|tx_pending~q ),
	.C(\u_i2c|slave_inst|tx_shifting_clr~combout ),
	.D(\u_i2c|reg_inst|I2C_TXR_Set~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_pending~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|tx_pending~1 .mask = 16'hCE0C;
defparam \u_i2c|slave_inst|tx_pending~1 .mode = "logic";
defparam \u_i2c|slave_inst|tx_pending~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_pending~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_pending~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_pending~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_pending~1 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N24
// alta_lcell_ff \u_i2c|slave_inst|tx_pending (
// Location: LCCOMB_X60_Y7_N24
// alta_lcell_comb \u_i2c|slave_inst|tx_pending~2 (
alta_slice \u_i2c|slave_inst|tx_pending (
	.A(\u_i2c|slave_inst|slave_state.I2C_STOP~q ),
	.B(vcc),
	.C(\u_i2c|slave_inst|tx_pending~1_combout ),
	.D(\u_i2c|slave_inst|tx_shifting~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|tx_pending~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_pending~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|tx_pending~q ));
defparam \u_i2c|slave_inst|tx_pending .mask = 16'hA000;
defparam \u_i2c|slave_inst|tx_pending .mode = "logic";
defparam \u_i2c|slave_inst|tx_pending .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_pending .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_pending .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_pending .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|tx_pending .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_pending .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N26
// alta_lcell_ff \u_i2c|slave_inst|tip (
// Location: LCCOMB_X60_Y7_N26
// alta_lcell_comb \u_i2c|slave_inst|tip~3 (
alta_slice \u_i2c|slave_inst|tip (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|tx_shifting~q ),
	.C(\u_i2c|slave_inst|tip~2_combout ),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|tip~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tip~3_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|tip~q ));
defparam \u_i2c|slave_inst|tip .mask = 16'hDCFC;
defparam \u_i2c|slave_inst|tip .mode = "logic";
defparam \u_i2c|slave_inst|tip .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tip .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tip .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tip .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tip .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tip .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|tip .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tip .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N28
// alta_lcell_ff \u_i2c|slave_inst|sda_oe (
// Location: LCCOMB_X60_Y7_N28
// alta_lcell_comb \u_i2c|slave_inst|sda_oe~3 (
alta_slice \u_i2c|slave_inst|sda_oe (
	.A(\u_i2c|slave_inst|sda_oe~2_combout ),
	.B(\u_i2c|slave_inst|addr_match~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|sda_oe~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|sda_oe~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|sda_oe~3_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|sda_oe~q ));
defparam \u_i2c|slave_inst|sda_oe .mask = 16'h3320;
defparam \u_i2c|slave_inst|sda_oe .mode = "logic";
defparam \u_i2c|slave_inst|sda_oe .modeMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|sda_oe .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|sda_oe .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|sda_oe .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|sda_oe .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_oe .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N30
// alta_lcell_comb \u_i2c|slave_inst|tip~2 (
alta_slice \u_i2c|slave_inst|tip~2 (
	.A(\u_i2c|slave_inst|tip~q ),
	.B(\u_i2c|scl_filter|filter_rise~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tip~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|tip~2 .mask = 16'hEEEA;
defparam \u_i2c|slave_inst|tip~2 .mode = "logic";
defparam \u_i2c|slave_inst|tip~2 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tip~2 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tip~2 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tip~2 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tip~2 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tip~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tip~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tip~2 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y7_N4
// alta_lcell_ff \u_i2c|slave_inst|i2c_rd (
// Location: LCCOMB_X60_Y7_N4
// alta_lcell_comb \u_i2c|slave_inst|i2c_rd~1 (
alta_slice \u_i2c|slave_inst|i2c_rd (
	.A(\u_i2c|slave_inst|i2c_rd~0_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|shift_data [0]),
	.Cin(),
	.Qin(\u_i2c|slave_inst|i2c_rd~q ),
	.Clk(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|i2c_rd~1_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|i2c_rd~q ));
defparam \u_i2c|slave_inst|i2c_rd .mask = 16'h3210;
defparam \u_i2c|slave_inst|i2c_rd .mode = "logic";
defparam \u_i2c|slave_inst|i2c_rd .modeMux = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|i2c_rd .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|i2c_rd .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|i2c_rd .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|i2c_rd .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|i2c_rd .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y7_N6
// alta_lcell_comb \u_i2c|slave_inst|sda_oe~2 (
alta_slice \u_i2c|slave_inst|sda_oe~2 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|tx_shifting~q ),
	.C(\u_i2c|scl_filter|filter_out~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|sda_oe~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|sda_oe~2 .mask = 16'h1555;
defparam \u_i2c|slave_inst|sda_oe~2 .mode = "logic";
defparam \u_i2c|slave_inst|sda_oe~2 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~2 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~2 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~2 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~2 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|sda_oe~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_oe~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_oe~2 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X60_Y7_N0
alta_clkenctrl clken_ctrl_X60_Y7_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X60_Y7_SIG_VCC ));
defparam clken_ctrl_X60_Y7_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y7_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X60_Y7_N0
alta_asyncctrl asyncreset_ctrl_X60_Y7_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y7_INV ));
defparam asyncreset_ctrl_X60_Y7_N0.AsyncCtrlMux = 2'b11;
// Location: FF_X60_Y8_N0
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[0] (
// Location: LCCOMB_X60_Y8_N0
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[0]~14 (
alta_slice \u_i2c|sda_filter|filter_cnt[0] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [0]),
	.C(\u_i2c|reg_inst|I2C_PRER[2]~_wirecell_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_cnt [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[0]~14_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[0]~15 ),
	.Q(\u_i2c|sda_filter|filter_cnt [0]));
defparam \u_i2c|sda_filter|filter_cnt[0] .mask = 16'h33CC;
defparam \u_i2c|sda_filter|filter_cnt[0] .mode = "logic";
defparam \u_i2c|sda_filter|filter_cnt[0] .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[0] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[0] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[0] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[0] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[0] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[0] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N10
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[5] (
// Location: LCCOMB_X60_Y8_N10
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[5]~26 (
alta_slice \u_i2c|sda_filter|filter_cnt[5] (
	.A(\u_i2c|sda_filter|filter_cnt [5]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[7]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[4]~25 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[5]~26_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[5]~27 ),
	.Q(\u_i2c|sda_filter|filter_cnt [5]));
defparam \u_i2c|sda_filter|filter_cnt[5] .mask = 16'hA505;
defparam \u_i2c|sda_filter|filter_cnt[5] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[5] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[5] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[5] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[5] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[5] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[5] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[5] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N12
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[6] (
// Location: LCCOMB_X60_Y8_N12
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[6]~28 (
alta_slice \u_i2c|sda_filter|filter_cnt[6] (
	.A(\u_i2c|sda_filter|filter_cnt [6]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[8]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[5]~27 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[6]~28_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[6]~29 ),
	.Q(\u_i2c|sda_filter|filter_cnt [6]));
defparam \u_i2c|sda_filter|filter_cnt[6] .mask = 16'h5AAF;
defparam \u_i2c|sda_filter|filter_cnt[6] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[6] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[6] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[6] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[6] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[6] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[6] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[6] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N14
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[7] (
// Location: LCCOMB_X60_Y8_N14
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[7]~30 (
alta_slice \u_i2c|sda_filter|filter_cnt[7] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [7]),
	.C(\u_i2c|reg_inst|I2C_PRER[9]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[6]~29 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[7]~30_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[7]~31 ),
	.Q(\u_i2c|sda_filter|filter_cnt [7]));
defparam \u_i2c|sda_filter|filter_cnt[7] .mask = 16'hC303;
defparam \u_i2c|sda_filter|filter_cnt[7] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[7] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[7] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[7] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[7] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[7] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[7] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[7] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N16
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[8] (
// Location: LCCOMB_X60_Y8_N16
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[8]~32 (
alta_slice \u_i2c|sda_filter|filter_cnt[8] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [8]),
	.C(\u_i2c|reg_inst|I2C_PRER[10]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[7]~31 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[8]~32_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[8]~33 ),
	.Q(\u_i2c|sda_filter|filter_cnt [8]));
defparam \u_i2c|sda_filter|filter_cnt[8] .mask = 16'h3CCF;
defparam \u_i2c|sda_filter|filter_cnt[8] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[8] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[8] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[8] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[8] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[8] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[8] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[8] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N18
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[9] (
// Location: LCCOMB_X60_Y8_N18
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[9]~34 (
alta_slice \u_i2c|sda_filter|filter_cnt[9] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [9]),
	.C(\u_i2c|reg_inst|I2C_PRER[11]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[8]~33 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[9]~34_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[9]~35 ),
	.Q(\u_i2c|sda_filter|filter_cnt [9]));
defparam \u_i2c|sda_filter|filter_cnt[9] .mask = 16'hC303;
defparam \u_i2c|sda_filter|filter_cnt[9] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[9] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[9] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[9] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[9] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[9] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N2
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[1] (
// Location: LCCOMB_X60_Y8_N2
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[1]~16 (
alta_slice \u_i2c|sda_filter|filter_cnt[1] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [1]),
	.C(\u_i2c|reg_inst|I2C_PRER[3]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[0]~15 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[1]~16_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[1]~17 ),
	.Q(\u_i2c|sda_filter|filter_cnt [1]));
defparam \u_i2c|sda_filter|filter_cnt[1] .mask = 16'hC303;
defparam \u_i2c|sda_filter|filter_cnt[1] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[1] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[1] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[1] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[1] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[1] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[1] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[1] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N20
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[10] (
// Location: LCCOMB_X60_Y8_N20
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[10]~36 (
alta_slice \u_i2c|sda_filter|filter_cnt[10] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [10]),
	.C(\u_i2c|reg_inst|I2C_PRER[12]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[9]~35 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [10]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[10]~36_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[10]~37 ),
	.Q(\u_i2c|sda_filter|filter_cnt [10]));
defparam \u_i2c|sda_filter|filter_cnt[10] .mask = 16'h3CCF;
defparam \u_i2c|sda_filter|filter_cnt[10] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[10] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[10] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[10] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[10] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[10] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[10] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[10] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[10] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N22
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[11] (
// Location: LCCOMB_X60_Y8_N22
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[11]~38 (
alta_slice \u_i2c|sda_filter|filter_cnt[11] (
	.A(\u_i2c|sda_filter|filter_cnt [11]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[13]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[10]~37 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [11]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[11]~38_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[11]~39 ),
	.Q(\u_i2c|sda_filter|filter_cnt [11]));
defparam \u_i2c|sda_filter|filter_cnt[11] .mask = 16'hA505;
defparam \u_i2c|sda_filter|filter_cnt[11] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[11] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[11] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[11] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[11] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[11] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[11] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[11] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[11] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N24
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[12] (
// Location: LCCOMB_X60_Y8_N24
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[12]~40 (
alta_slice \u_i2c|sda_filter|filter_cnt[12] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [12]),
	.C(\u_i2c|reg_inst|I2C_PRER[14]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[11]~39 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [12]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[12]~40_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[12]~41 ),
	.Q(\u_i2c|sda_filter|filter_cnt [12]));
defparam \u_i2c|sda_filter|filter_cnt[12] .mask = 16'h3CCF;
defparam \u_i2c|sda_filter|filter_cnt[12] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[12] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[12] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[12] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[12] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[12] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[12] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[12] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[12] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N26
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[13] (
// Location: LCCOMB_X60_Y8_N26
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[13]~42 (
alta_slice \u_i2c|sda_filter|filter_cnt[13] (
	.A(\u_i2c|sda_filter|filter_cnt [13]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[15]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[12]~41 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [13]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[13]~42_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_cnt [13]));
defparam \u_i2c|sda_filter|filter_cnt[13] .mask = 16'hA5A5;
defparam \u_i2c|sda_filter|filter_cnt[13] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[13] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[13] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[13] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[13] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[13] .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[13] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[13] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[13] .SyncLoadMux = 2'b10;
// Location: LCCOMB_X60_Y8_N28
// alta_lcell_comb \u_i2c|sda_filter|LessThan0~0 (
alta_slice \u_i2c|sda_filter|LessThan0~0 (
	.A(\u_i2c|sda_filter|filter_cnt [3]),
	.B(\u_i2c|sda_filter|filter_cnt [1]),
	.C(\u_i2c|sda_filter|filter_cnt [2]),
	.D(\u_i2c|sda_filter|filter_cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|LessThan0~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|LessThan0~0 .mask = 16'hFEFA;
defparam \u_i2c|sda_filter|LessThan0~0 .mode = "logic";
defparam \u_i2c|sda_filter|LessThan0~0 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~0 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~0 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~0 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~0 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|LessThan0~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y8_N30
// alta_lcell_comb \u_i2c|sda_filter|LessThan0~2 (
alta_slice \u_i2c|sda_filter|LessThan0~2 (
	.A(\u_i2c|sda_filter|filter_cnt [9]),
	.B(\u_i2c|sda_filter|filter_cnt [10]),
	.C(\u_i2c|sda_filter|filter_cnt [11]),
	.D(\u_i2c|sda_filter|filter_cnt [8]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|LessThan0~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|LessThan0~2 .mask = 16'hFFFE;
defparam \u_i2c|sda_filter|LessThan0~2 .mode = "logic";
defparam \u_i2c|sda_filter|LessThan0~2 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~2 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~2 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~2 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~2 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|LessThan0~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~2 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y8_N4
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[2] (
// Location: LCCOMB_X60_Y8_N4
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[2]~18 (
alta_slice \u_i2c|sda_filter|filter_cnt[2] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [2]),
	.C(\u_i2c|reg_inst|I2C_PRER[4]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[1]~17 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[2]~18_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[2]~19 ),
	.Q(\u_i2c|sda_filter|filter_cnt [2]));
defparam \u_i2c|sda_filter|filter_cnt[2] .mask = 16'h3CCF;
defparam \u_i2c|sda_filter|filter_cnt[2] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[2] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[2] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[2] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[2] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[2] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[2] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[2] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N6
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[3] (
// Location: LCCOMB_X60_Y8_N6
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[3]~22 (
alta_slice \u_i2c|sda_filter|filter_cnt[3] (
	.A(\u_i2c|sda_filter|filter_cnt [3]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[5]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[2]~19 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[3]~22_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[3]~23 ),
	.Q(\u_i2c|sda_filter|filter_cnt [3]));
defparam \u_i2c|sda_filter|filter_cnt[3] .mask = 16'hA505;
defparam \u_i2c|sda_filter|filter_cnt[3] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[3] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[3] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[3] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[3] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[3] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[3] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[3] .SyncLoadMux = 2'b10;
// Location: FF_X60_Y8_N8
// alta_lcell_ff \u_i2c|sda_filter|filter_cnt[4] (
// Location: LCCOMB_X60_Y8_N8
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[4]~24 (
alta_slice \u_i2c|sda_filter|filter_cnt[4] (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_cnt [4]),
	.C(\u_i2c|reg_inst|I2C_PRER[6]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|sda_filter|filter_cnt[3]~23 ),
	.Qin(\u_i2c|sda_filter|filter_cnt [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ),
	.SyncReset(SyncReset_X60_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ),
	.LutOut(\u_i2c|sda_filter|filter_cnt[4]~24_combout ),
	.Cout(\u_i2c|sda_filter|filter_cnt[4]~25 ),
	.Q(\u_i2c|sda_filter|filter_cnt [4]));
defparam \u_i2c|sda_filter|filter_cnt[4] .mask = 16'h3CCF;
defparam \u_i2c|sda_filter|filter_cnt[4] .mode = "ripple";
defparam \u_i2c|sda_filter|filter_cnt[4] .modeMux = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[4] .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[4] .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[4] .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[4] .CarryEnb = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_cnt[4] .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_cnt[4] .SyncLoadMux = 2'b10;

// Location: CLKENCTRL_X60_Y8_N0
alta_clkenctrl clken_ctrl_X60_Y8_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|sda_filter|filter_cnt[9]~21_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|sda_filter|filter_cnt[9]~21_combout_X60_Y8_SIG_SIG ));
defparam clken_ctrl_X60_Y8_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y8_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X60_Y8_N0
alta_asyncctrl asyncreset_ctrl_X60_Y8_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y8_INV ));
defparam asyncreset_ctrl_X60_Y8_N0.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X60_Y8_N0
alta_syncctrl syncreset_ctrl_X60_Y8(.Din(), .Dout(SyncReset_X60_Y8_GND));
defparam syncreset_ctrl_X60_Y8.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X60_Y8_N1
alta_syncctrl syncload_ctrl_X60_Y8(.Din(\u_i2c|sda_filter|filter_cnt~20_combout ), .Dout(\u_i2c|sda_filter|filter_cnt~20_combout__SyncLoad_X60_Y8_SIG ));
defparam syncload_ctrl_X60_Y8.SyncCtrlMux = 2'b10;
// Location: LCCOMB_X60_Y9_N0
// alta_lcell_comb \u_i2c|reg_inst|Equal1~0 (
alta_slice \u_i2c|reg_inst|Equal1~0 (
	.A(vcc),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [4]),
	.D(\u_i2c|reg_inst|always11~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|Equal1~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|Equal1~0 .mask = 16'h0C00;
defparam \u_i2c|reg_inst|Equal1~0 .mode = "logic";
defparam \u_i2c|reg_inst|Equal1~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|Equal1~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|Equal1~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|Equal1~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|Equal1~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|Equal1~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|Equal1~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|Equal1~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y9_N10
// alta_lcell_ff \u_i2c|reg_inst|I2C_CTR_IEN (
// Location: LCCOMB_X60_Y9_N10
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~25 (
alta_slice \u_i2c|reg_inst|I2C_CTR_IEN (
	.A(\u_i2c|slave_inst|rx_data [6]),
	.B(\u_i2c|reg_inst|apb_prdata~24_combout ),
	.C(\mem_ahb_hwdata[6]~input0 ),
	.D(\u_i2c|reg_inst|always11~2_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_CTR_IEN~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always2~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~25_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_CTR_IEN~q ));
defparam \u_i2c|reg_inst|I2C_CTR_IEN .mask = 16'hF888;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .mode = "logic";
defparam \u_i2c|reg_inst|I2C_CTR_IEN .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_CTR_IEN .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y9_N12
// alta_lcell_comb \u_i2c|reg_inst|always4~0 (
alta_slice \u_i2c|reg_inst|always4~0 (
	.A(\u_i2c|reg_inst|always11~0_combout ),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [4]),
	.D(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always4~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always4~0 .mask = 16'h2000;
defparam \u_i2c|reg_inst|always4~0 .mode = "logic";
defparam \u_i2c|reg_inst|always4~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always4~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always4~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always4~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always4~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always4~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always4~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always4~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y9_N14
// alta_lcell_ff \u_ahb2apb|paddr[6] (
// Location: LCCOMB_X60_Y9_N14
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~24 (
alta_slice \u_ahb2apb|paddr[6] (
	.A(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_ahb2apb|haddr [6]),
	.D(\u_i2c|reg_inst|Equal3~1_combout ),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~24_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [6]));
defparam \u_ahb2apb|paddr[6] .mask = 16'h2200;
defparam \u_ahb2apb|paddr[6] .mode = "logic";
defparam \u_ahb2apb|paddr[6] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[6] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|paddr[6] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[6] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[6] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[6] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[6] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[6] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y9_N16
// alta_lcell_ff \u_ahb2apb|paddr[2] (
// Location: LCCOMB_X60_Y9_N16
// alta_lcell_comb \u_i2c|reg_inst|always11~1 (
alta_slice \u_ahb2apb|paddr[2] (
	.A(\u_i2c|reg_inst|always11~0_combout ),
	.B(\u_ahb2apb|paddr [4]),
	.C(\u_ahb2apb|haddr [2]),
	.D(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|always11~1_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [2]));
defparam \u_ahb2apb|paddr[2] .mask = 16'h8000;
defparam \u_ahb2apb|paddr[2] .mode = "logic";
defparam \u_ahb2apb|paddr[2] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[2] .FeedbackMux = 1'b1;
defparam \u_ahb2apb|paddr[2] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[2] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[2] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[2] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[2] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[2] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y9_N18
// alta_lcell_comb \u_i2c|reg_inst|always11~3 (
alta_slice \u_i2c|reg_inst|always11~3 (
	.A(\u_i2c|reg_inst|always11~0_combout ),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [4]),
	.D(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always11~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always11~3 .mask = 16'h2000;
defparam \u_i2c|reg_inst|always11~3 .mode = "logic";
defparam \u_i2c|reg_inst|always11~3 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always11~3 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always11~3 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always11~3 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always11~3 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always11~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y9_N2
// alta_lcell_comb \u_i2c|reg_inst|always11~0 (
alta_slice \u_i2c|reg_inst|always11~0 (
	.A(\u_ahb2apb|paddr [7]),
	.B(\u_ahb2apb|paddr [6]),
	.C(\u_ahb2apb|paddr [3]),
	.D(\u_ahb2apb|paddr [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always11~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always11~0 .mask = 16'h0001;
defparam \u_i2c|reg_inst|always11~0 .mode = "logic";
defparam \u_i2c|reg_inst|always11~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always11~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always11~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always11~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always11~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always11~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y9_N20
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~17 (
alta_slice \u_i2c|reg_inst|apb_prdata~17 (
	.A(\u_i2c|reg_inst|I2C_PRER [4]),
	.B(\u_i2c|reg_inst|Equal0~0_combout ),
	.C(\u_i2c|reg_inst|I2C_PRER [12]),
	.D(\u_i2c|reg_inst|Equal1~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~17_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~17 .mask = 16'h4F44;
defparam \u_i2c|reg_inst|apb_prdata~17 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~17 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~17 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~17 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~17 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~17 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~17 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~17 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~17 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y9_N22
// alta_lcell_ff \u_ahb2apb|paddr[7] (
// Location: LCCOMB_X60_Y9_N22
// alta_lcell_comb \u_i2c|reg_inst|Equal3~0 (
alta_slice \u_ahb2apb|paddr[7] (
	.A(\u_ahb2apb|paddr [6]),
	.B(\u_ahb2apb|paddr [4]),
	.C(\u_ahb2apb|haddr [7]),
	.D(\u_ahb2apb|paddr [5]),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|Equal3~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [7]));
defparam \u_ahb2apb|paddr[7] .mask = 16'h0001;
defparam \u_ahb2apb|paddr[7] .mode = "logic";
defparam \u_ahb2apb|paddr[7] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[7] .FeedbackMux = 1'b1;
defparam \u_ahb2apb|paddr[7] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[7] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[7] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[7] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[7] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[7] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y9_N24
// alta_lcell_comb \u_i2c|reg_inst|Equal0~0 (
alta_slice \u_i2c|reg_inst|Equal0~0 (
	.A(vcc),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [4]),
	.D(\u_i2c|reg_inst|always11~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|Equal0~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|Equal0~0 .mask = 16'h0300;
defparam \u_i2c|reg_inst|Equal0~0 .mode = "logic";
defparam \u_i2c|reg_inst|Equal0~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|Equal0~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|Equal0~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|Equal0~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|Equal0~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|Equal0~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|Equal0~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|Equal0~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y9_N26
// alta_lcell_ff \u_ahb2apb|paddr[3] (
// Location: LCCOMB_X60_Y9_N26
// alta_lcell_comb \u_i2c|reg_inst|always11~2 (
alta_slice \u_ahb2apb|paddr[3] (
	.A(\u_ahb2apb|paddr [2]),
	.B(\u_i2c|reg_inst|Equal3~0_combout ),
	.C(\u_ahb2apb|haddr [3]),
	.D(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|always11~2_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [3]));
defparam \u_ahb2apb|paddr[3] .mask = 16'h4000;
defparam \u_ahb2apb|paddr[3] .mode = "logic";
defparam \u_ahb2apb|paddr[3] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[3] .FeedbackMux = 1'b1;
defparam \u_ahb2apb|paddr[3] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[3] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[3] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[3] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[3] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[3] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X60_Y9_N28
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~13 (
alta_slice \u_i2c|reg_inst|apb_prdata~13 (
	.A(\u_i2c|reg_inst|I2C_PRER [11]),
	.B(\u_i2c|reg_inst|Equal1~0_combout ),
	.C(\u_i2c|reg_inst|I2C_PRER [3]),
	.D(\u_i2c|reg_inst|Equal0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~13_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~13 .mask = 16'h4F44;
defparam \u_i2c|reg_inst|apb_prdata~13 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~13 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~13 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~13 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~13 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~13 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~13 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~13 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~13 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y9_N30
// alta_lcell_comb \u_i2c|reg_inst|always2~0 (
alta_slice \u_i2c|reg_inst|always2~0 (
	.A(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [3]),
	.D(\u_i2c|reg_inst|Equal3~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always2~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always2~0 .mask = 16'h2000;
defparam \u_i2c|reg_inst|always2~0 .mode = "logic";
defparam \u_i2c|reg_inst|always2~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always2~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always2~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always2~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always2~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always2~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always2~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always2~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X60_Y9_N4
// alta_lcell_comb \u_i2c|reg_inst|always5~0 (
alta_slice \u_i2c|reg_inst|always5~0 (
	.A(\u_i2c|reg_inst|always11~0_combout ),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|paddr [4]),
	.D(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always5~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always5~0 .mask = 16'h8000;
defparam \u_i2c|reg_inst|always5~0 .mode = "logic";
defparam \u_i2c|reg_inst|always5~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always5~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always5~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always5~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always5~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always5~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always5~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always5~0 .SyncLoadMux = 2'bxx;
// Location: FF_X60_Y9_N6
// alta_lcell_ff \u_ahb2apb|paddr[5] (
// Location: LCCOMB_X60_Y9_N6
// alta_lcell_comb \u_i2c|reg_inst|Equal3~1 (
alta_slice \u_ahb2apb|paddr[5] (
	.A(\u_ahb2apb|paddr [3]),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|haddr [5]),
	.D(\u_i2c|reg_inst|Equal3~0_combout ),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|Equal3~1_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [5]));
defparam \u_ahb2apb|paddr[5] .mask = 16'h8800;
defparam \u_ahb2apb|paddr[5] .mode = "logic";
defparam \u_ahb2apb|paddr[5] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[5] .FeedbackMux = 1'b0;
defparam \u_ahb2apb|paddr[5] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[5] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[5] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[5] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[5] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[5] .SyncLoadMux = 2'b01;
// Location: FF_X60_Y9_N8
// alta_lcell_ff \u_ahb2apb|paddr[4] (
// Location: LCCOMB_X60_Y9_N8
// alta_lcell_comb \u_i2c|reg_inst|always0~0 (
alta_slice \u_ahb2apb|paddr[4] (
	.A(\u_i2c|reg_inst|always11~0_combout ),
	.B(\u_ahb2apb|paddr [2]),
	.C(\u_ahb2apb|haddr [4]),
	.D(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.Cin(),
	.Qin(\u_ahb2apb|paddr [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ),
	.SyncReset(SyncReset_X60_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X60_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|always0~0_combout ),
	.Cout(),
	.Q(\u_ahb2apb|paddr [4]));
defparam \u_ahb2apb|paddr[4] .mask = 16'h0200;
defparam \u_ahb2apb|paddr[4] .mode = "logic";
defparam \u_ahb2apb|paddr[4] .modeMux = 1'b0;
defparam \u_ahb2apb|paddr[4] .FeedbackMux = 1'b1;
defparam \u_ahb2apb|paddr[4] .ShiftMux = 1'b0;
defparam \u_ahb2apb|paddr[4] .BypassEn = 1'b1;
defparam \u_ahb2apb|paddr[4] .CarryEnb = 1'b1;
defparam \u_ahb2apb|paddr[4] .AsyncResetMux = 2'b11;
defparam \u_ahb2apb|paddr[4] .SyncResetMux = 2'b00;
defparam \u_ahb2apb|paddr[4] .SyncLoadMux = 2'b01;

// Location: CLKENCTRL_X60_Y9_N0
alta_clkenctrl clken_ctrl_X60_Y9_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always2~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always2~0_combout_X60_Y9_SIG_SIG ));
defparam clken_ctrl_X60_Y9_N0.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y9_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X60_Y9_N0
alta_asyncctrl asyncreset_ctrl_X60_Y9_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X60_Y9_INV ));
defparam asyncreset_ctrl_X60_Y9_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X60_Y9_N1
alta_clkenctrl clken_ctrl_X60_Y9_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_ahb2apb|paddr[5]~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_ahb2apb|paddr[5]~0_combout_X60_Y9_SIG_SIG ));
defparam clken_ctrl_X60_Y9_N1.ClkMux = 2'b10;
defparam clken_ctrl_X60_Y9_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X60_Y9_N0
alta_syncctrl syncreset_ctrl_X60_Y9(.Din(), .Dout(SyncReset_X60_Y9_GND));
defparam syncreset_ctrl_X60_Y9.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X60_Y9_N1
alta_syncctrl syncload_ctrl_X60_Y9(.Din(), .Dout(SyncLoad_X60_Y9_VCC));
defparam syncload_ctrl_X60_Y9.SyncCtrlMux = 2'b01;
// Location: LCCOMB_X61_Y10_N12
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~26 (
alta_slice \u_i2c|reg_inst|apb_prdata~26 (
	.A(\u_i2c|reg_inst|I2C_PRER [14]),
	.B(\u_i2c|reg_inst|I2C_PRER [6]),
	.C(\u_i2c|reg_inst|Equal1~0_combout ),
	.D(\u_i2c|reg_inst|Equal0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~26_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~26 .mask = 16'h7350;
defparam \u_i2c|reg_inst|apb_prdata~26 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~26 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~26 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~26 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~26 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~26 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~26 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~26 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~26 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y10_N16
// alta_lcell_ff \u_i2c|reg_inst|I2C_CR_IACK (
// Location: LCCOMB_X61_Y10_N16
// alta_lcell_comb \u_i2c|reg_inst|I2C_CR_IACK~0 (
alta_slice \u_i2c|reg_inst|I2C_CR_IACK (
	.A(vcc),
	.B(\mem_ahb_hwdata[0]~input0 ),
	.C(vcc),
	.D(\u_i2c|reg_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_CR_IACK~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y10_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_CR_IACK~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_CR_IACK~q ));
defparam \u_i2c|reg_inst|I2C_CR_IACK .mask = 16'hCC00;
defparam \u_i2c|reg_inst|I2C_CR_IACK .mode = "logic";
defparam \u_i2c|reg_inst|I2C_CR_IACK .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_IACK .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_IACK .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_IACK .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_IACK .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_IACK .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_CR_IACK .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_CR_IACK .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N18
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[7]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[7]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [7]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[7]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[7]~_wirecell .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N20
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~30 (
alta_slice \u_i2c|reg_inst|apb_prdata~30 (
	.A(\u_i2c|reg_inst|I2C_PRER [7]),
	.B(\u_i2c|reg_inst|I2C_PRER [15]),
	.C(\u_i2c|reg_inst|Equal1~0_combout ),
	.D(\u_i2c|reg_inst|Equal0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~30_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~30 .mask = 16'h7530;
defparam \u_i2c|reg_inst|apb_prdata~30 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~30 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~30 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~30 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~30 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~30 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~30 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~30 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~30 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y10_N22
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[6] (
// Location: LCCOMB_X61_Y10_N22
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~28 (
alta_slice \u_i2c|reg_inst|apb_prdata[6] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [6]),
	.B(\u_i2c|reg_inst|always11~1_combout ),
	.C(\u_i2c|reg_inst|apb_prdata~27_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~25_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X61_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~28_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [6]));
defparam \u_i2c|reg_inst|apb_prdata[6] .mask = 16'hFFF8;
defparam \u_i2c|reg_inst|apb_prdata[6] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[6] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[6] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[6] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[6] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[6] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[6] .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y10_N24
// alta_lcell_ff \u_i2c|slave_inst|rxack (
// Location: LCCOMB_X61_Y10_N24
// alta_lcell_comb \u_i2c|slave_inst|rxack~1 (
alta_slice \u_i2c|slave_inst|rxack (
	.A(\u_i2c|sda_filter|filter_out~q ),
	.B(\u_i2c|reg_inst|I2C_CR_IACK~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|rxack~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rxack~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y10_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|rxack~1_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rxack~q ));
defparam \u_i2c|slave_inst|rxack .mask = 16'h1130;
defparam \u_i2c|slave_inst|rxack .mode = "logic";
defparam \u_i2c|slave_inst|rxack .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rxack .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rxack .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rxack .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|rxack .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rxack .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rxack .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rxack .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N26
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[15]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[15]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [15]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[15]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[15]~_wirecell .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N28
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[14]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[14]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER [14]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[14]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[14]~_wirecell .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N30
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~31 (
alta_slice \u_i2c|reg_inst|apb_prdata~31 (
	.A(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.B(\u_i2c|slave_inst|rxack~q ),
	.C(\u_i2c|reg_inst|always11~3_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~30_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~31_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~31 .mask = 16'hEAC0;
defparam \u_i2c|reg_inst|apb_prdata~31 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~31 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~31 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~31 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~31 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~31 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~31 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~31 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~31 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[6]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[6]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_PRER [6]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[6]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[6]~_wirecell .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y10_N8
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~27 (
alta_slice \u_i2c|reg_inst|apb_prdata~27 (
	.A(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.B(\u_i2c|slave_inst|slave_state~13_combout ),
	.C(\u_i2c|reg_inst|always11~3_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~26_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~27_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~27 .mask = 16'hEAC0;
defparam \u_i2c|reg_inst|apb_prdata~27 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~27 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~27 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~27 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~27 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~27 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~27 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~27 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~27 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y10_N0
alta_clkenctrl clken_ctrl_X61_Y10_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X61_Y10_SIG_VCC ));
defparam clken_ctrl_X61_Y10_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y10_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X61_Y10_N0
alta_asyncctrl asyncreset_ctrl_X61_Y10_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y10_INV ));
defparam asyncreset_ctrl_X61_Y10_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X61_Y10_N1
alta_clkenctrl clken_ctrl_X61_Y10_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|apb_rd_en~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X61_Y10_SIG_SIG ));
defparam clken_ctrl_X61_Y10_N1.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y10_N1.ClkEnMux = 2'b10;
// Location: LCCOMB_X61_Y3_N10
// alta_lcell_comb \u_i2c|slave_inst|always7~0 (
alta_slice \u_i2c|slave_inst|always7~0 (
	.A(\u_i2c|slave_inst|scl_cnt [0]),
	.B(\u_i2c|slave_inst|scl_cnt [2]),
	.C(\u_i2c|slave_inst|scl_cnt [3]),
	.D(\u_i2c|slave_inst|scl_cnt [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always7~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always7~0 .mask = 16'h0001;
defparam \u_i2c|slave_inst|always7~0 .mode = "logic";
defparam \u_i2c|slave_inst|always7~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always7~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always7~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always7~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always7~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always7~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N12
// alta_lcell_comb \u_i2c|slave_inst|scl_oe~1 (
alta_slice \u_i2c|slave_inst|scl_oe~1 (
	.A(\u_i2c|slave_inst|scl_oe~q ),
	.B(vcc),
	.C(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.D(\u_i2c|slave_inst|i2c_rd~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|scl_oe~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|scl_oe~1 .mask = 16'hAA0A;
defparam \u_i2c|slave_inst|scl_oe~1 .mode = "logic";
defparam \u_i2c|slave_inst|scl_oe~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|scl_oe~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_oe~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_oe~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N14
// alta_lcell_comb \u_i2c|slave_inst|scl_oe~0 (
alta_slice \u_i2c|slave_inst|scl_oe~0 (
	.A(\u_i2c|slave_inst|tx_shifting~q ),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.D(\u_i2c|reg_inst|I2C_SR_RXNE~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|scl_oe~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|scl_oe~0 .mask = 16'hF444;
defparam \u_i2c|slave_inst|scl_oe~0 .mode = "logic";
defparam \u_i2c|slave_inst|scl_oe~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|scl_oe~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|scl_oe~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_oe~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_oe~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N22
// alta_lcell_comb \u_i2c|slave_inst|always7~3 (
alta_slice \u_i2c|slave_inst|always7~3 (
	.A(\u_i2c|slave_inst|scl_cnt [14]),
	.B(\u_i2c|slave_inst|scl_cnt [15]),
	.C(\u_i2c|slave_inst|scl_cnt [13]),
	.D(\u_i2c|slave_inst|scl_cnt [12]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always7~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always7~3 .mask = 16'h0001;
defparam \u_i2c|slave_inst|always7~3 .mode = "logic";
defparam \u_i2c|slave_inst|always7~3 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always7~3 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always7~3 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always7~3 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always7~3 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always7~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N24
// alta_lcell_comb \u_i2c|slave_inst|always7~4 (
alta_slice \u_i2c|slave_inst|always7~4 (
	.A(\u_i2c|slave_inst|always7~3_combout ),
	.B(\u_i2c|slave_inst|always7~1_combout ),
	.C(\u_i2c|slave_inst|always7~2_combout ),
	.D(\u_i2c|slave_inst|always7~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always7~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always7~4 .mask = 16'h8000;
defparam \u_i2c|slave_inst|always7~4 .mode = "logic";
defparam \u_i2c|slave_inst|always7~4 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always7~4 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always7~4 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always7~4 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always7~4 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always7~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N26
// alta_lcell_comb \u_i2c|slave_inst|always13~0 (
alta_slice \u_i2c|slave_inst|always13~0 (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|slave_inst|tx_shifting~q ),
	.D(\u_i2c|slave_inst|scl_oe~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always13~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always13~0 .mask = 16'hF000;
defparam \u_i2c|slave_inst|always13~0 .mode = "logic";
defparam \u_i2c|slave_inst|always13~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always13~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always13~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always13~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always13~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always13~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always13~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always13~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N28
// alta_lcell_comb \u_i2c|slave_inst|scl_cnt[1]~18 (
alta_slice \u_i2c|slave_inst|scl_cnt[1]~18 (
	.A(\u_i2c|slave_inst|always13~0_combout ),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(\u_i2c|scl_filter|filter_rise~q ),
	.D(\u_i2c|slave_inst|always7~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|scl_cnt[1]~18_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .mask = 16'hF3FB;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .mode = "logic";
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_cnt[1]~18 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N30
// alta_lcell_comb \u_i2c|slave_inst|always7~2 (
alta_slice \u_i2c|slave_inst|always7~2 (
	.A(\u_i2c|slave_inst|scl_cnt [11]),
	.B(\u_i2c|slave_inst|scl_cnt [9]),
	.C(\u_i2c|slave_inst|scl_cnt [8]),
	.D(\u_i2c|slave_inst|scl_cnt [10]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always7~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always7~2 .mask = 16'h0001;
defparam \u_i2c|slave_inst|always7~2 .mode = "logic";
defparam \u_i2c|slave_inst|always7~2 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always7~2 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always7~2 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always7~2 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always7~2 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always7~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~2 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y3_N4
// alta_lcell_comb \u_i2c|slave_inst|always7~1 (
alta_slice \u_i2c|slave_inst|always7~1 (
	.A(\u_i2c|slave_inst|scl_cnt [7]),
	.B(\u_i2c|slave_inst|scl_cnt [4]),
	.C(\u_i2c|slave_inst|scl_cnt [6]),
	.D(\u_i2c|slave_inst|scl_cnt [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always7~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always7~1 .mask = 16'h0001;
defparam \u_i2c|slave_inst|always7~1 .mode = "logic";
defparam \u_i2c|slave_inst|always7~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always7~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always7~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always7~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always7~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always7~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always7~1 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y3_N6
// alta_lcell_ff \u_i2c|slave_inst|scl_oe (
// Location: LCCOMB_X61_Y3_N6
// alta_lcell_comb \u_i2c|slave_inst|scl_oe~2 (
alta_slice \u_i2c|slave_inst|scl_oe (
	.A(\u_i2c|slave_inst|scl_oe~1_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(\u_i2c|slave_inst|scl_oe~0_combout ),
	.D(\u_i2c|slave_inst|always7~4_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|scl_oe~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y3_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|scl_oe~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|scl_oe~q ));
defparam \u_i2c|slave_inst|scl_oe .mask = 16'hF2FA;
defparam \u_i2c|slave_inst|scl_oe .mode = "logic";
defparam \u_i2c|slave_inst|scl_oe .modeMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|scl_oe .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|scl_oe .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|scl_oe .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|scl_oe .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|scl_oe .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y3_N0
alta_clkenctrl clken_ctrl_X61_Y3_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X61_Y3_SIG_VCC ));
defparam clken_ctrl_X61_Y3_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y3_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X61_Y3_N0
alta_asyncctrl asyncreset_ctrl_X61_Y3_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y3_INV ));
defparam asyncreset_ctrl_X61_Y3_N0.AsyncCtrlMux = 2'b11;
// Location: FF_X61_Y6_N0
// alta_lcell_ff \u_i2c|slave_inst|slave_state.I2C_START (
// Location: LCCOMB_X61_Y6_N0
// alta_lcell_comb \u_i2c|slave_inst|slave_state~32 (
alta_slice \u_i2c|slave_inst|slave_state.I2C_START (
	.A(\u_i2c|slave_inst|slave_state~31_combout ),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state~26_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~32_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|slave_state.I2C_START~q ));
defparam \u_i2c|slave_inst|slave_state.I2C_START .mask = 16'hF0AA;
defparam \u_i2c|slave_inst|slave_state.I2C_START .mode = "logic";
defparam \u_i2c|slave_inst|slave_state.I2C_START .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_START .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_START .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_START .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_START .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_START .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|slave_state.I2C_START .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state.I2C_START .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N10
// alta_lcell_comb \u_i2c|slave_inst|slave_state~18 (
alta_slice \u_i2c|slave_inst|slave_state~18 (
	.A(vcc),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~18_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~18 .mask = 16'hFFCC;
defparam \u_i2c|slave_inst|slave_state~18 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~18 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~18 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~18 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~18 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~18 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~18 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~18 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~18 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N12
// alta_lcell_comb \u_i2c|slave_inst|slave_state~28 (
alta_slice \u_i2c|slave_inst|slave_state~28 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|sda_val~q ),
	.C(\u_i2c|slave_inst|always14~0_combout ),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~28_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~28 .mask = 16'hF2F2;
defparam \u_i2c|slave_inst|slave_state~28 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~28 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~28 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~28 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~28 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~28 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~28 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~28 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~28 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N14
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_TXE~1 (
alta_slice \u_i2c|reg_inst|I2C_SR_TXE~1 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|slave_state.I2C_STOP~q ),
	.C(\u_i2c|slave_inst|sda_val~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_TXE~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .mask = 16'hC4CC;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_TXE~1 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y6_N16
// alta_lcell_ff \u_i2c|slave_inst|slave_state.I2C_READ (
// Location: LCCOMB_X61_Y6_N16
// alta_lcell_comb \u_i2c|slave_inst|slave_state~22 (
alta_slice \u_i2c|slave_inst|slave_state.I2C_READ (
	.A(\u_i2c|slave_inst|slave_state~19_combout ),
	.B(\u_i2c|slave_inst|slave_state~14_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state~21_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~22_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|slave_state.I2C_READ~q ));
defparam \u_i2c|slave_inst|slave_state.I2C_READ .mask = 16'hC480;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .mode = "logic";
defparam \u_i2c|slave_inst|slave_state.I2C_READ .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state.I2C_READ .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N18
// alta_lcell_comb \u_i2c|slave_inst|slave_state~26 (
alta_slice \u_i2c|slave_inst|slave_state~26 (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|slave_inst|slave_state~25_combout ),
	.D(\u_i2c|slave_inst|slave_state~23_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~26_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~26 .mask = 16'hFCCC;
defparam \u_i2c|slave_inst|slave_state~26 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~26 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~26 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~26 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~26 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~26 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~26 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~26 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~26 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N2
// alta_lcell_comb \u_i2c|slave_inst|slave_state~14 (
alta_slice \u_i2c|slave_inst|slave_state~14 (
	.A(\u_i2c|sda_filter|filter_fall~q ),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(\u_i2c|sda_filter|filter_rise~q ),
	.D(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~14_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~14 .mask = 16'hFFCD;
defparam \u_i2c|slave_inst|slave_state~14 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~14 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~14 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~14 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~14 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~14 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~14 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~14 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~14 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N20
// alta_lcell_comb \u_i2c|slave_inst|slave_state~17 (
alta_slice \u_i2c|slave_inst|slave_state~17 (
	.A(vcc),
	.B(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.C(\u_i2c|scl_filter|filter_fall~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~17_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~17 .mask = 16'h0F3F;
defparam \u_i2c|slave_inst|slave_state~17 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~17 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~17 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~17 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~17 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~17 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~17 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~17 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~17 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N22
// alta_lcell_comb \u_i2c|slave_inst|slave_state~19 (
alta_slice \u_i2c|slave_inst|slave_state~19 (
	.A(\u_i2c|slave_inst|slave_state~18_combout ),
	.B(\u_i2c|slave_inst|slave_state~17_combout ),
	.C(\u_i2c|slave_inst|always14~1_combout ),
	.D(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~19_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~19 .mask = 16'hFF4C;
defparam \u_i2c|slave_inst|slave_state~19 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~19 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~19 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~19 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~19 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~19 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~19 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~19 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~19 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N24
// alta_lcell_comb \u_i2c|slave_inst|slave_state~23 (
alta_slice \u_i2c|slave_inst|slave_state~23 (
	.A(\u_i2c|sda_filter|filter_fall~q ),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(vcc),
	.D(\u_i2c|sda_filter|filter_rise~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~23_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~23 .mask = 16'hCCDD;
defparam \u_i2c|slave_inst|slave_state~23 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~23 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~23 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~23 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~23 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~23 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~23 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~23 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~23 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N26
// alta_lcell_comb \u_i2c|slave_inst|slave_state~25 (
alta_slice \u_i2c|slave_inst|slave_state~25 (
	.A(\u_i2c|slave_inst|slave_state~24_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(\u_i2c|slave_inst|always14~1_combout ),
	.D(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~25_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~25 .mask = 16'hAFAE;
defparam \u_i2c|slave_inst|slave_state~25 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~25 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~25 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~25 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~25 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~25 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~25 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~25 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~25 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N28
// alta_lcell_comb \u_i2c|slave_inst|slave_state~29 (
alta_slice \u_i2c|slave_inst|slave_state~29 (
	.A(\u_i2c|slave_inst|slave_state~28_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_STOP~q ),
	.D(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~29_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~29 .mask = 16'h0F8F;
defparam \u_i2c|slave_inst|slave_state~29 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~29 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~29 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~29 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~29 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~29 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~29 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~29 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~29 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N30
// alta_lcell_comb \u_i2c|slave_inst|slave_state~31 (
alta_slice \u_i2c|slave_inst|slave_state~31 (
	.A(\u_i2c|sda_filter|filter_fall~q ),
	.B(\u_i2c|scl_filter|filter_out~q ),
	.C(\u_i2c|sda_filter|filter_rise~q ),
	.D(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~31_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~31 .mask = 16'h0002;
defparam \u_i2c|slave_inst|slave_state~31 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~31 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~31 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~31 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~31 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~31 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~31 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~31 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~31 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y6_N4
// alta_lcell_ff \u_i2c|slave_inst|slave_state.I2C_STOP (
// Location: LCCOMB_X61_Y6_N4
// alta_lcell_comb \u_i2c|slave_inst|slave_state~30 (
alta_slice \u_i2c|slave_inst|slave_state.I2C_STOP (
	.A(\u_i2c|sda_filter|filter_fall~q ),
	.B(\u_i2c|sda_filter|filter_rise~q ),
	.C(\u_i2c|slave_inst|always14~2_combout ),
	.D(\u_i2c|slave_inst|slave_state~29_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|slave_state.I2C_STOP~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~30_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|slave_state.I2C_STOP~q ));
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .mask = 16'h203F;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .mode = "logic";
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state.I2C_STOP .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y6_N6
// alta_lcell_comb \u_i2c|slave_inst|slave_state~24 (
alta_slice \u_i2c|slave_inst|slave_state~24 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_STOP~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~24_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~24 .mask = 16'h5F4F;
defparam \u_i2c|slave_inst|slave_state~24 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~24 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~24 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~24 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~24 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~24 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~24 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~24 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~24 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y6_N8
// alta_lcell_ff \u_i2c|slave_inst|slave_state.I2C_ACK (
// Location: LCCOMB_X61_Y6_N8
// alta_lcell_comb \u_i2c|slave_inst|slave_state~27 (
alta_slice \u_i2c|slave_inst|slave_state.I2C_ACK (
	.A(\u_i2c|slave_inst|slave_state~18_combout ),
	.B(\u_i2c|slave_inst|slave_state~14_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state~26_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~27_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|slave_state.I2C_ACK~q ));
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .mask = 16'hF088;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .mode = "logic";
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state.I2C_ACK .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y6_N0
alta_clkenctrl clken_ctrl_X61_Y6_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X61_Y6_SIG_VCC ));
defparam clken_ctrl_X61_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y6_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X61_Y6_N0
alta_asyncctrl asyncreset_ctrl_X61_Y6_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y6_INV ));
defparam asyncreset_ctrl_X61_Y6_N0.AsyncCtrlMux = 2'b11;
// Location: FF_X61_Y7_N0
// alta_lcell_ff \u_i2c|slave_inst|bit_cnt[0] (
// Location: LCCOMB_X61_Y7_N0
// alta_lcell_comb \u_i2c|slave_inst|bit_cnt~1 (
alta_slice \u_i2c|slave_inst|bit_cnt[0] (
	.A(vcc),
	.B(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|bit_cnt [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_fall~q_X61_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|bit_cnt~1_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|bit_cnt [0]));
defparam \u_i2c|slave_inst|bit_cnt[0] .mask = 16'h0F0C;
defparam \u_i2c|slave_inst|bit_cnt[0] .mode = "logic";
defparam \u_i2c|slave_inst|bit_cnt[0] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[0] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[0] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[0] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[0] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|bit_cnt[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|bit_cnt[0] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y7_N10
// alta_lcell_comb \u_i2c|slave_inst|tx_shifting_clr (
alta_slice \u_i2c|slave_inst|tx_shifting_clr (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.D(\u_i2c|scl_filter|filter_rise~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|tx_shifting_clr~combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|tx_shifting_clr .mask = 16'hF000;
defparam \u_i2c|slave_inst|tx_shifting_clr .mode = "logic";
defparam \u_i2c|slave_inst|tx_shifting_clr .modeMux = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting_clr .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting_clr .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting_clr .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|tx_shifting_clr .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|tx_shifting_clr .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_shifting_clr .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|tx_shifting_clr .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y7_N12
// alta_lcell_ff \u_i2c|slave_inst|bit_cnt[2] (
// Location: LCCOMB_X61_Y7_N12
// alta_lcell_comb \u_i2c|slave_inst|bit_cnt~2 (
alta_slice \u_i2c|slave_inst|bit_cnt[2] (
	.A(\u_i2c|slave_inst|slave_state~18_combout ),
	.B(\u_i2c|slave_inst|bit_cnt [0]),
	.C(vcc),
	.D(\u_i2c|slave_inst|bit_cnt [1]),
	.Cin(),
	.Qin(\u_i2c|slave_inst|bit_cnt [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_fall~q_X61_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|bit_cnt~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|bit_cnt [2]));
defparam \u_i2c|slave_inst|bit_cnt[2] .mask = 16'h28A0;
defparam \u_i2c|slave_inst|bit_cnt[2] .mode = "logic";
defparam \u_i2c|slave_inst|bit_cnt[2] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[2] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[2] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[2] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[2] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|bit_cnt[2] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|bit_cnt[2] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y7_N14
// alta_lcell_comb \u_i2c|slave_inst|always4~0 (
alta_slice \u_i2c|slave_inst|always4~0 (
	.A(\u_i2c|slave_inst|tx_pending~q ),
	.B(\u_i2c|slave_inst|tx_shifting~q ),
	.C(\u_i2c|reg_inst|I2C_TXR_Set~q ),
	.D(\u_i2c|slave_inst|tx_shifting_clr~combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always4~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always4~0 .mask = 16'hFA32;
defparam \u_i2c|slave_inst|always4~0 .mode = "logic";
defparam \u_i2c|slave_inst|always4~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always4~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always4~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always4~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always4~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always4~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always4~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always4~0 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y7_N16
// alta_lcell_ff \u_i2c|reg_inst|I2C_CR_STA (
alta_slice \u_i2c|reg_inst|I2C_CR_STA (
	.A(),
	.B(),
	.C(\mem_ahb_hwdata[7]~input0 ),
	.D(),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_CR_STA~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always4~0_combout_X61_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ),
	.SyncReset(SyncReset_X61_Y7_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y7_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_CR_STA~q ));
defparam \u_i2c|reg_inst|I2C_CR_STA .mask = 16'hFFFF;
defparam \u_i2c|reg_inst|I2C_CR_STA .mode = "ripple";
defparam \u_i2c|reg_inst|I2C_CR_STA .modeMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_STA .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_STA .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_STA .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_STA .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_STA .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_CR_STA .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_CR_STA .SyncLoadMux = 2'b01;
// Location: FF_X61_Y7_N18
// alta_lcell_ff \u_i2c|slave_inst|bit_cnt[1] (
// Location: LCCOMB_X61_Y7_N18
// alta_lcell_comb \u_i2c|slave_inst|bit_cnt~0 (
alta_slice \u_i2c|slave_inst|bit_cnt[1] (
	.A(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.B(\u_i2c|slave_inst|bit_cnt [0]),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|bit_cnt [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_fall~q_X61_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|bit_cnt~0_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|bit_cnt [1]));
defparam \u_i2c|slave_inst|bit_cnt[1] .mask = 16'h3C28;
defparam \u_i2c|slave_inst|bit_cnt[1] .mode = "logic";
defparam \u_i2c|slave_inst|bit_cnt[1] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[1] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[1] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[1] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|bit_cnt[1] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|bit_cnt[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|bit_cnt[1] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|bit_cnt[1] .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y7_N22
// alta_lcell_ff \u_i2c|reg_inst|I2C_CR_ACK (
// Location: LCCOMB_X61_Y7_N22
// alta_lcell_comb \u_i2c|slave_inst|sda_oe~1 (
alta_slice \u_i2c|reg_inst|I2C_CR_ACK (
	.A(\u_i2c|slave_inst|always14~1_combout ),
	.B(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.C(\mem_ahb_hwdata[3]~input0 ),
	.D(\u_i2c|slave_inst|sda_oe~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_CR_ACK~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always4~0_combout_X61_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ),
	.SyncReset(SyncReset_X61_Y7_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y7_VCC),
	.LutOut(\u_i2c|slave_inst|sda_oe~1_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_CR_ACK~q ));
defparam \u_i2c|reg_inst|I2C_CR_ACK .mask = 16'h5D08;
defparam \u_i2c|reg_inst|I2C_CR_ACK .mode = "logic";
defparam \u_i2c|reg_inst|I2C_CR_ACK .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_ACK .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_ACK .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CR_ACK .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_ACK .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_CR_ACK .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_CR_ACK .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_CR_ACK .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y7_N24
// alta_lcell_comb \u_i2c|slave_inst|sda_oe~0 (
alta_slice \u_i2c|slave_inst|sda_oe~0 (
	.A(\u_i2c|slave_inst|shift_data [7]),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(\u_i2c|scl_filter|filter_out~q ),
	.D(\u_i2c|slave_inst|tx_shifting~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|sda_oe~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|sda_oe~0 .mask = 16'h4000;
defparam \u_i2c|slave_inst|sda_oe~0 .mode = "logic";
defparam \u_i2c|slave_inst|sda_oe~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|sda_oe~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|sda_oe~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_oe~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_oe~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y7_N30
// alta_lcell_comb \u_i2c|slave_inst|always14~1 (
alta_slice \u_i2c|slave_inst|always14~1 (
	.A(\u_i2c|slave_inst|bit_cnt [2]),
	.B(\u_i2c|slave_inst|bit_cnt [0]),
	.C(\u_i2c|scl_filter|filter_fall~q ),
	.D(\u_i2c|slave_inst|bit_cnt [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always14~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always14~1 .mask = 16'h8000;
defparam \u_i2c|slave_inst|always14~1 .mode = "logic";
defparam \u_i2c|slave_inst|always14~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always14~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always14~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always14~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always14~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always14~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~1 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y7_N0
alta_clkenctrl clken_ctrl_X61_Y7_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|scl_filter|filter_fall~q ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_fall~q_X61_Y7_SIG_SIG ));
defparam clken_ctrl_X61_Y7_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y7_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X61_Y7_N0
alta_asyncctrl asyncreset_ctrl_X61_Y7_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y7_INV ));
defparam asyncreset_ctrl_X61_Y7_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X61_Y7_N1
alta_clkenctrl clken_ctrl_X61_Y7_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always4~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always4~0_combout_X61_Y7_SIG_SIG ));
defparam clken_ctrl_X61_Y7_N1.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y7_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X61_Y7_N0
alta_syncctrl syncreset_ctrl_X61_Y7(.Din(), .Dout(SyncReset_X61_Y7_GND));
defparam syncreset_ctrl_X61_Y7.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X61_Y7_N1
alta_syncctrl syncload_ctrl_X61_Y7(.Din(), .Dout(SyncLoad_X61_Y7_VCC));
defparam syncload_ctrl_X61_Y7.SyncCtrlMux = 2'b01;
// Location: LCCOMB_X61_Y8_N0
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[1]~21 (
alta_slice \u_i2c|scl_filter|filter_cnt[1]~21 (
	.A(\u_i2c|scl_filter|filter_reg~q ),
	.B(\u_i2c|scl_filter|LessThan0~3_combout ),
	.C(\u_i2c|scl_filter|filter_sync~q ),
	.D(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_cnt[1]~21_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .mask = 16'hDEFF;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .mode = "logic";
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt[1]~21 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N10
// alta_lcell_comb \u_i2c|sda_filter|LessThan0~3 (
alta_slice \u_i2c|sda_filter|LessThan0~3 (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|sda_filter|filter_cnt [13]),
	.D(\u_i2c|sda_filter|filter_cnt [12]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|LessThan0~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|LessThan0~3 .mask = 16'hFFF0;
defparam \u_i2c|sda_filter|LessThan0~3 .mode = "logic";
defparam \u_i2c|sda_filter|LessThan0~3 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~3 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~3 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~3 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~3 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|LessThan0~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~3 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y8_N12
// alta_lcell_ff \u_i2c|scl_filter|filter_reg (
// Location: LCCOMB_X61_Y8_N12
// alta_lcell_comb \u_i2c|sda_filter|filter_sync~0 (
alta_slice \u_i2c|scl_filter|filter_reg (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|scl_filter|filter_sync~q ),
	.D(\i2c_sda~input_o ),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_reg~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|I2C_CTR_CORE_EN~q_X61_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ),
	.SyncReset(SyncReset_X61_Y8_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y8_VCC),
	.LutOut(\u_i2c|sda_filter|filter_sync~0_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_reg~q ));
defparam \u_i2c|scl_filter|filter_reg .mask = 16'h00FF;
defparam \u_i2c|scl_filter|filter_reg .mode = "logic";
defparam \u_i2c|scl_filter|filter_reg .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_reg .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_reg .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_reg .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_reg .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_reg .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_reg .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_reg .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y8_N14
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[5]~_wirecell (
// Location: FF_X61_Y8_N14
// alta_lcell_ff \u_i2c|sda_filter|filter_sync (
alta_slice \u_i2c|sda_filter|filter_sync (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|sda_filter|filter_sync~0_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [5]),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_sync~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|I2C_CTR_CORE_EN~q_X61_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ),
	.SyncReset(SyncReset_X61_Y8_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y8_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[5]~_wirecell_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_sync~q ));
defparam \u_i2c|sda_filter|filter_sync .mask = 16'h00FF;
defparam \u_i2c|sda_filter|filter_sync .mode = "logic";
defparam \u_i2c|sda_filter|filter_sync .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_sync .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_sync .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_sync .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_sync .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_sync .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_sync .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_sync .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y8_N16
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt[9]~21 (
alta_slice \u_i2c|sda_filter|filter_cnt[9]~21 (
	.A(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ),
	.B(\u_i2c|sda_filter|filter_reg~q ),
	.C(\u_i2c|sda_filter|filter_sync~q ),
	.D(\u_i2c|sda_filter|LessThan0~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|filter_cnt[9]~21_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .mask = 16'hFF7D;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .mode = "logic";
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|filter_cnt[9]~21 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N18
// alta_lcell_comb \u_i2c|scl_filter|LessThan0~3 (
alta_slice \u_i2c|scl_filter|LessThan0~3 (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|scl_filter|filter_cnt [12]),
	.D(\u_i2c|scl_filter|filter_cnt [13]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|LessThan0~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|LessThan0~3 .mask = 16'hFFF0;
defparam \u_i2c|scl_filter|LessThan0~3 .mode = "logic";
defparam \u_i2c|scl_filter|LessThan0~3 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~3 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~3 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~3 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~3 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|LessThan0~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N2
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[4]~_wirecell (
// Location: FF_X61_Y8_N2
// alta_lcell_ff \u_i2c|sda_filter|filter_reg (
alta_slice \u_i2c|sda_filter|filter_reg (
	.A(\u_i2c|reg_inst|I2C_PRER [4]),
	.B(vcc),
	.C(\u_i2c|sda_filter|filter_sync~q ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|sda_filter|filter_reg~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|I2C_CTR_CORE_EN~q_X61_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ),
	.SyncReset(SyncReset_X61_Y8_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y8_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[4]~_wirecell_combout ),
	.Cout(),
	.Q(\u_i2c|sda_filter|filter_reg~q ));
defparam \u_i2c|sda_filter|filter_reg .mask = 16'h5555;
defparam \u_i2c|sda_filter|filter_reg .mode = "logic";
defparam \u_i2c|sda_filter|filter_reg .modeMux = 1'b0;
defparam \u_i2c|sda_filter|filter_reg .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|filter_reg .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|filter_reg .BypassEn = 1'b1;
defparam \u_i2c|sda_filter|filter_reg .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|filter_reg .AsyncResetMux = 2'b11;
defparam \u_i2c|sda_filter|filter_reg .SyncResetMux = 2'b00;
defparam \u_i2c|sda_filter|filter_reg .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y8_N20
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[1]~22 (
alta_slice \u_i2c|scl_filter|filter_cnt[1]~22 (
	.A(\u_i2c|scl_filter|LessThan0~2_combout ),
	.B(\u_i2c|scl_filter|LessThan0~0_combout ),
	.C(\u_i2c|scl_filter|LessThan0~1_combout ),
	.D(\u_i2c|scl_filter|filter_cnt[1]~21_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_cnt[1]~22_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .mask = 16'hFFFE;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .mode = "logic";
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt[1]~22 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N22
// alta_lcell_comb \u_i2c|sda_filter|LessThan0~1 (
alta_slice \u_i2c|sda_filter|LessThan0~1 (
	.A(\u_i2c|sda_filter|filter_cnt [7]),
	.B(\u_i2c|sda_filter|filter_cnt [6]),
	.C(\u_i2c|sda_filter|filter_cnt [4]),
	.D(\u_i2c|sda_filter|filter_cnt [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|LessThan0~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|LessThan0~1 .mask = 16'hFFFE;
defparam \u_i2c|sda_filter|LessThan0~1 .mode = "logic";
defparam \u_i2c|sda_filter|LessThan0~1 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~1 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~1 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~1 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~1 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|LessThan0~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N24
// alta_lcell_comb \u_i2c|sda_filter|LessThan0~4 (
alta_slice \u_i2c|sda_filter|LessThan0~4 (
	.A(\u_i2c|sda_filter|LessThan0~3_combout ),
	.B(\u_i2c|sda_filter|LessThan0~0_combout ),
	.C(\u_i2c|sda_filter|LessThan0~1_combout ),
	.D(\u_i2c|sda_filter|LessThan0~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|sda_filter|LessThan0~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|sda_filter|LessThan0~4 .mask = 16'hFFFE;
defparam \u_i2c|sda_filter|LessThan0~4 .mode = "logic";
defparam \u_i2c|sda_filter|LessThan0~4 .modeMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~4 .FeedbackMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~4 .ShiftMux = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~4 .BypassEn = 1'b0;
defparam \u_i2c|sda_filter|LessThan0~4 .CarryEnb = 1'b1;
defparam \u_i2c|sda_filter|LessThan0~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|sda_filter|LessThan0~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N26
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt~20 (
alta_slice \u_i2c|scl_filter|filter_cnt~20 (
	.A(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ),
	.B(vcc),
	.C(\u_i2c|scl_filter|filter_sync~q ),
	.D(\u_i2c|scl_filter|filter_reg~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_cnt~20_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|filter_cnt~20 .mask = 16'h5FF5;
defparam \u_i2c|scl_filter|filter_cnt~20 .mode = "logic";
defparam \u_i2c|scl_filter|filter_cnt~20 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt~20 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt~20 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt~20 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt~20 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt~20 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt~20 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_cnt~20 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N28
// alta_lcell_comb \u_i2c|scl_filter|LessThan0~0 (
alta_slice \u_i2c|scl_filter|LessThan0~0 (
	.A(\u_i2c|scl_filter|filter_cnt [1]),
	.B(\u_i2c|scl_filter|filter_cnt [2]),
	.C(\u_i2c|scl_filter|filter_cnt [3]),
	.D(\u_i2c|scl_filter|filter_cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|LessThan0~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|LessThan0~0 .mask = 16'hFEFC;
defparam \u_i2c|scl_filter|LessThan0~0 .mode = "logic";
defparam \u_i2c|scl_filter|LessThan0~0 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~0 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~0 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~0 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~0 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|LessThan0~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y8_N30
// alta_lcell_comb \u_i2c|scl_filter|LessThan0~4 (
alta_slice \u_i2c|scl_filter|LessThan0~4 (
	.A(\u_i2c|scl_filter|LessThan0~2_combout ),
	.B(\u_i2c|scl_filter|LessThan0~3_combout ),
	.C(\u_i2c|scl_filter|LessThan0~1_combout ),
	.D(\u_i2c|scl_filter|LessThan0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|LessThan0~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|LessThan0~4 .mask = 16'hFFFE;
defparam \u_i2c|scl_filter|LessThan0~4 .mode = "logic";
defparam \u_i2c|scl_filter|LessThan0~4 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~4 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~4 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~4 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~4 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|LessThan0~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~4 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y8_N4
// alta_lcell_ff \u_i2c|scl_filter|filter_sync (
// Location: LCCOMB_X61_Y8_N4
// alta_lcell_comb \u_i2c|scl_filter|filter_sync~0 (
alta_slice \u_i2c|scl_filter|filter_sync (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\i2c_scl~input_o ),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_sync~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|I2C_CTR_CORE_EN~q_X61_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|filter_sync~0_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_sync~q ));
defparam \u_i2c|scl_filter|filter_sync .mask = 16'h00FF;
defparam \u_i2c|scl_filter|filter_sync .mode = "logic";
defparam \u_i2c|scl_filter|filter_sync .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_sync .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_sync .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_sync .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|filter_sync .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_sync .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_sync .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|filter_sync .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y8_N6
// alta_lcell_ff \u_i2c|reg_inst|I2C_CTR_CORE_EN (
// Location: LCCOMB_X61_Y8_N6
// alta_lcell_comb \u_i2c|sda_filter|filter_cnt~20 (
alta_slice \u_i2c|reg_inst|I2C_CTR_CORE_EN (
	.A(vcc),
	.B(\u_i2c|sda_filter|filter_sync~q ),
	.C(\mem_ahb_hwdata[7]~input0 ),
	.D(\u_i2c|sda_filter|filter_reg~q ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always2~0_combout_X61_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ),
	.SyncReset(SyncReset_X61_Y8_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y8_VCC),
	.LutOut(\u_i2c|sda_filter|filter_cnt~20_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ));
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .mask = 16'h3FCF;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .mode = "logic";
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_CTR_CORE_EN .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y8_N8
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[13]~_wirecell (
alta_slice \u_i2c|reg_inst|I2C_PRER[13]~_wirecell (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_PRER [13]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[13]~_wirecell_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[13]~_wirecell .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y8_N0
alta_clkenctrl clken_ctrl_X61_Y8_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|I2C_CTR_CORE_EN~q_X61_Y8_SIG_SIG ));
defparam clken_ctrl_X61_Y8_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y8_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X61_Y8_N0
alta_asyncctrl asyncreset_ctrl_X61_Y8_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y8_INV ));
defparam asyncreset_ctrl_X61_Y8_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X61_Y8_N1
alta_clkenctrl clken_ctrl_X61_Y8_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always2~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always2~0_combout_X61_Y8_SIG_SIG ));
defparam clken_ctrl_X61_Y8_N1.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y8_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X61_Y8_N0
alta_syncctrl syncreset_ctrl_X61_Y8(.Din(), .Dout(SyncReset_X61_Y8_GND));
defparam syncreset_ctrl_X61_Y8.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X61_Y8_N1
alta_syncctrl syncload_ctrl_X61_Y8(.Din(), .Dout(SyncLoad_X61_Y8_VCC));
defparam syncload_ctrl_X61_Y8.SyncCtrlMux = 2'b01;
// Location: LCCOMB_X61_Y9_N0
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~21 (
alta_slice \u_i2c|reg_inst|apb_prdata~21 (
	.A(\u_i2c|reg_inst|I2C_PRER [5]),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|slave_inst|rx_data [5]),
	.D(\u_i2c|reg_inst|apb_prdata[5]~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~21_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~21 .mask = 16'h5530;
defparam \u_i2c|reg_inst|apb_prdata~21 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~21 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~21 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~21 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~21 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~21 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~21 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~21 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~21 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N10
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~14 (
alta_slice \u_i2c|reg_inst|apb_prdata~14 (
	.A(\u_i2c|reg_inst|I2C_SR_RXNE~q ),
	.B(\u_i2c|reg_inst|always11~3_combout ),
	.C(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~13_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~14_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~14 .mask = 16'hF888;
defparam \u_i2c|reg_inst|apb_prdata~14 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~14 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~14 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~14 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~14 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~14 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~14 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~14 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~14 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N12
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~6 (
alta_slice \u_i2c|reg_inst|apb_prdata~6 (
	.A(\u_i2c|slave_inst|tip~q ),
	.B(\u_i2c|reg_inst|always11~3_combout ),
	.C(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~6_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~6 .mask = 16'hF888;
defparam \u_i2c|reg_inst|apb_prdata~6 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~6 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~6 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~6 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~6 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~6 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~6 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~6 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~6 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N14
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~18 (
alta_slice \u_i2c|reg_inst|apb_prdata~18 (
	.A(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.B(\u_i2c|reg_inst|always11~3_combout ),
	.C(\u_i2c|reg_inst|I2C_SR_ADDR~q ),
	.D(\u_i2c|reg_inst|apb_prdata~17_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~18_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~18 .mask = 16'hEAC0;
defparam \u_i2c|reg_inst|apb_prdata~18 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~18 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~18 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~18 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~18 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~18 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~18 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~18 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~18 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N16
// alta_lcell_comb \u_i2c|reg_inst|always11~4 (
alta_slice \u_i2c|reg_inst|always11~4 (
	.A(\u_ahb2apb|paddr [2]),
	.B(\u_ahb2apb|paddr [3]),
	.C(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.D(\u_i2c|reg_inst|Equal3~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always11~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always11~4 .mask = 16'h8000;
defparam \u_i2c|reg_inst|always11~4 .mode = "logic";
defparam \u_i2c|reg_inst|always11~4 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always11~4 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always11~4 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always11~4 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always11~4 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always11~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always11~4 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y9_N18
// alta_lcell_ff \u_i2c|reg_inst|I2C_SR_MASTER (
// Location: LCCOMB_X61_Y9_N18
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_MASTER~0 (
alta_slice \u_i2c|reg_inst|I2C_SR_MASTER (
	.A(vcc),
	.B(\u_i2c|slave_inst|slave_state~13_combout ),
	.C(vcc),
	.D(\u_i2c|reg_inst|I2C_CR_STA~q ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_MASTER~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_SR_MASTER~q ));
defparam \u_i2c|reg_inst|I2C_SR_MASTER .mask = 16'hFFC0;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_MASTER .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_MASTER .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y9_N2
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[0] (
// Location: LCCOMB_X61_Y9_N2
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[0]~0 (
alta_slice \u_i2c|reg_inst|I2C_PRER[0] (
	.A(vcc),
	.B(vcc),
	.C(\mem_ahb_hwdata[0]~input0 ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X61_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[0]~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [0]));
defparam \u_i2c|reg_inst|I2C_PRER[0] .mask = 16'h0F0F;
defparam \u_i2c|reg_inst|I2C_PRER[0] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[0] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[0] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[0] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[0] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[0] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_PRER[0] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N20
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata[5]~1 (
alta_slice \u_i2c|reg_inst|apb_prdata[5]~1 (
	.A(\u_ahb2apb|paddr [4]),
	.B(vcc),
	.C(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.D(\u_i2c|reg_inst|always11~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata[5]~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .mask = 16'h5000;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[5]~1 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y9_N22
// alta_lcell_ff \u_i2c|reg_inst|I2C_SR_RXNE (
// Location: LCCOMB_X61_Y9_N22
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_RXNE~0 (
alta_slice \u_i2c|reg_inst|I2C_SR_RXNE (
	.A(\u_i2c|slave_inst|i2c_rd~q ),
	.B(\u_i2c|reg_inst|always11~4_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|rx_not_empty_set~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_SR_RXNE~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_RXNE~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_SR_RXNE~q ));
defparam \u_i2c|reg_inst|I2C_SR_RXNE .mask = 16'h7530;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_RXNE .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_RXNE .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N24
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~3 (
alta_slice \u_i2c|reg_inst|apb_prdata~3 (
	.A(\u_i2c|reg_inst|I2C_PRER [8]),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [0]),
	.C(\u_i2c|reg_inst|always11~1_combout ),
	.D(\u_i2c|reg_inst|apb_prdata[5]~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~3 .mask = 16'h55C0;
defparam \u_i2c|reg_inst|apb_prdata~3 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~3 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~3 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~3 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~3 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~3 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N26
// alta_lcell_comb \u_i2c|reg_inst|I2C_PRER[1]~2 (
// Location: FF_X61_Y9_N26
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR_Set (
alta_slice \u_i2c|reg_inst|I2C_TXR_Set (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|always3~0_combout ),
	.D(\mem_ahb_hwdata[1]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR_Set~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(SyncReset_X61_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|I2C_PRER[1]~2_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR_Set~q ));
defparam \u_i2c|reg_inst|I2C_TXR_Set .mask = 16'h00FF;
defparam \u_i2c|reg_inst|I2C_TXR_Set .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR_Set .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR_Set .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR_Set .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR_Set .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR_Set .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR_Set .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR_Set .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_TXR_Set .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y9_N28
// alta_lcell_comb \u_i2c|reg_inst|always3~0 (
alta_slice \u_i2c|reg_inst|always3~0 (
	.A(\u_ahb2apb|paddr [2]),
	.B(\u_ahb2apb|paddr [3]),
	.C(\u_i2c|reg_inst|apb_wr_en~0_combout ),
	.D(\u_i2c|reg_inst|Equal3~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|always3~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|always3~0 .mask = 16'h8000;
defparam \u_i2c|reg_inst|always3~0 .mode = "logic";
defparam \u_i2c|reg_inst|always3~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|always3~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|always3~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|always3~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|always3~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|always3~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always3~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|always3~0 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y9_N30
// alta_lcell_ff \u_i2c|reg_inst|I2C_SR_ADDR (
// Location: LCCOMB_X61_Y9_N30
// alta_lcell_comb \u_i2c|reg_inst|I2C_SR_ADDR~0 (
alta_slice \u_i2c|reg_inst|I2C_SR_ADDR (
	.A(\u_i2c|slave_inst|addr_match~q ),
	.B(\u_i2c|reg_inst|always11~3_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|addr_set~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_SR_ADDR~q ),
	.Clk(\bus_clock~clkctrl_outclk_X61_Y9_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_SR_ADDR~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_SR_ADDR~q ));
defparam \u_i2c|reg_inst|I2C_SR_ADDR .mask = 16'h7530;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .mode = "logic";
defparam \u_i2c|reg_inst|I2C_SR_ADDR .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_SR_ADDR .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X61_Y9_N4
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata[5]~0 (
alta_slice \u_i2c|reg_inst|apb_prdata[5]~0 (
	.A(\u_i2c|reg_inst|Equal1~0_combout ),
	.B(\u_i2c|reg_inst|Equal3~1_combout ),
	.C(\u_i2c|reg_inst|apb_rd_en~0_combout ),
	.D(\u_i2c|reg_inst|Equal0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata[5]~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .mask = 16'hF040;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[5]~0 .SyncLoadMux = 2'bxx;
// Location: FF_X61_Y9_N6
// alta_lcell_ff \u_i2c|reg_inst|I2C_PRER[1] (
// Location: LCCOMB_X61_Y9_N6
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~5 (
alta_slice \u_i2c|reg_inst|I2C_PRER[1] (
	.A(\u_i2c|reg_inst|Equal1~0_combout ),
	.B(\u_i2c|reg_inst|Equal0~0_combout ),
	.C(\u_i2c|reg_inst|I2C_PRER[1]~2_combout ),
	.D(\u_i2c|reg_inst|I2C_PRER [9]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_PRER [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X61_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ),
	.SyncReset(SyncReset_X61_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X61_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~5_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_PRER [1]));
defparam \u_i2c|reg_inst|I2C_PRER[1] .mask = 16'h0CAE;
defparam \u_i2c|reg_inst|I2C_PRER[1] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_PRER[1] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[1] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[1] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_PRER[1] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[1] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_PRER[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_PRER[1] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_PRER[1] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X61_Y9_N8
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~22 (
alta_slice \u_i2c|reg_inst|apb_prdata~22 (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [5]),
	.B(\u_i2c|reg_inst|I2C_PRER [13]),
	.C(\u_i2c|reg_inst|always11~1_combout ),
	.D(\u_i2c|reg_inst|apb_prdata[5]~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~22_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|reg_inst|apb_prdata~22 .mask = 16'h33A0;
defparam \u_i2c|reg_inst|apb_prdata~22 .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata~22 .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~22 .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~22 .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~22 .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata~22 .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata~22 .AsyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~22 .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata~22 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X61_Y9_N0
alta_clkenctrl clken_ctrl_X61_Y9_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X61_Y9_SIG_VCC ));
defparam clken_ctrl_X61_Y9_N0.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y9_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X61_Y9_N0
alta_asyncctrl asyncreset_ctrl_X61_Y9_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X61_Y9_INV ));
defparam asyncreset_ctrl_X61_Y9_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X61_Y9_N1
alta_clkenctrl clken_ctrl_X61_Y9_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always0~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always0~0_combout_X61_Y9_SIG_SIG ));
defparam clken_ctrl_X61_Y9_N1.ClkMux = 2'b10;
defparam clken_ctrl_X61_Y9_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X61_Y9_N0
alta_syncctrl syncreset_ctrl_X61_Y9(.Din(), .Dout(SyncReset_X61_Y9_GND));
defparam syncreset_ctrl_X61_Y9.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X61_Y9_N1
alta_syncctrl syncload_ctrl_X61_Y9(.Din(), .Dout(SyncLoad_X61_Y9_VCC));
defparam syncload_ctrl_X61_Y9.SyncCtrlMux = 2'b01;
// Location: FF_X62_Y10_N0
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[4] (
// Location: LCCOMB_X62_Y10_N0
// alta_lcell_comb \u_i2c|slave_inst|Equal3~2 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[4] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [5]),
	.B(\u_i2c|slave_inst|shift_data [5]),
	.C(\mem_ahb_hwdata[4]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [6]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal3~2_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [4]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .mask = 16'h8241;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[4] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N10
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[7] (
// Location: LCCOMB_X62_Y10_N10
// alta_lcell_comb \u_i2c|slave_inst|Equal2~4 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[7] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [6]),
	.B(\u_i2c|slave_inst|shift_data [7]),
	.C(\mem_ahb_hwdata[7]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [6]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal2~4_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [7]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .mask = 16'h8241;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[7] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N12
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[0] (
// Location: LCCOMB_X62_Y10_N12
// alta_lcell_comb \u_i2c|slave_inst|Equal2~0 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[0] (
	.A(\u_i2c|slave_inst|shift_data [1]),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [1]),
	.C(\mem_ahb_hwdata[0]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [0]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal2~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [0]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .mask = 16'h9009;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[0] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N14
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[3] (
// Location: LCCOMB_X62_Y10_N14
// alta_lcell_comb \u_i2c|slave_inst|Equal3~1 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[3] (
	.A(\u_i2c|slave_inst|shift_data [4]),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [2]),
	.C(\mem_ahb_hwdata[3]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [3]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal3~1_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [3]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .mask = 16'h8421;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[3] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X62_Y10_N16
// alta_lcell_comb \u_i2c|slave_inst|addr_match~6 (
alta_slice \u_i2c|slave_inst|addr_match~6 (
	.A(\u_i2c|slave_inst|Equal2~4_combout ),
	.B(\u_i2c|slave_inst|Equal2~3_combout ),
	.C(\u_i2c|slave_inst|addr_match~5_combout ),
	.D(\u_i2c|slave_inst|Equal2~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_match~6_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_match~6 .mask = 16'hF8F0;
defparam \u_i2c|slave_inst|addr_match~6 .mode = "logic";
defparam \u_i2c|slave_inst|addr_match~6 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~6 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~6 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~6 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_match~6 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_match~6 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~6 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~6 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y10_N18
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADDMODE (
// Location: LCCOMB_X62_Y10_N18
// alta_lcell_comb \u_i2c|slave_inst|addr_match~0 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADDMODE (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(\u_i2c|slave_inst|addr_bytes [1]),
	.C(\mem_ahb_hwdata[15]~input0 ),
	.D(\u_i2c|slave_inst|addr_bytes [0]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|addr_match~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ));
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .mask = 16'h8000;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADDMODE .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N2
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[8] (
// Location: LCCOMB_X62_Y10_N2
// alta_lcell_comb \u_i2c|slave_inst|addr_match~2 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[8] (
	.A(\u_i2c|slave_inst|shift_data [1]),
	.B(\u_i2c|slave_inst|addr_match~0_combout ),
	.C(\mem_ahb_hwdata[8]~input0 ),
	.D(\u_i2c|slave_inst|addr_match~1_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|addr_match~2_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [8]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .mask = 16'hB700;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[8] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X62_Y10_N20
// alta_lcell_comb \u_i2c|slave_inst|Equal2~2 (
alta_slice \u_i2c|slave_inst|Equal2~2 (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [3]),
	.B(\u_i2c|slave_inst|shift_data [3]),
	.C(\u_i2c|slave_inst|Equal2~1_combout ),
	.D(\u_i2c|slave_inst|Equal2~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|Equal2~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|Equal2~2 .mask = 16'h0900;
defparam \u_i2c|slave_inst|Equal2~2 .mode = "logic";
defparam \u_i2c|slave_inst|Equal2~2 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|Equal2~2 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|Equal2~2 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|Equal2~2 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|Equal2~2 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|Equal2~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|Equal2~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|Equal2~2 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y10_N22
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[4] (
// Location: LCCOMB_X62_Y10_N22
// alta_lcell_comb \u_i2c|slave_inst|Equal3~3 (
alta_slice \u_i2c|reg_inst|I2C_TXR[4] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [6]),
	.B(\u_i2c|slave_inst|shift_data [7]),
	.C(\mem_ahb_hwdata[4]~input0 ),
	.D(\u_i2c|slave_inst|Equal3~2_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal3~3_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [4]));
defparam \u_i2c|reg_inst|I2C_TXR[4] .mask = 16'h9900;
defparam \u_i2c|reg_inst|I2C_TXR[4] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[4] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[4] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[4] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[4] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[4] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[4] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_TXR[4] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N24
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[1] (
// Location: LCCOMB_X62_Y10_N24
// alta_lcell_comb \u_i2c|slave_inst|Equal3~0 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[1] (
	.A(\u_i2c|slave_inst|shift_data [1]),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [0]),
	.C(\mem_ahb_hwdata[1]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [2]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal3~0_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [1]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .mask = 16'h9009;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[1] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N26
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[2] (
// Location: LCCOMB_X62_Y10_N26
// alta_lcell_comb \u_i2c|slave_inst|Equal2~1 (
alta_slice \u_i2c|reg_inst|I2C_TXR[2] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [2]),
	.B(vcc),
	.C(\mem_ahb_hwdata[2]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [2]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal2~1_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [2]));
defparam \u_i2c|reg_inst|I2C_TXR[2] .mask = 16'h55AA;
defparam \u_i2c|reg_inst|I2C_TXR[2] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[2] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[2] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[2] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[2] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[2] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[2] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_TXR[2] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N28
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[9] (
// Location: LCCOMB_X62_Y10_N28
// alta_lcell_comb \u_i2c|slave_inst|addr_match~1 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[9] (
	.A(\u_i2c|slave_inst|shift_data [2]),
	.B(\u_i2c|slave_inst|addr_match~q ),
	.C(\mem_ahb_hwdata[9]~input0 ),
	.D(\u_i2c|slave_inst|addr_match~0_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|addr_match~1_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [9]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .mask = 16'h2133;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[9] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N30
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[2] (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[2] (
	.A(),
	.B(),
	.C(\mem_ahb_hwdata[2]~input0 ),
	.D(),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [2]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .mask = 16'hFFFF;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .mode = "ripple";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .modeMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[2] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N4
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[5] (
// Location: LCCOMB_X62_Y10_N4
// alta_lcell_comb \u_i2c|slave_inst|Equal2~3 (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[5] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADD [4]),
	.B(\u_i2c|slave_inst|shift_data [5]),
	.C(\mem_ahb_hwdata[5]~input0 ),
	.D(\u_i2c|slave_inst|shift_data [4]),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(SyncReset_X62_Y10_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y10_VCC),
	.LutOut(\u_i2c|slave_inst|Equal2~3_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [5]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .mask = 16'h8241;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .FeedbackMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[5] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y10_N6
// alta_lcell_ff \u_i2c|reg_inst|I2C_OAR_ADD[6] (
// Location: LCCOMB_X62_Y10_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_OAR_ADD[6]~feeder (
alta_slice \u_i2c|reg_inst|I2C_OAR_ADD[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[6]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_OAR_ADD [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_OAR_ADD[6]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_OAR_ADD [6]));
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .mask = 16'hFF00;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_OAR_ADD[6] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y10_N8
// alta_lcell_comb \u_i2c|slave_inst|addr_match~5 (
alta_slice \u_i2c|slave_inst|addr_match~5 (
	.A(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.B(\u_i2c|slave_inst|addr_bytes [0]),
	.C(\u_i2c|slave_inst|addr_bytes [1]),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_match~5_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_match~5 .mask = 16'hFDFF;
defparam \u_i2c|slave_inst|addr_match~5 .mode = "logic";
defparam \u_i2c|slave_inst|addr_match~5 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~5 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~5 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~5 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_match~5 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_match~5 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~5 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~5 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X62_Y10_N0
alta_clkenctrl clken_ctrl_X62_Y10_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always5~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always5~0_combout_X62_Y10_SIG_SIG ));
defparam clken_ctrl_X62_Y10_N0.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y10_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X62_Y10_N0
alta_asyncctrl asyncreset_ctrl_X62_Y10_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X62_Y10_INV ));
defparam asyncreset_ctrl_X62_Y10_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X62_Y10_N1
alta_clkenctrl clken_ctrl_X62_Y10_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always3~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y10_SIG_SIG ));
defparam clken_ctrl_X62_Y10_N1.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y10_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X62_Y10_N0
alta_syncctrl syncreset_ctrl_X62_Y10(.Din(), .Dout(SyncReset_X62_Y10_GND));
defparam syncreset_ctrl_X62_Y10.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X62_Y10_N1
alta_syncctrl syncload_ctrl_X62_Y10(.Din(), .Dout(SyncLoad_X62_Y10_VCC));
defparam syncload_ctrl_X62_Y10.SyncCtrlMux = 2'b01;
// Location: LCCOMB_X62_Y6_N0
// alta_lcell_comb \u_i2c|slave_inst|always14~0 (
alta_slice \u_i2c|slave_inst|always14~0 (
	.A(\u_i2c|slave_inst|addr_match~q ),
	.B(\u_i2c|slave_inst|addr_bytes [1]),
	.C(\u_i2c|scl_filter|filter_fall~q ),
	.D(\u_i2c|slave_inst|addr_bytes [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|always14~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|always14~0 .mask = 16'h80A0;
defparam \u_i2c|slave_inst|always14~0 .mode = "logic";
defparam \u_i2c|slave_inst|always14~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|always14~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|always14~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|always14~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|always14~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|always14~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|always14~0 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y6_N10
// alta_lcell_ff \u_i2c|slave_inst|sda_val (
// Location: LCCOMB_X62_Y6_N10
// alta_lcell_comb \u_i2c|slave_inst|sda_val~0 (
alta_slice \u_i2c|slave_inst|sda_val (
	.A(\u_i2c|scl_filter|filter_rise~q ),
	.B(\u_i2c|sda_filter|filter_out~q ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state~13_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|sda_val~q ),
	.Clk(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|sda_val~0_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|sda_val~q ));
defparam \u_i2c|slave_inst|sda_val .mask = 16'hD8F0;
defparam \u_i2c|slave_inst|sda_val .mode = "logic";
defparam \u_i2c|slave_inst|sda_val .modeMux = 1'b0;
defparam \u_i2c|slave_inst|sda_val .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|sda_val .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|sda_val .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|sda_val .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|sda_val .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|sda_val .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|sda_val .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N12
// alta_lcell_comb \u_i2c|slave_inst|slave_state~13 (
alta_slice \u_i2c|slave_inst|slave_state~13 (
	.A(vcc),
	.B(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~13_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~13 .mask = 16'hFFFC;
defparam \u_i2c|slave_inst|slave_state~13 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~13 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~13 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~13 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~13 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~13 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~13 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~13 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~13 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y6_N14
// alta_lcell_ff \u_i2c|slave_inst|addr_bytes[1] (
// Location: LCCOMB_X62_Y6_N14
// alta_lcell_comb \u_i2c|slave_inst|addr_bytes~2 (
alta_slice \u_i2c|slave_inst|addr_bytes[1] (
	.A(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.B(\u_i2c|slave_inst|addr_bytes~1_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|addr_bytes [1]),
	.Clk(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_bytes~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|addr_bytes [1]));
defparam \u_i2c|slave_inst|addr_bytes[1] .mask = 16'hAACC;
defparam \u_i2c|slave_inst|addr_bytes[1] .mode = "logic";
defparam \u_i2c|slave_inst|addr_bytes[1] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[1] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[1] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[1] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[1] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_bytes[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|addr_bytes[1] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes[1] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y6_N16
// alta_lcell_ff \u_i2c|slave_inst|addr_bytes[0] (
// Location: LCCOMB_X62_Y6_N16
// alta_lcell_comb \u_i2c|slave_inst|addr_bytes~4 (
alta_slice \u_i2c|slave_inst|addr_bytes[0] (
	.A(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.D(\u_i2c|slave_inst|addr_bytes~3_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|addr_bytes [0]),
	.Clk(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_bytes~4_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|addr_bytes [0]));
defparam \u_i2c|slave_inst|addr_bytes[0] .mask = 16'hA0F5;
defparam \u_i2c|slave_inst|addr_bytes[0] .mode = "logic";
defparam \u_i2c|slave_inst|addr_bytes[0] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[0] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[0] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[0] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes[0] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_bytes[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|addr_bytes[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes[0] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N18
// alta_lcell_comb \u_i2c|slave_inst|slave_state~15 (
alta_slice \u_i2c|slave_inst|slave_state~15 (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(vcc),
	.C(\u_i2c|slave_inst|sda_val~q ),
	.D(\u_i2c|slave_inst|always14~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~15_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~15 .mask = 16'h00A0;
defparam \u_i2c|slave_inst|slave_state~15 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~15 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~15 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~15 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~15 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~15 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~15 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~15 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~15 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N2
// alta_lcell_comb \u_i2c|slave_inst|slave_state~21 (
alta_slice \u_i2c|slave_inst|slave_state~21 (
	.A(vcc),
	.B(\u_i2c|slave_inst|i2c_rd~q ),
	.C(\u_i2c|slave_inst|addr_bytes [1]),
	.D(\u_i2c|slave_inst|slave_state~15_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~21_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~21 .mask = 16'h0C00;
defparam \u_i2c|slave_inst|slave_state~21 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~21 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~21 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~21 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~21 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~21 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~21 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~21 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~21 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N20
// alta_lcell_comb \u_i2c|slave_inst|addr_bytes~1 (
alta_slice \u_i2c|slave_inst|addr_bytes~1 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|addr_bytes [0]),
	.C(\u_i2c|slave_inst|addr_bytes [1]),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_bytes~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_bytes~1 .mask = 16'h70F0;
defparam \u_i2c|slave_inst|addr_bytes~1 .mode = "logic";
defparam \u_i2c|slave_inst|addr_bytes~1 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~1 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~1 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~1 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~1 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_bytes~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes~1 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N22
// alta_lcell_comb \u_i2c|slave_inst|addr_set~0 (
alta_slice \u_i2c|slave_inst|addr_set~0 (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(\u_i2c|slave_inst|addr_bytes [1]),
	.C(\u_i2c|scl_filter|filter_fall~q ),
	.D(\u_i2c|slave_inst|addr_bytes [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_set~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_set~0 .mask = 16'h0020;
defparam \u_i2c|slave_inst|addr_set~0 .mode = "logic";
defparam \u_i2c|slave_inst|addr_set~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_set~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_set~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_set~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_set~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_set~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_set~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_set~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N24
// alta_lcell_comb \u_i2c|slave_inst|slave_state~16 (
alta_slice \u_i2c|slave_inst|slave_state~16 (
	.A(\u_i2c|slave_inst|slave_state~13_combout ),
	.B(\u_i2c|slave_inst|i2c_rd~q ),
	.C(\u_i2c|slave_inst|addr_bytes [1]),
	.D(\u_i2c|slave_inst|slave_state~15_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~16_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|slave_state~16 .mask = 16'hF355;
defparam \u_i2c|slave_inst|slave_state~16 .mode = "logic";
defparam \u_i2c|slave_inst|slave_state~16 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~16 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~16 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state~16 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state~16 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state~16 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~16 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state~16 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y6_N26
// alta_lcell_ff \u_i2c|slave_inst|addr_match (
// Location: LCCOMB_X62_Y6_N26
// alta_lcell_comb \u_i2c|slave_inst|addr_match~7 (
alta_slice \u_i2c|slave_inst|addr_match (
	.A(\u_i2c|slave_inst|slave_state.I2C_START~q ),
	.B(\u_i2c|slave_inst|addr_match~2_combout ),
	.C(\u_i2c|slave_inst|addr_match~4_combout ),
	.D(\u_i2c|slave_inst|addr_match~6_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|addr_match~q ),
	.Clk(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_match~7_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|addr_match~q ));
defparam \u_i2c|slave_inst|addr_match .mask = 16'h1555;
defparam \u_i2c|slave_inst|addr_match .mode = "logic";
defparam \u_i2c|slave_inst|addr_match .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_match .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_match .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|addr_match .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y6_N28
// alta_lcell_ff \u_i2c|slave_inst|slave_state.I2C_WRITE (
// Location: LCCOMB_X62_Y6_N28
// alta_lcell_comb \u_i2c|slave_inst|slave_state~20 (
alta_slice \u_i2c|slave_inst|slave_state.I2C_WRITE (
	.A(\u_i2c|slave_inst|slave_state~14_combout ),
	.B(\u_i2c|slave_inst|slave_state~16_combout ),
	.C(vcc),
	.D(\u_i2c|slave_inst|slave_state~19_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.Clk(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|slave_state~20_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ));
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .mask = 16'hA088;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .mode = "logic";
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .modeMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|slave_state.I2C_WRITE .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N30
// alta_lcell_comb \u_i2c|slave_inst|addr_match~4 (
alta_slice \u_i2c|slave_inst|addr_match~4 (
	.A(\u_i2c|slave_inst|Equal3~1_combout ),
	.B(\u_i2c|slave_inst|addr_match~3_combout ),
	.C(\u_i2c|slave_inst|Equal3~0_combout ),
	.D(\u_i2c|slave_inst|Equal3~3_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_match~4_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_match~4 .mask = 16'hECCC;
defparam \u_i2c|slave_inst|addr_match~4 .mode = "logic";
defparam \u_i2c|slave_inst|addr_match~4 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~4 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~4 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~4 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_match~4 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_match~4 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~4 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~4 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N4
// alta_lcell_comb \u_i2c|slave_inst|rx_not_empty_set~0 (
alta_slice \u_i2c|slave_inst|rx_not_empty_set~0 (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(\u_i2c|slave_inst|addr_bytes [1]),
	.C(\u_i2c|scl_filter|filter_fall~q ),
	.D(\u_i2c|slave_inst|addr_bytes [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|rx_not_empty_set~0_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .mask = 16'h2000;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .mode = "logic";
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rx_not_empty_set~0 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N6
// alta_lcell_comb \u_i2c|slave_inst|addr_bytes~3 (
alta_slice \u_i2c|slave_inst|addr_bytes~3 (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|addr_bytes [0]),
	.C(\u_i2c|slave_inst|addr_bytes [1]),
	.D(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_bytes~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_bytes~3 .mask = 16'h9133;
defparam \u_i2c|slave_inst|addr_bytes~3 .mode = "logic";
defparam \u_i2c|slave_inst|addr_bytes~3 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~3 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~3 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~3 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_bytes~3 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_bytes~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_bytes~3 .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y6_N8
// alta_lcell_comb \u_i2c|slave_inst|addr_match~3 (
alta_slice \u_i2c|slave_inst|addr_match~3 (
	.A(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.B(\u_i2c|slave_inst|addr_bytes [1]),
	.C(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.D(\u_i2c|slave_inst|addr_bytes [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|addr_match~3_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|addr_match~3 .mask = 16'hFFFD;
defparam \u_i2c|slave_inst|addr_match~3 .mode = "logic";
defparam \u_i2c|slave_inst|addr_match~3 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~3 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~3 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|addr_match~3 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|addr_match~3 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|addr_match~3 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~3 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|addr_match~3 .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X62_Y6_N0
alta_clkenctrl clken_ctrl_X62_Y6_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(), .ClkOut(\bus_clock~clkctrl_outclk_X62_Y6_SIG_VCC ));
defparam clken_ctrl_X62_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y6_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X62_Y6_N0
alta_asyncctrl asyncreset_ctrl_X62_Y6_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X62_Y6_INV ));
defparam asyncreset_ctrl_X62_Y6_N0.AsyncCtrlMux = 2'b11;
// Location: FF_X62_Y7_N0
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[1] (
// Location: LCCOMB_X62_Y7_N0
// alta_lcell_comb \u_i2c|reg_inst|I2C_TXR[1]~feeder (
alta_slice \u_i2c|reg_inst|I2C_TXR[1] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[1]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_TXR[1]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [1]));
defparam \u_i2c|reg_inst|I2C_TXR[1] .mask = 16'hFF00;
defparam \u_i2c|reg_inst|I2C_TXR[1] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[1] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[1] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[1] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[1] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[1] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[1] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_TXR[1] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N10
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[7] (
// Location: LCCOMB_X62_Y7_N10
// alta_lcell_comb \u_i2c|reg_inst|I2C_TXR[7]~feeder (
alta_slice \u_i2c|reg_inst|I2C_TXR[7] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[7]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_TXR[7]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [7]));
defparam \u_i2c|reg_inst|I2C_TXR[7] .mask = 16'hFF00;
defparam \u_i2c|reg_inst|I2C_TXR[7] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[7] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[7] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[7] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[7] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[7] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[7] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_TXR[7] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N12
// alta_lcell_ff \u_i2c|slave_inst|shift_data[0] (
// Location: LCCOMB_X62_Y7_N12
// alta_lcell_comb \u_i2c|slave_inst|shift_data~2 (
alta_slice \u_i2c|slave_inst|shift_data[0] (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_TXR [0]),
	.C(\u_i2c|sda_filter|filter_out~q ),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [0]));
defparam \u_i2c|slave_inst|shift_data[0] .mask = 16'hCC0F;
defparam \u_i2c|slave_inst|shift_data[0] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[0] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[0] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N14
// alta_lcell_ff \u_i2c|slave_inst|shift_data[6] (
// Location: LCCOMB_X62_Y7_N14
// alta_lcell_comb \u_i2c|slave_inst|shift_data~8 (
alta_slice \u_i2c|slave_inst|shift_data[6] (
	.A(\u_i2c|reg_inst|I2C_TXR [6]),
	.B(\u_i2c|slave_inst|shift_data [5]),
	.C(vcc),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~8_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [6]));
defparam \u_i2c|slave_inst|shift_data[6] .mask = 16'hAACC;
defparam \u_i2c|slave_inst|shift_data[6] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[6] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[6] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[6] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[6] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[6] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[6] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N16
// alta_lcell_ff \u_i2c|slave_inst|shift_data[2] (
// Location: LCCOMB_X62_Y7_N16
// alta_lcell_comb \u_i2c|slave_inst|shift_data~4 (
alta_slice \u_i2c|slave_inst|shift_data[2] (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_TXR [2]),
	.C(\u_i2c|slave_inst|shift_data [1]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~4_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [2]));
defparam \u_i2c|slave_inst|shift_data[2] .mask = 16'hCCF0;
defparam \u_i2c|slave_inst|shift_data[2] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[2] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[2] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[2] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[2] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[2] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[2] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[2] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N18
// alta_lcell_ff \u_i2c|slave_inst|shift_data[3] (
// Location: LCCOMB_X62_Y7_N18
// alta_lcell_comb \u_i2c|slave_inst|shift_data~5 (
alta_slice \u_i2c|slave_inst|shift_data[3] (
	.A(vcc),
	.B(\u_i2c|slave_inst|shift_data [2]),
	.C(\u_i2c|reg_inst|I2C_TXR [3]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~5_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [3]));
defparam \u_i2c|slave_inst|shift_data[3] .mask = 16'hF0CC;
defparam \u_i2c|slave_inst|shift_data[3] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[3] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[3] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[3] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[3] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[3] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[3] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[3] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N2
// alta_lcell_ff \u_i2c|slave_inst|shift_data[4] (
// Location: LCCOMB_X62_Y7_N2
// alta_lcell_comb \u_i2c|slave_inst|shift_data~6 (
alta_slice \u_i2c|slave_inst|shift_data[4] (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_TXR [4]),
	.C(\u_i2c|slave_inst|shift_data [3]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~6_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [4]));
defparam \u_i2c|slave_inst|shift_data[4] .mask = 16'hCCF0;
defparam \u_i2c|slave_inst|shift_data[4] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[4] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[4] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[4] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[4] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[4] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[4] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[4] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y7_N20
// alta_lcell_comb \u_i2c|slave_inst|shift_data[0]~10 (
alta_slice \u_i2c|slave_inst|shift_data[0]~10 (
	.A(\u_i2c|scl_filter|filter_rise~q ),
	.B(\u_i2c|slave_inst|slave_state.I2C_READ~q ),
	.C(\u_i2c|slave_inst|slave_state.I2C_WRITE~q ),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data[0]~10_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|slave_inst|shift_data[0]~10 .mask = 16'hFFA8;
defparam \u_i2c|slave_inst|shift_data[0]~10 .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[0]~10 .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0]~10 .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0]~10 .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0]~10 .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[0]~10 .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[0]~10 .AsyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[0]~10 .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[0]~10 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N22
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[5] (
alta_slice \u_i2c|reg_inst|I2C_TXR[5] (
	.A(),
	.B(),
	.C(\mem_ahb_hwdata[5]~input0 ),
	.D(),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(SyncReset_X62_Y7_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y7_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [5]));
defparam \u_i2c|reg_inst|I2C_TXR[5] .mask = 16'hFFFF;
defparam \u_i2c|reg_inst|I2C_TXR[5] .mode = "ripple";
defparam \u_i2c|reg_inst|I2C_TXR[5] .modeMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[5] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[5] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[5] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[5] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[5] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_TXR[5] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y7_N24
// alta_lcell_ff \u_i2c|slave_inst|shift_data[5] (
// Location: LCCOMB_X62_Y7_N24
// alta_lcell_comb \u_i2c|slave_inst|shift_data~7 (
alta_slice \u_i2c|slave_inst|shift_data[5] (
	.A(\u_i2c|slave_inst|shift_data [4]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_TXR [5]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~7_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [5]));
defparam \u_i2c|slave_inst|shift_data[5] .mask = 16'hF0AA;
defparam \u_i2c|slave_inst|shift_data[5] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[5] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[5] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[5] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[5] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[5] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[5] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[5] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N26
// alta_lcell_ff \u_i2c|slave_inst|shift_data[1] (
// Location: LCCOMB_X62_Y7_N26
// alta_lcell_comb \u_i2c|slave_inst|shift_data~3 (
alta_slice \u_i2c|slave_inst|shift_data[1] (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_TXR [1]),
	.C(\u_i2c|slave_inst|shift_data [0]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~3_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [1]));
defparam \u_i2c|slave_inst|shift_data[1] .mask = 16'hCCF0;
defparam \u_i2c|slave_inst|shift_data[1] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[1] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[1] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[1] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[1] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[1] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[1] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[1] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N28
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[0] (
// Location: LCCOMB_X62_Y7_N28
// alta_lcell_comb \u_i2c|reg_inst|I2C_TXR[0]~feeder (
alta_slice \u_i2c|reg_inst|I2C_TXR[0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[0]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_TXR[0]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [0]));
defparam \u_i2c|reg_inst|I2C_TXR[0] .mask = 16'hFF00;
defparam \u_i2c|reg_inst|I2C_TXR[0] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[0] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[0] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[0] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[0] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[0] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_TXR[0] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N30
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[3] (
alta_slice \u_i2c|reg_inst|I2C_TXR[3] (
	.A(),
	.B(),
	.C(\mem_ahb_hwdata[3]~input0 ),
	.D(),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(SyncReset_X62_Y7_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y7_VCC),
	.LutOut(),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [3]));
defparam \u_i2c|reg_inst|I2C_TXR[3] .mask = 16'hFFFF;
defparam \u_i2c|reg_inst|I2C_TXR[3] .mode = "ripple";
defparam \u_i2c|reg_inst|I2C_TXR[3] .modeMux = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[3] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[3] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[3] .BypassEn = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[3] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[3] .SyncResetMux = 2'b00;
defparam \u_i2c|reg_inst|I2C_TXR[3] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y7_N6
// alta_lcell_ff \u_i2c|reg_inst|I2C_TXR[6] (
// Location: LCCOMB_X62_Y7_N6
// alta_lcell_comb \u_i2c|reg_inst|I2C_TXR[6]~feeder (
alta_slice \u_i2c|reg_inst|I2C_TXR[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\mem_ahb_hwdata[6]~input0 ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|I2C_TXR [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|I2C_TXR[6]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|I2C_TXR [6]));
defparam \u_i2c|reg_inst|I2C_TXR[6] .mask = 16'hFF00;
defparam \u_i2c|reg_inst|I2C_TXR[6] .mode = "logic";
defparam \u_i2c|reg_inst|I2C_TXR[6] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[6] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[6] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[6] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|I2C_TXR[6] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|I2C_TXR[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|I2C_TXR[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|I2C_TXR[6] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y7_N8
// alta_lcell_ff \u_i2c|slave_inst|shift_data[7] (
// Location: LCCOMB_X62_Y7_N8
// alta_lcell_comb \u_i2c|slave_inst|shift_data~9 (
alta_slice \u_i2c|slave_inst|shift_data[7] (
	.A(\u_i2c|reg_inst|I2C_TXR [7]),
	.B(vcc),
	.C(\u_i2c|slave_inst|shift_data [6]),
	.D(\u_i2c|slave_inst|always4~0_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|shift_data [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|shift_data~9_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|shift_data [7]));
defparam \u_i2c|slave_inst|shift_data[7] .mask = 16'hAAF0;
defparam \u_i2c|slave_inst|shift_data[7] .mode = "logic";
defparam \u_i2c|slave_inst|shift_data[7] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[7] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[7] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|shift_data[7] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|shift_data[7] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|shift_data[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|shift_data[7] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|shift_data[7] .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X62_Y7_N0
alta_clkenctrl clken_ctrl_X62_Y7_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|always3~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|always3~0_combout_X62_Y7_SIG_SIG ));
defparam clken_ctrl_X62_Y7_N0.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y7_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X62_Y7_N0
alta_asyncctrl asyncreset_ctrl_X62_Y7_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X62_Y7_INV ));
defparam asyncreset_ctrl_X62_Y7_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X62_Y7_N1
alta_clkenctrl clken_ctrl_X62_Y7_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|slave_inst|shift_data[0]~10_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|shift_data[0]~10_combout_X62_Y7_SIG_SIG ));
defparam clken_ctrl_X62_Y7_N1.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y7_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X62_Y7_N0
alta_syncctrl syncreset_ctrl_X62_Y7(.Din(), .Dout(SyncReset_X62_Y7_GND));
defparam syncreset_ctrl_X62_Y7.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X62_Y7_N1
alta_syncctrl syncload_ctrl_X62_Y7(.Din(), .Dout(SyncLoad_X62_Y7_VCC));
defparam syncload_ctrl_X62_Y7.SyncCtrlMux = 2'b01;
// Location: LCCOMB_X62_Y8_N0
// alta_lcell_comb \u_i2c|scl_filter|LessThan0~1 (
alta_slice \u_i2c|scl_filter|LessThan0~1 (
	.A(\u_i2c|scl_filter|filter_cnt [4]),
	.B(\u_i2c|scl_filter|filter_cnt [7]),
	.C(\u_i2c|scl_filter|filter_cnt [6]),
	.D(\u_i2c|scl_filter|filter_cnt [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|LessThan0~1_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|LessThan0~1 .mask = 16'hFFFE;
defparam \u_i2c|scl_filter|LessThan0~1 .mode = "logic";
defparam \u_i2c|scl_filter|LessThan0~1 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~1 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~1 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~1 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~1 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|LessThan0~1 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~1 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~1 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y8_N10
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[4] (
// Location: LCCOMB_X62_Y8_N10
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[4]~25 (
alta_slice \u_i2c|scl_filter|filter_cnt[4] (
	.A(\u_i2c|scl_filter|filter_cnt [4]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[6]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[3]~24 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[4]~25_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[4]~26 ),
	.Q(\u_i2c|scl_filter|filter_cnt [4]));
defparam \u_i2c|scl_filter|filter_cnt[4] .mask = 16'h5AAF;
defparam \u_i2c|scl_filter|filter_cnt[4] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[4] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[4] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[4] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[4] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[4] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[4] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[4] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N12
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[5] (
// Location: LCCOMB_X62_Y8_N12
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[5]~27 (
alta_slice \u_i2c|scl_filter|filter_cnt[5] (
	.A(\u_i2c|scl_filter|filter_cnt [5]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[7]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[4]~26 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[5]~27_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[5]~28 ),
	.Q(\u_i2c|scl_filter|filter_cnt [5]));
defparam \u_i2c|scl_filter|filter_cnt[5] .mask = 16'hA505;
defparam \u_i2c|scl_filter|filter_cnt[5] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[5] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[5] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[5] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[5] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[5] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[5] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[5] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N14
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[6] (
// Location: LCCOMB_X62_Y8_N14
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[6]~29 (
alta_slice \u_i2c|scl_filter|filter_cnt[6] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [6]),
	.C(\u_i2c|reg_inst|I2C_PRER[8]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[5]~28 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[6]~29_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[6]~30 ),
	.Q(\u_i2c|scl_filter|filter_cnt [6]));
defparam \u_i2c|scl_filter|filter_cnt[6] .mask = 16'h3CCF;
defparam \u_i2c|scl_filter|filter_cnt[6] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[6] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[6] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[6] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[6] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[6] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[6] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[6] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N16
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[7] (
// Location: LCCOMB_X62_Y8_N16
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[7]~31 (
alta_slice \u_i2c|scl_filter|filter_cnt[7] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [7]),
	.C(\u_i2c|reg_inst|I2C_PRER[9]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[6]~30 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[7]~31_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[7]~32 ),
	.Q(\u_i2c|scl_filter|filter_cnt [7]));
defparam \u_i2c|scl_filter|filter_cnt[7] .mask = 16'hC303;
defparam \u_i2c|scl_filter|filter_cnt[7] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[7] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[7] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[7] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[7] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[7] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[7] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[7] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N18
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[8] (
// Location: LCCOMB_X62_Y8_N18
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[8]~33 (
alta_slice \u_i2c|scl_filter|filter_cnt[8] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [8]),
	.C(\u_i2c|reg_inst|I2C_PRER[10]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[7]~32 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [8]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[8]~33_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[8]~34 ),
	.Q(\u_i2c|scl_filter|filter_cnt [8]));
defparam \u_i2c|scl_filter|filter_cnt[8] .mask = 16'h3CCF;
defparam \u_i2c|scl_filter|filter_cnt[8] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[8] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[8] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[8] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[8] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[8] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[8] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[8] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[8] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N2
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[0] (
// Location: LCCOMB_X62_Y8_N2
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[0]~14 (
alta_slice \u_i2c|scl_filter|filter_cnt[0] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [0]),
	.C(\u_i2c|reg_inst|I2C_PRER[2]~_wirecell_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\u_i2c|scl_filter|filter_cnt [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[0]~14_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[0]~15 ),
	.Q(\u_i2c|scl_filter|filter_cnt [0]));
defparam \u_i2c|scl_filter|filter_cnt[0] .mask = 16'h33CC;
defparam \u_i2c|scl_filter|filter_cnt[0] .mode = "logic";
defparam \u_i2c|scl_filter|filter_cnt[0] .modeMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[0] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[0] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[0] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[0] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[0] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[0] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N20
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[9] (
// Location: LCCOMB_X62_Y8_N20
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[9]~35 (
alta_slice \u_i2c|scl_filter|filter_cnt[9] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [9]),
	.C(\u_i2c|reg_inst|I2C_PRER[11]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[8]~34 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [9]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[9]~35_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[9]~36 ),
	.Q(\u_i2c|scl_filter|filter_cnt [9]));
defparam \u_i2c|scl_filter|filter_cnt[9] .mask = 16'hC303;
defparam \u_i2c|scl_filter|filter_cnt[9] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[9] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[9] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[9] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[9] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[9] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[9] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[9] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[9] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N22
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[10] (
// Location: LCCOMB_X62_Y8_N22
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[10]~37 (
alta_slice \u_i2c|scl_filter|filter_cnt[10] (
	.A(\u_i2c|scl_filter|filter_cnt [10]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[12]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[9]~36 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [10]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[10]~37_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[10]~38 ),
	.Q(\u_i2c|scl_filter|filter_cnt [10]));
defparam \u_i2c|scl_filter|filter_cnt[10] .mask = 16'h5AAF;
defparam \u_i2c|scl_filter|filter_cnt[10] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[10] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[10] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[10] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[10] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[10] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[10] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[10] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[10] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N24
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[11] (
// Location: LCCOMB_X62_Y8_N24
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[11]~39 (
alta_slice \u_i2c|scl_filter|filter_cnt[11] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [11]),
	.C(\u_i2c|reg_inst|I2C_PRER[13]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[10]~38 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [11]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[11]~39_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[11]~40 ),
	.Q(\u_i2c|scl_filter|filter_cnt [11]));
defparam \u_i2c|scl_filter|filter_cnt[11] .mask = 16'hC303;
defparam \u_i2c|scl_filter|filter_cnt[11] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[11] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[11] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[11] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[11] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[11] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[11] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[11] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[11] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N26
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[12] (
// Location: LCCOMB_X62_Y8_N26
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[12]~41 (
alta_slice \u_i2c|scl_filter|filter_cnt[12] (
	.A(\u_i2c|scl_filter|filter_cnt [12]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[14]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[11]~40 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [12]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[12]~41_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[12]~42 ),
	.Q(\u_i2c|scl_filter|filter_cnt [12]));
defparam \u_i2c|scl_filter|filter_cnt[12] .mask = 16'h5AAF;
defparam \u_i2c|scl_filter|filter_cnt[12] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[12] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[12] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[12] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[12] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[12] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[12] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[12] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[12] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N28
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[13] (
// Location: LCCOMB_X62_Y8_N28
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[13]~43 (
alta_slice \u_i2c|scl_filter|filter_cnt[13] (
	.A(vcc),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[15]~_wirecell_combout ),
	.D(\u_i2c|scl_filter|filter_cnt [13]),
	.Cin(\u_i2c|scl_filter|filter_cnt[12]~42 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [13]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[13]~43_combout ),
	.Cout(),
	.Q(\u_i2c|scl_filter|filter_cnt [13]));
defparam \u_i2c|scl_filter|filter_cnt[13] .mask = 16'hF00F;
defparam \u_i2c|scl_filter|filter_cnt[13] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[13] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[13] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[13] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[13] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[13] .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[13] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[13] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[13] .SyncLoadMux = 2'b10;
// Location: LCCOMB_X62_Y8_N30
// alta_lcell_comb \u_i2c|scl_filter|LessThan0~2 (
alta_slice \u_i2c|scl_filter|LessThan0~2 (
	.A(\u_i2c|scl_filter|filter_cnt [9]),
	.B(\u_i2c|scl_filter|filter_cnt [8]),
	.C(\u_i2c|scl_filter|filter_cnt [10]),
	.D(\u_i2c|scl_filter|filter_cnt [11]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|scl_filter|LessThan0~2_combout ),
	.Cout(),
	.Q());
defparam \u_i2c|scl_filter|LessThan0~2 .mask = 16'hFFFE;
defparam \u_i2c|scl_filter|LessThan0~2 .mode = "logic";
defparam \u_i2c|scl_filter|LessThan0~2 .modeMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~2 .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~2 .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~2 .BypassEn = 1'b0;
defparam \u_i2c|scl_filter|LessThan0~2 .CarryEnb = 1'b1;
defparam \u_i2c|scl_filter|LessThan0~2 .AsyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~2 .SyncResetMux = 2'bxx;
defparam \u_i2c|scl_filter|LessThan0~2 .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y8_N4
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[1] (
// Location: LCCOMB_X62_Y8_N4
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[1]~16 (
alta_slice \u_i2c|scl_filter|filter_cnt[1] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [1]),
	.C(\u_i2c|reg_inst|I2C_PRER[3]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[0]~15 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[1]~16_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[1]~17 ),
	.Q(\u_i2c|scl_filter|filter_cnt [1]));
defparam \u_i2c|scl_filter|filter_cnt[1] .mask = 16'hC303;
defparam \u_i2c|scl_filter|filter_cnt[1] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[1] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[1] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[1] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[1] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[1] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N6
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[2] (
// Location: LCCOMB_X62_Y8_N6
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[2]~18 (
alta_slice \u_i2c|scl_filter|filter_cnt[2] (
	.A(\u_i2c|scl_filter|filter_cnt [2]),
	.B(vcc),
	.C(\u_i2c|reg_inst|I2C_PRER[4]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[1]~17 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[2]~18_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[2]~19 ),
	.Q(\u_i2c|scl_filter|filter_cnt [2]));
defparam \u_i2c|scl_filter|filter_cnt[2] .mask = 16'h5AAF;
defparam \u_i2c|scl_filter|filter_cnt[2] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[2] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[2] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[2] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[2] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[2] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[2] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[2] .SyncLoadMux = 2'b10;
// Location: FF_X62_Y8_N8
// alta_lcell_ff \u_i2c|scl_filter|filter_cnt[3] (
// Location: LCCOMB_X62_Y8_N8
// alta_lcell_comb \u_i2c|scl_filter|filter_cnt[3]~23 (
alta_slice \u_i2c|scl_filter|filter_cnt[3] (
	.A(vcc),
	.B(\u_i2c|scl_filter|filter_cnt [3]),
	.C(\u_i2c|reg_inst|I2C_PRER[5]~_wirecell_combout ),
	.D(vcc),
	.Cin(\u_i2c|scl_filter|filter_cnt[2]~19 ),
	.Qin(\u_i2c|scl_filter|filter_cnt [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ),
	.SyncReset(SyncReset_X62_Y8_GND),
	.ShiftData(),
	.SyncLoad(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ),
	.LutOut(\u_i2c|scl_filter|filter_cnt[3]~23_combout ),
	.Cout(\u_i2c|scl_filter|filter_cnt[3]~24 ),
	.Q(\u_i2c|scl_filter|filter_cnt [3]));
defparam \u_i2c|scl_filter|filter_cnt[3] .mask = 16'hC303;
defparam \u_i2c|scl_filter|filter_cnt[3] .mode = "ripple";
defparam \u_i2c|scl_filter|filter_cnt[3] .modeMux = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[3] .FeedbackMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[3] .ShiftMux = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[3] .BypassEn = 1'b1;
defparam \u_i2c|scl_filter|filter_cnt[3] .CarryEnb = 1'b0;
defparam \u_i2c|scl_filter|filter_cnt[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|scl_filter|filter_cnt[3] .SyncResetMux = 2'b00;
defparam \u_i2c|scl_filter|filter_cnt[3] .SyncLoadMux = 2'b10;

// Location: CLKENCTRL_X62_Y8_N0
alta_clkenctrl clken_ctrl_X62_Y8_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|scl_filter|filter_cnt[1]~22_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|scl_filter|filter_cnt[1]~22_combout_X62_Y8_SIG_SIG ));
defparam clken_ctrl_X62_Y8_N0.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y8_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X62_Y8_N0
alta_asyncctrl asyncreset_ctrl_X62_Y8_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X62_Y8_INV ));
defparam asyncreset_ctrl_X62_Y8_N0.AsyncCtrlMux = 2'b11;

// Location: SYNCCTRL_X62_Y8_N0
alta_syncctrl syncreset_ctrl_X62_Y8(.Din(), .Dout(SyncReset_X62_Y8_GND));
defparam syncreset_ctrl_X62_Y8.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X62_Y8_N1
alta_syncctrl syncload_ctrl_X62_Y8(.Din(\u_i2c|scl_filter|filter_cnt~20_combout ), .Dout(\u_i2c|scl_filter|filter_cnt~20_combout__SyncLoad_X62_Y8_SIG ));
defparam syncload_ctrl_X62_Y8.SyncCtrlMux = 2'b10;
// Location: LCCOMB_X62_Y9_N0
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~2 (
// Location: FF_X62_Y9_N0
// alta_lcell_ff \u_i2c|slave_inst|rx_data[0] (
alta_slice \u_i2c|slave_inst|rx_data[0] (
	.A(\u_i2c|reg_inst|I2C_PRER [0]),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|slave_inst|shift_data [0]),
	.D(\u_i2c|reg_inst|apb_prdata[5]~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~2_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [0]));
defparam \u_i2c|slave_inst|rx_data[0] .mask = 16'h5530;
defparam \u_i2c|slave_inst|rx_data[0] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[0] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[0] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[0] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[0] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[0] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[0] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[0] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y9_N10
// alta_lcell_ff \u_i2c|slave_inst|rx_data[6] (
// Location: LCCOMB_X62_Y9_N10
// alta_lcell_comb \u_i2c|slave_inst|rx_data[6]~feeder (
alta_slice \u_i2c|slave_inst|rx_data[6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\u_i2c|slave_inst|shift_data [6]),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [6]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|slave_inst|rx_data[6]~feeder_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [6]));
defparam \u_i2c|slave_inst|rx_data[6] .mask = 16'hFF00;
defparam \u_i2c|slave_inst|rx_data[6] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[6] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[6] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[6] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[6] .BypassEn = 1'b0;
defparam \u_i2c|slave_inst|rx_data[6] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[6] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[6] .SyncResetMux = 2'bxx;
defparam \u_i2c|slave_inst|rx_data[6] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y9_N12
// alta_lcell_comb \u_i2c|slave_inst|always8~0 (
// Location: FF_X62_Y9_N12
// alta_lcell_ff \u_i2c|slave_inst|rx_data[5] (
alta_slice \u_i2c|slave_inst|rx_data[5] (
	.A(\u_i2c|scl_filter|filter_fall~q ),
	.B(\u_i2c|slave_inst|slave_state.I2C_ACK~q ),
	.C(\u_i2c|slave_inst|shift_data [5]),
	.D(\u_i2c|slave_inst|i2c_rd~q ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|slave_inst|always8~0_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [5]));
defparam \u_i2c|slave_inst|rx_data[5] .mask = 16'h0088;
defparam \u_i2c|slave_inst|rx_data[5] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[5] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[5] .FeedbackMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[5] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[5] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[5] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[5] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[5] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y9_N14
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[5] (
// Location: LCCOMB_X62_Y9_N14
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~23 (
alta_slice \u_i2c|reg_inst|apb_prdata[5] (
	.A(\u_i2c|reg_inst|always11~2_combout ),
	.B(\u_i2c|reg_inst|apb_prdata[5]~0_combout ),
	.C(\u_i2c|reg_inst|apb_prdata~21_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~22_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [5]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~23_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [5]));
defparam \u_i2c|reg_inst|apb_prdata[5] .mask = 16'h5140;
defparam \u_i2c|reg_inst|apb_prdata[5] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[5] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[5] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[5] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[5] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[5] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y9_N16
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[2] (
// Location: LCCOMB_X62_Y9_N16
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~12 (
alta_slice \u_i2c|reg_inst|apb_prdata[2] (
	.A(\u_i2c|reg_inst|apb_prdata~11_combout ),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|reg_inst|always11~4_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~10_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~12_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [2]));
defparam \u_i2c|reg_inst|apb_prdata[2] .mask = 16'h3F2A;
defparam \u_i2c|reg_inst|apb_prdata[2] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[2] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[2] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[2] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[2] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[2] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[2] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[2] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y9_N18
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~29 (
// Location: FF_X62_Y9_N18
// alta_lcell_ff \u_i2c|slave_inst|rx_data[7] (
alta_slice \u_i2c|slave_inst|rx_data[7] (
	.A(\u_i2c|reg_inst|always11~2_combout ),
	.B(\u_i2c|reg_inst|I2C_CTR_CORE_EN~q ),
	.C(\u_i2c|slave_inst|shift_data [7]),
	.D(\u_i2c|reg_inst|apb_prdata~24_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~29_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [7]));
defparam \u_i2c|slave_inst|rx_data[7] .mask = 16'hF888;
defparam \u_i2c|slave_inst|rx_data[7] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[7] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[7] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[7] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[7] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[7] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[7] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[7] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y9_N2
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[0] (
// Location: LCCOMB_X62_Y9_N2
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~4 (
alta_slice \u_i2c|reg_inst|apb_prdata[0] (
	.A(\u_i2c|reg_inst|always11~2_combout ),
	.B(\u_i2c|reg_inst|apb_prdata~2_combout ),
	.C(\u_i2c|reg_inst|apb_prdata[5]~0_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~3_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [0]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~4_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [0]));
defparam \u_i2c|reg_inst|apb_prdata[0] .mask = 16'h4540;
defparam \u_i2c|reg_inst|apb_prdata[0] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[0] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[0] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[0] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[0] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[0] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[0] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[0] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[0] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y9_N20
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[1] (
// Location: LCCOMB_X62_Y9_N20
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~8 (
alta_slice \u_i2c|reg_inst|apb_prdata[1] (
	.A(\u_i2c|reg_inst|apb_prdata~6_combout ),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|reg_inst|always11~4_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~7_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~8_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [1]));
defparam \u_i2c|reg_inst|apb_prdata[1] .mask = 16'h3F2A;
defparam \u_i2c|reg_inst|apb_prdata[1] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[1] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[1] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[1] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[1] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[1] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[1] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[1] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y9_N22
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[3] (
// Location: LCCOMB_X62_Y9_N22
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~16 (
alta_slice \u_i2c|reg_inst|apb_prdata[3] (
	.A(\u_i2c|reg_inst|apb_prdata~15_combout ),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|reg_inst|always11~4_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~14_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~16_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [3]));
defparam \u_i2c|reg_inst|apb_prdata[3] .mask = 16'h3F2A;
defparam \u_i2c|reg_inst|apb_prdata[3] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[3] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[3] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[3] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[3] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[3] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[3] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[3] .SyncLoadMux = 2'bxx;
// Location: FF_X62_Y9_N24
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[4] (
// Location: LCCOMB_X62_Y9_N24
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~20 (
alta_slice \u_i2c|reg_inst|apb_prdata[4] (
	.A(\u_i2c|reg_inst|apb_prdata~19_combout ),
	.B(\u_i2c|reg_inst|I2C_SR_MASTER~q ),
	.C(\u_i2c|reg_inst|always11~4_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~18_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~20_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [4]));
defparam \u_i2c|reg_inst|apb_prdata[4] .mask = 16'h3F2A;
defparam \u_i2c|reg_inst|apb_prdata[4] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[4] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[4] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[4] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[4] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[4] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[4] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[4] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y9_N26
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~11 (
// Location: FF_X62_Y9_N26
// alta_lcell_ff \u_i2c|slave_inst|rx_data[2] (
alta_slice \u_i2c|slave_inst|rx_data[2] (
	.A(\u_i2c|reg_inst|always11~4_combout ),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [2]),
	.C(\u_i2c|slave_inst|shift_data [2]),
	.D(\u_i2c|reg_inst|always11~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [2]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~11_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [2]));
defparam \u_i2c|slave_inst|rx_data[2] .mask = 16'hECA0;
defparam \u_i2c|slave_inst|rx_data[2] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[2] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[2] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[2] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[2] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[2] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[2] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[2] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[2] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X62_Y9_N28
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~7 (
// Location: FF_X62_Y9_N28
// alta_lcell_ff \u_i2c|slave_inst|rx_data[1] (
alta_slice \u_i2c|slave_inst|rx_data[1] (
	.A(\u_i2c|reg_inst|always11~4_combout ),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [1]),
	.C(\u_i2c|slave_inst|shift_data [1]),
	.D(\u_i2c|reg_inst|always11~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [1]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~7_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [1]));
defparam \u_i2c|slave_inst|rx_data[1] .mask = 16'hECA0;
defparam \u_i2c|slave_inst|rx_data[1] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[1] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[1] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[1] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[1] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[1] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[1] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[1] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[1] .SyncLoadMux = 2'b01;
// Location: LCCOMB_X62_Y9_N30
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~19 (
// Location: FF_X62_Y9_N30
// alta_lcell_ff \u_i2c|slave_inst|rx_data[4] (
alta_slice \u_i2c|slave_inst|rx_data[4] (
	.A(\u_i2c|reg_inst|always11~4_combout ),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [4]),
	.C(\u_i2c|slave_inst|shift_data [4]),
	.D(\u_i2c|reg_inst|always11~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [4]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~19_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [4]));
defparam \u_i2c|slave_inst|rx_data[4] .mask = 16'hECA0;
defparam \u_i2c|slave_inst|rx_data[4] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[4] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[4] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[4] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[4] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[4] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[4] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[4] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[4] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y9_N4
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[14] (
// Location: LCCOMB_X62_Y9_N4
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~35 (
alta_slice \u_i2c|reg_inst|apb_prdata[14] (
	.A(vcc),
	.B(\u_i2c|reg_inst|I2C_OAR_ADDMODE~q ),
	.C(vcc),
	.D(\u_i2c|reg_inst|always11~1_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [14]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~35_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [14]));
defparam \u_i2c|reg_inst|apb_prdata[14] .mask = 16'hCC00;
defparam \u_i2c|reg_inst|apb_prdata[14] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[14] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[14] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[14] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[14] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[14] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[14] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[14] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[14] .SyncLoadMux = 2'bxx;
// Location: LCCOMB_X62_Y9_N6
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~15 (
// Location: FF_X62_Y9_N6
// alta_lcell_ff \u_i2c|slave_inst|rx_data[3] (
alta_slice \u_i2c|slave_inst|rx_data[3] (
	.A(\u_i2c|reg_inst|always11~4_combout ),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [3]),
	.C(\u_i2c|slave_inst|shift_data [3]),
	.D(\u_i2c|reg_inst|always11~1_combout ),
	.Cin(),
	.Qin(\u_i2c|slave_inst|rx_data [3]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(SyncReset_X62_Y9_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X62_Y9_VCC),
	.LutOut(\u_i2c|reg_inst|apb_prdata~15_combout ),
	.Cout(),
	.Q(\u_i2c|slave_inst|rx_data [3]));
defparam \u_i2c|slave_inst|rx_data[3] .mask = 16'hECA0;
defparam \u_i2c|slave_inst|rx_data[3] .mode = "logic";
defparam \u_i2c|slave_inst|rx_data[3] .modeMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[3] .FeedbackMux = 1'b1;
defparam \u_i2c|slave_inst|rx_data[3] .ShiftMux = 1'b0;
defparam \u_i2c|slave_inst|rx_data[3] .BypassEn = 1'b1;
defparam \u_i2c|slave_inst|rx_data[3] .CarryEnb = 1'b1;
defparam \u_i2c|slave_inst|rx_data[3] .AsyncResetMux = 2'b11;
defparam \u_i2c|slave_inst|rx_data[3] .SyncResetMux = 2'b00;
defparam \u_i2c|slave_inst|rx_data[3] .SyncLoadMux = 2'b01;
// Location: FF_X62_Y9_N8
// alta_lcell_ff \u_i2c|reg_inst|apb_prdata[7] (
// Location: LCCOMB_X62_Y9_N8
// alta_lcell_comb \u_i2c|reg_inst|apb_prdata~32 (
alta_slice \u_i2c|reg_inst|apb_prdata[7] (
	.A(\u_i2c|reg_inst|always11~1_combout ),
	.B(\u_i2c|reg_inst|I2C_OAR_ADD [7]),
	.C(\u_i2c|reg_inst|apb_prdata~31_combout ),
	.D(\u_i2c|reg_inst|apb_prdata~29_combout ),
	.Cin(),
	.Qin(\u_i2c|reg_inst|apb_prdata [7]),
	.Clk(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ),
	.AsyncReset(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\u_i2c|reg_inst|apb_prdata~32_combout ),
	.Cout(),
	.Q(\u_i2c|reg_inst|apb_prdata [7]));
defparam \u_i2c|reg_inst|apb_prdata[7] .mask = 16'hFFF8;
defparam \u_i2c|reg_inst|apb_prdata[7] .mode = "logic";
defparam \u_i2c|reg_inst|apb_prdata[7] .modeMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[7] .FeedbackMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[7] .ShiftMux = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[7] .BypassEn = 1'b0;
defparam \u_i2c|reg_inst|apb_prdata[7] .CarryEnb = 1'b1;
defparam \u_i2c|reg_inst|apb_prdata[7] .AsyncResetMux = 2'b11;
defparam \u_i2c|reg_inst|apb_prdata[7] .SyncResetMux = 2'bxx;
defparam \u_i2c|reg_inst|apb_prdata[7] .SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X62_Y9_N0
alta_clkenctrl clken_ctrl_X62_Y9_N0(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|slave_inst|always8~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|slave_inst|always8~0_combout_X62_Y9_SIG_SIG ));
defparam clken_ctrl_X62_Y9_N0.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y9_N0.ClkEnMux = 2'b10;

// Location: ASYNCCTRL_X62_Y9_N0
alta_asyncctrl asyncreset_ctrl_X62_Y9_N0(.Din(\resetn~clkctrl_outclk ), .Dout(\resetn~clkctrl_outclk__AsyncReset_X62_Y9_INV ));
defparam asyncreset_ctrl_X62_Y9_N0.AsyncCtrlMux = 2'b11;

// Location: CLKENCTRL_X62_Y9_N1
alta_clkenctrl clken_ctrl_X62_Y9_N1(.ClkIn(\bus_clock~clkctrl_outclk ), .ClkEn(\u_i2c|reg_inst|apb_rd_en~0_combout ), .ClkOut(\bus_clock~clkctrl_outclk__u_i2c|reg_inst|apb_rd_en~0_combout_X62_Y9_SIG_SIG ));
defparam clken_ctrl_X62_Y9_N1.ClkMux = 2'b10;
defparam clken_ctrl_X62_Y9_N1.ClkEnMux = 2'b10;

// Location: SYNCCTRL_X62_Y9_N0
alta_syncctrl syncreset_ctrl_X62_Y9(.Din(), .Dout(SyncReset_X62_Y9_GND));
defparam syncreset_ctrl_X62_Y9.SyncCtrlMux = 2'b00;

// Location: SYNCCTRL_X62_Y9_N1
alta_syncctrl syncload_ctrl_X62_Y9(.Din(), .Dout(SyncLoad_X62_Y9_VCC));
defparam syncload_ctrl_X62_Y9.SyncCtrlMux = 2'b01;
endmodule
