// Seed: 848209240
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    input  tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    output tri1 id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  wor  id_5,
    output tri  id_6,
    input  wand id_7
);
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_16 = id_18;
  nor (
      id_1,
      id_7,
      id_16,
      id_18,
      id_0,
      id_17,
      id_15,
      id_11,
      id_3,
      id_9,
      id_4,
      id_10,
      id_13,
      id_19,
      id_14
  );
  module_0(
      id_2, id_5, id_5
  );
endmodule
