{"vcs1":{"timestamp_begin":1731407280.113602548, "rt":2.14, "ut":0.76, "st":0.25}}
{"vcselab":{"timestamp_begin":1731407282.323827057, "rt":1.39, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1731407283.791356781, "rt":0.38, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731407279.579160077}
{"VCS_COMP_START_TIME": 1731407279.579160077}
{"VCS_COMP_END_TIME": 1731407286.205197571}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
