library ieee;
use ieee.std_logic_1164.all;

entity latch is
	port(
	D: in std_logic_vector(3 downto 0);
	en,cs: in std_logic;
	Q: out std_logic_vector(3 downto 0));
end latch;

architecture arch_latch of latch is
begin
	Q <= D when cs='1' and en='1' else NULL;
end arch_latch;
