# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:42:39 on Jan 18,2016
# vcom -64 -93 -work xil_defaultlib ../../../src/hdl/panda_clocks.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_clocks
# -- Compiling architecture rtl of panda_clocks
# -- Compiling entity panda_clockgen
# -- Compiling architecture rtl of panda_clockgen
# End time: 17:42:39 on Jan 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:42:39 on Jan 18,2016
# vlog -work xil_defaultlib ../bench/panda_clocks_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_clocks_tb
# ** Error: ../bench/panda_clocks_tb.v(140): (vlog-2730) Undefined variable: 'is_file_end'.
# -- Compiling module glbl
# End time: 17:42:39 on Jan 18,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/vlog failed.
# Error in macro ./compile.do line 14
# /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work xil_defaultlib \
# "../bench/panda_clocks_tb.v" \
# "/dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v""
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "msim".
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# QuestaSim-64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying /dls_sw/FPGA/Questa/10.4/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:43:20 on Jan 18,2016
# vcom -64 -93 -work xil_defaultlib ../../../src/hdl/panda_clocks.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity panda_clocks
# -- Compiling architecture rtl of panda_clocks
# -- Compiling entity panda_clockgen
# -- Compiling architecture rtl of panda_clockgen
# End time: 17:43:20 on Jan 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:43:20 on Jan 18,2016
# vlog -work xil_defaultlib ../bench/panda_clocks_tb.v /dls_sw/FPGA/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module panda_clocks_tb
# -- Compiling module glbl
# 
# Top level modules:
# 	panda_clocks_tb
# 	glbl
# End time: 17:43:20 on Jan 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:43:20 on Jan 18,2016
# vopt "+acc" -L secureip -L xil_defaultlib -work xil_defaultlib xil_defaultlib.panda_clocks_tb -o panda_clocks_opt glbl 
# 
# Top level modules:
# 	panda_clocks_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module panda_clocks_tb
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity panda_clocks
# -- Loading architecture rtl of panda_clocks
# -- Loading entity panda_clockgen
# -- Loading architecture rtl of panda_clockgen
# -- Loading module glbl
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/1 module instances, 0/0 UDP instances):
# -- Optimizing module panda_clocks_tb(fast)
# Optimized design name is panda_clocks_opt
# End time: 17:43:21 on Jan 18,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -voptargs="+acc" -lib xil_defaultlib panda_clocks_tb 
# Start time: 17:43:21 on Jan 18,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.panda_clocks_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.panda_clocks(rtl)#1
# Loading work.panda_clockgen(rtl)#1
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: iu42  Hostname: pc0071.cs.diamond.ac.uk  ProcessID: 26975
#           Attempting to use alternate WLF file "./wlftbtAflu".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbtAflu
# invalid command name "eit"
# End time: 17:43:57 on Jan 18,2016, Elapsed time: 0:00:36
# Errors: 5, Warnings: 2
