{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pci_exp_0 -pg 1 -lvl 6 -x 2160 -y 880 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 6 -x 2160 -y 570 -defaultsOSRD
preplace port diff_clock_rtl_2 -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 6 -x 2160 -y 920 -defaultsOSRD
preplace port pcie_perst_n -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace port c0_init_calib_complete_0 -pg 1 -lvl 6 -x 2160 -y 590 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1540 -y 570 -defaultsOSRD
preplace inst rst_ps8_0_187M -pg 1 -lvl 3 -x 1040 -y 290 -defaultsOSRD
preplace inst rst_ps8_0_249M -pg 1 -lvl 1 -x 200 -y 650 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 550 -y 580 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1040 -y 550 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 550 -y 750 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 5 -x 1940 -y 630 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 1040 -y 110 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 550 -y 90 -defaultsOSRD
preplace inst nvme_ctrl_0 -pg 1 -lvl 5 -x 1940 -y 890 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk2 1 2 3 730 390 1370 730 1700
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 0 5 20 540 380 670 740 690 1350 910 NJ
preplace netloc nvme_ctrl_0_dev_irq_assert 1 1 5 390 1010 NJ 1010 NJ 1010 NJ 1010 2130
preplace netloc xlconcat_0_dout 1 2 1 NJ 580
preplace netloc nvme_ctrl_0_user_lnk_up 1 5 1 NJ 920
preplace netloc rst_ps8_0_187M_peripheral_aresetn 1 3 2 1360 890 NJ
preplace netloc rst_ps8_0_249M_peripheral_aresetn 1 1 4 370 840 NJ 840 NJ 840 1690
preplace netloc pcie_perst_n_0_1 1 0 5 NJ 950 NJ 950 NJ 950 NJ 950 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn2 1 2 2 740 400 1340
preplace netloc zynq_ultra_ps_e_0_pl_resetn3 1 0 4 30 550 370J 640 730J 700 1340
preplace netloc ddr4_0_c0_init_calib_complete 1 5 1 NJ 590
preplace netloc rst_ps8_0_249M_peripheral_reset 1 1 4 NJ 650 710J 760 NJ 760 1730
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 4 740 10 1390 750 NJ 750 2130
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 5 370 410 NJ 410 NJ 410 NJ 410 2140
preplace netloc util_vector_logic_0_Res 1 2 1 NJ 90
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 2 1380 740 1710J
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 1 1740 550n
preplace netloc nvme_ctrl_0_pci_exp 1 5 1 NJ 880
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 570
preplace netloc smartconnect_0_M00_AXI 1 2 1 720 520n
preplace netloc pcie_ref_0_1 1 0 5 NJ 850 NJ 850 NJ 850 NJ 850 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 1 N 470
preplace netloc nvme_ctrl_0_m0_axi 1 1 5 400 660 700J 770 NJ 770 NJ 770 2130
preplace netloc ps8_0_axi_periph_M02_AXI 1 4 1 1700 590n
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 1 1750 570n
preplace netloc C0_SYS_CLK_0_1 1 0 5 NJ 830 NJ 830 NJ 830 NJ 830 1720J
levelinfo -pg 1 0 200 550 1040 1540 1940 2160
pagesize -pg 1 -db -bbox -sgen -150 0 2370 1020
"
}
{
   "da_axi4_cnt":"2"
}
