Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jul 20 10:22:44 2025
| Host         : Andreas running 64-bit major release  (build 9200)
| Command      : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
| Design       : CPU
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 16
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 16     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_input[0] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_input[1] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_input[2] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_input[3] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_input[4] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_input[5] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_input[6] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_input[7] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_output[0] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on o_output[1] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on o_output[2] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_output[3] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_output[4] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_output[5] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_output[6] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_output[7] relative to the rising and/or falling clock edge(s) of clk_100m.
Related violations: <none>


