OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 220.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 996 sinks.
[INFO CTS-0010]  Clock net "core_clock_gate_i.clk_o" has 937 sinks.
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 996.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 102.
[INFO CTS-0024]  Normalized sink region: [(2.74904, 0.761765), (32.0689, 28.6488)].
[INFO CTS-0025]     Width:  29.3199.
[INFO CTS-0026]     Height: 27.8871.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 51
    Sub-region size: 14.6599 X 27.8871
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 26
    Sub-region size: 14.6599 X 13.9435
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 47 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 7.3300 X 13.9435
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 39 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 102.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net core_clock_gate_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 937.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 86.
[INFO CTS-0024]  Normalized sink region: [(1.12029, 19.8261), (37.2141, 39.4103)].
[INFO CTS-0025]     Width:  36.0938.
[INFO CTS-0026]     Height: 19.5842.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 43
    Sub-region size: 18.0469 X 19.5842
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 22
    Sub-region size: 18.0469 X 9.7921
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 39 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 9.0235 X 9.7921
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 22 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 9
      location: 0.5 buffer: sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 86.
[INFO CTS-0093] Fixing tree levels for max depth 7
Fixing from level 3 (parent=0 + current=3) to max 7 for driver clk_i
[INFO CTS-0018]     Created 519 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 519 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:1, 5:1, 6:2, 7:3, 8:6, 9:27, 10:32, 11:26, 12:4, 13:4, 14:2, 15:1, 16:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 95 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 95 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 6:2, 7:1, 8:9, 9:4, 10:16, 11:21, 12:19, 13:20, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 996
[INFO CTS-0100]  Leaf buffers 102
[INFO CTS-0101]  Average sink wire length 667.11 um
[INFO CTS-0102]  Path depth 3 - 7
[INFO CTS-0098] Clock net "core_clock_gate_i.clk_o"
[INFO CTS-0099]  Sinks 937
[INFO CTS-0100]  Leaf buffers 86
[INFO CTS-0101]  Average sink wire length 498.62 um
[INFO CTS-0102]  Path depth 3 - 3
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 178167 u^2 60% utilization.
[INFO RSZ-0058] Using max wire length 2141um.
Warning: There are 6 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 178167 u^2 60% utilization.
Placement Analysis
---------------------------------
total displacement      12693.6 u
average displacement        0.7 u
max displacement           17.9 u
original HPWL          440471.2 u
legalized HPWL         458910.3 u
delta HPWL                    4 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          458910.3 u
legalized HPWL         458910.3 u
delta HPWL                    0 %

Warning: There are 6 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 178167 u^2 60% utilization.
Elapsed time: 0:31.29[h:]min:sec. CPU time: user 31.23 sys 0.05 (99%). Peak memory: 222200KB.
