[XC95144XV TQ144-XST VHDL]
Design Entry Utilities=true

[tri_level_timer]
Generate Programming File=true
Design Entry Utilities=false
User Constraints=true
Synthesize=false
Implement Design=false
