<CyMemoryConfiguration>
  <PartNumber>DEFAULT_MEMORY</PartNumber>
  <Description />
  <NumberOfAddress>0x03</NumberOfAddress>
  <SizeOfMemory>0x0000100</SizeOfMemory>
  <EraseBlockSize>0x0001000</EraseBlockSize>
  <ProgramPageSize>0x0000100</ProgramPageSize>
  <StatusRegisterBusyMask>0x00</StatusRegisterBusyMask>
  <StatusRegisterQuadEnableMask>0x00</StatusRegisterQuadEnableMask>
  <EraseTime>1</EraseTime>
  <ChipEraseTime>16</ChipEraseTime>
  <ProgramTime>8</ProgramTime>
  <Commands mode="Single">
    <Command>
      <CommandDescription>Read command format</CommandDescription>
      <CommandName>readCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write enable command format</CommandDescription>
      <CommandName>writeEnCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write disable command format</CommandDescription>
      <CommandName>writeDisCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Erase command format</CommandDescription>
      <CommandName>eraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Chip erase command format</CommandDescription>
      <CommandName>chipEraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Program command format</CommandDescription>
      <CommandName>programCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing QE bit)</CommandDescription>
      <CommandName>readStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing WIP bit)</CommandDescription>
      <CommandName>readStsRegWipCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing QE bit)</CommandDescription>
      <CommandName>writeStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing OE bit)</CommandDescription>
      <CommandName>readStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing OE bit)</CommandDescription>
      <CommandName>writeStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read Latency command</CommandDescription>
      <CommandName>readLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write Latency command</CommandDescription>
      <CommandName>writeLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
  </Commands>
  <Commands mode="Dual">
    <Command>
      <CommandDescription>Read command format</CommandDescription>
      <CommandName>readCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write enable command format</CommandDescription>
      <CommandName>writeEnCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write disable command format</CommandDescription>
      <CommandName>writeDisCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Erase command format</CommandDescription>
      <CommandName>eraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Chip erase command format</CommandDescription>
      <CommandName>chipEraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Program command format</CommandDescription>
      <CommandName>programCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing QE bit)</CommandDescription>
      <CommandName>readStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing WIP bit)</CommandDescription>
      <CommandName>readStsRegWipCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing QE bit)</CommandDescription>
      <CommandName>writeStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing OE bit)</CommandDescription>
      <CommandName>readStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing OE bit)</CommandDescription>
      <CommandName>writeStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read Latency command</CommandDescription>
      <CommandName>readLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write Latency command</CommandDescription>
      <CommandName>writeLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
  </Commands>
  <Commands mode="Quad">
    <Command>
      <CommandDescription>Read command format</CommandDescription>
      <CommandName>readCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write enable command format</CommandDescription>
      <CommandName>writeEnCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write disable command format</CommandDescription>
      <CommandName>writeDisCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Erase command format</CommandDescription>
      <CommandName>eraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Chip erase command format</CommandDescription>
      <CommandName>chipEraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Program command format</CommandDescription>
      <CommandName>programCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing QE bit)</CommandDescription>
      <CommandName>readStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing WIP bit)</CommandDescription>
      <CommandName>readStsRegWipCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing QE bit)</CommandDescription>
      <CommandName>writeStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing OE bit)</CommandDescription>
      <CommandName>readStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing OE bit)</CommandDescription>
      <CommandName>writeStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read Latency command</CommandDescription>
      <CommandName>readLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write Latency command</CommandDescription>
      <CommandName>writeLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
  </Commands>
  <Commands mode="Octal">
    <Command>
      <CommandDescription>Read command format</CommandDescription>
      <CommandName>readCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write enable command format</CommandDescription>
      <CommandName>writeEnCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write disable command format</CommandDescription>
      <CommandName>writeDisCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Erase command format</CommandDescription>
      <CommandName>eraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Chip erase command format</CommandDescription>
      <CommandName>chipEraseCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Program command format</CommandDescription>
      <CommandName>programCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing QE bit)</CommandDescription>
      <CommandName>readStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing WIP bit)</CommandDescription>
      <CommandName>readStsRegWipCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing QE bit)</CommandDescription>
      <CommandName>writeStsRegQeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read status register command (containing OE bit)</CommandDescription>
      <CommandName>readStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write status register command (containing OE bit)</CommandDescription>
      <CommandName>writeStsRegOeCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Read Latency command</CommandDescription>
      <CommandName>readLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
    <Command>
      <CommandDescription>Write Latency command</CommandDescription>
      <CommandName>writeLatencyCmd</CommandName>
      <CommandNumber>0x00</CommandNumber>
      <CmdWidth>CY_SMIF_WIDTH_SINGLE</CmdWidth>
      <AddrWidth>CY_SMIF_WIDTH_SINGLE</AddrWidth>
      <Mode>0xFFFFFFFF</Mode>
      <ModeWidth>CY_SMIF_WIDTH_SINGLE</ModeWidth>
      <DummyCycles>0</DummyCycles>
      <DataWidth>CY_SMIF_WIDTH_SINGLE</DataWidth>
    </Command>
  </Commands>
</CyMemoryConfiguration>
