m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 rfsoc_config 0 22 hHh=SmMKoL<3FbPIL<hm>2
DXx4 work 16 adc_ctrl_sv_unit 0 22 1;?CKNQRRo1^HTL:DNNN:3
Z2 !s110 1608320330
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 5;Q=b5MgfliLjl;6kCON60
INdY4P7mbL`ehO>]cUCe9b1
!s105 adc_ctrl_sv_unit
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1602648467
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv
!i122 172
L0 8 221
Z8 OV;L;2020.1_3;71
31
Z9 !s108 1608320330.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xadc_ctrl_sv_unit
R0
R1
R2
V1;?CKNQRRo1^HTL:DNNN:3
r1
!s85 0
!i10b 1
!s100 84i9`QmVTiE^7d<U96[:c3
I1;?CKNQRRo1^HTL:DNNN:3
!i103 1
S1
R4
R5
R6
R7
!i122 172
Z14 L0 3 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vadc_driver
R0
R1
DXx4 work 18 adc_driver_sv_unit 0 22 _7KBlY14_6=F2cLmzhWhm3
R2
R3
r1
!s85 0
!i10b 1
!s100 G=6]F]c8C3XkfJO4TWHdJ2
IE:cQca2X6MBFI?=V=Dc]W0
!s105 adc_driver_sv_unit
S1
R4
Z15 w1608320293
Z16 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv
Z17 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv
!i122 173
L0 5 135
R8
31
R9
Z18 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv|
!i113 1
R12
R13
Xadc_driver_sv_unit
R0
R1
R2
V_7KBlY14_6=F2cLmzhWhm3
r1
!s85 0
!i10b 1
!s100 @fWzj4;VggT=J`8HO3MMC1
I_7KBlY14_6=F2cLmzhWhm3
!i103 1
S1
R4
R15
R16
R17
!i122 173
R14
R8
31
R9
R18
R19
!i113 1
R12
R13
vadc_driver_tb
R0
R1
DXx4 work 21 adc_driver_tb_sv_unit 0 22 2QAc5d3D1<kge>5;N?SWz1
Z20 !s110 1608320332
R3
r1
!s85 0
!i10b 1
!s100 m`klCJWz]Cl2a[Ql8T^MR3
I@zGZ8dRC99<o7eR6FJSHz2
!s105 adc_driver_tb_sv_unit
S1
R4
Z21 w1602538186
Z22 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv
Z23 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv
!i122 189
L0 5 188
R8
31
Z24 !s108 1608320332.000000
Z25 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv|
!i113 1
R12
R13
Xadc_driver_tb_sv_unit
R0
R1
R20
V2QAc5d3D1<kge>5;N?SWz1
r1
!s85 0
!i10b 1
!s100 lXQzak?Z0U?N8VD<RD[Fl0
I2QAc5d3D1<kge>5;N?SWz1
!i103 1
S1
R4
R21
R22
R23
!i122 189
R14
R8
31
R24
R25
R26
!i113 1
R12
R13
vasync_fifo_tb
R0
R1
Z27 DXx4 work 15 fifo_tb_sv_unit 0 22 RIk5@DRZ4Ik:So=SEoHE<2
Z28 !s110 1608320333
R3
r1
!s85 0
!i10b 1
!s100 F;9d=l0kfz678^k<Nh@6A0
IBDiXRHPm_nFF:YRkUg_V23
Z29 !s105 fifo_tb_sv_unit
S1
R4
Z30 w1601917560
Z31 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv
Z32 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv
!i122 193
L0 134 120
R8
31
Z33 !s108 1608320333.000000
Z34 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv|
!i113 1
R12
R13
vaxis_async_fifo
R0
R1
Z36 DXx4 work 21 fifo_wrappers_sv_unit 0 22 ]@hdD5R;V4[Vn7<THhZMh3
Z37 !s110 1608320331
R3
r1
!s85 0
!i10b 1
!s100 ESUY9Pg8KK6zBnk2Tf2W50
IOUfCEYP<zHim]XehV5;z^2
Z38 !s105 fifo_wrappers_sv_unit
S1
R4
Z39 w1602617450
Z40 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv
Z41 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv
!i122 184
L0 110 109
R8
31
Z42 !s108 1608320331.000000
Z43 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv|
Z44 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_async_fifo_def
R0
R2
!i10b 1
!s100 H?[9Tz>ClOH?T3T0JYYoi2
Z45 !s11b Dg1SIo80bB@j0V0VzS_@n1
Izag1GXalV7lSFd1bU8coF2
R3
S1
R4
Z46 w1602613079
Z47 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv
Z48 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv
!i122 175
L0 329 483
R8
r1
!s85 0
31
R9
Z49 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv|
Z50 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv|
!i113 1
R12
R13
vaxis_cpu_readback_tester
R0
R1
Z51 DXx4 work 32 axis_cpu_readback_tester_sv_unit 0 22 V0YB7jWHK5DaG5YF0o18=3
R2
R3
r1
!s85 0
!i10b 1
!s100 aPSD5MV6k_<]]7T5F=akX1
ITGG^d955?V]NbCMBn5dQS1
Z52 !s105 axis_cpu_readback_tester_sv_unit
S1
R4
Z53 w1601939516
Z54 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv
Z55 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv
!i122 174
L0 10 87
R8
31
R9
Z56 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv|
Z57 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv|
!i113 1
R12
R13
Xaxis_cpu_readback_tester_sv_unit
R0
R1
R2
VV0YB7jWHK5DaG5YF0o18=3
r1
!s85 0
!i10b 1
!s100 N@PC[_]1VXQ65d:QYkhX51
IV0YB7jWHK5DaG5YF0o18=3
!i103 1
S1
R4
R53
R54
R55
!i122 174
L0 7 0
R8
31
R9
R56
R57
!i113 1
R12
R13
vaxis_cpu_readback_tester_tb
R0
R1
R51
R2
R3
r1
!s85 0
!i10b 1
!s100 ]@M2fNbC0?2D23bdQMTPX3
I<`W;EKVAAJmVj670L6]h]0
R52
S1
R4
R53
R54
R55
!i122 174
L0 99 69
R8
31
R9
R56
R57
!i113 1
R12
R13
vaxis_fifo
R0
R2
!i10b 1
!s100 R677DdiRP^W3Hb<QOlS0Y2
R45
IgC[[=ePUij?1z@a4]^Of61
R3
S1
R4
R46
R47
R48
!i122 175
L0 27 268
R8
r1
!s85 0
31
R9
R49
R50
!i113 1
R12
R13
vaxis_mux
R0
R1
DXx4 work 16 axis_mux_sv_unit 0 22 D^MLFfe=Tm^N?NXf_6Z7@0
R2
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I^S@Q8n=kH^1^oiO4HYIDE1
!s105 axis_mux_sv_unit
S1
R4
Z58 w1600969616
Z59 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv
Z60 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv
!i122 176
L0 24 48
R8
31
R9
Z61 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv|
Z62 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R1
R2
VD^MLFfe=Tm^N?NXf_6Z7@0
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
ID^MLFfe=Tm^N?NXf_6Z7@0
!i103 1
S1
R4
R58
R59
R60
!i122 176
L0 22 0
R8
31
R9
R61
R62
!i113 1
R12
R13
vaxis_n_mux
R0
R1
DXx4 work 18 axis_n_mux_sv_unit 0 22 I>GKY073LjK1FMX=j`]3_1
R37
R3
r1
!s85 0
!i10b 1
!s100 =4OU<V]4:cQABH[j79Gk02
IR4D4X7E`c6P>Kle4JUL4I3
!s105 axis_n_mux_sv_unit
S1
R4
Z63 w1602648287
Z64 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv
Z65 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv
!i122 177
L0 4 54
R8
31
R42
Z66 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv|
Z67 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv|
!i113 1
R12
R13
Xaxis_n_mux_sv_unit
R0
R1
R37
VI>GKY073LjK1FMX=j`]3_1
r1
!s85 0
!i10b 1
!s100 E>U>bcA=dfKldT?dUj4J_0
II>GKY073LjK1FMX=j`]3_1
!i103 1
S1
R4
R63
R64
R65
!i122 177
R14
R8
31
R42
R66
R67
!i113 1
R12
R13
vaxis_pl_to_ps
R0
R1
DXx4 work 21 axis_pl_to_ps_sv_unit 0 22 J8D;OTJPHI9gjXV@No6Y01
R37
R3
r1
!s85 0
!i10b 1
!s100 I7JVRJGz3Vb]IlVW<_LN>0
IdY3EI1YWdZg<:mzeTQ`f03
!s105 axis_pl_to_ps_sv_unit
S1
R4
Z68 w1602619882
Z69 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv
Z70 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv
!i122 178
L0 6 142
R8
31
R42
Z71 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv|
Z72 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_sv_unit
R0
R1
R37
VJ8D;OTJPHI9gjXV@No6Y01
r1
!s85 0
!i10b 1
!s100 d:i7537ljDf7k?Qi_9hZg0
IJ8D;OTJPHI9gjXV@No6Y01
!i103 1
S1
R4
R68
R69
R70
!i122 178
R14
R8
31
R42
R71
R72
!i113 1
R12
R13
vaxis_pl_to_ps_tb
R0
R1
DXx4 work 24 axis_pl_to_ps_tb_sv_unit 0 22 NmB@W`9h3Wf2>oj`hYG[]3
R20
R3
r1
!s85 0
!i10b 1
!s100 h6MNQfo4GZVLbNhziLQN>2
IG3LkFUhU@kenEBBbo6n911
!s105 axis_pl_to_ps_tb_sv_unit
S1
R4
Z73 w1601919363
Z74 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv
Z75 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv
!i122 190
L0 8 151
R8
31
R24
Z76 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv|
Z77 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_tb_sv_unit
R0
R1
R20
VNmB@W`9h3Wf2>oj`hYG[]3
r1
!s85 0
!i10b 1
!s100 D:GFKoJ_H=IZ02>oWR?n11
INmB@W`9h3Wf2>oj`hYG[]3
!i103 1
S1
R4
R73
R74
R75
!i122 190
R14
R8
31
R24
R76
R77
!i113 1
R12
R13
vaxis_ps_to_pl
R0
R1
DXx4 work 21 axis_ps_to_pl_sv_unit 0 22 L:UGQQ:nTU[5MWDzVV21?3
R37
R3
r1
!s85 0
!i10b 1
!s100 mz=8lLO]7iAI^<]QEeZVG0
Iac?Wzm=kGG9YAoN>gHQPc0
!s105 axis_ps_to_pl_sv_unit
S1
R4
Z78 w1602644224
Z79 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv
Z80 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv
!i122 179
L0 6 101
R8
31
R42
Z81 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv|
Z82 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_sv_unit
R0
R1
R37
VL:UGQQ:nTU[5MWDzVV21?3
r1
!s85 0
!i10b 1
!s100 XT;7l38?HKhU;W:Cb7fHa3
IL:UGQQ:nTU[5MWDzVV21?3
!i103 1
S1
R4
R78
R79
R80
!i122 179
R14
R8
31
R42
R81
R82
!i113 1
R12
R13
vaxis_ps_to_pl_tb
R0
R1
DXx4 work 24 axis_ps_to_pl_tb_sv_unit 0 22 H`O8^YaKkoFL>9kTz:8OM2
R20
R3
r1
!s85 0
!i10b 1
!s100 Pc6N>3TcSh3<836=2<gFb0
IUd[ijaMk`>b7?:Sm<7_<>1
!s105 axis_ps_to_pl_tb_sv_unit
S1
R4
Z83 w1601485140
Z84 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv
Z85 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv
!i122 191
L0 6 106
R8
31
R24
Z86 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv|
Z87 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_tb_sv_unit
R0
R1
R20
VH`O8^YaKkoFL>9kTz:8OM2
r1
!s85 0
!i10b 1
!s100 ROQ@Rka@8>DQQVfHS:n:Q1
IH`O8^YaKkoFL>9kTz:8OM2
!i103 1
S1
R4
R83
R84
R85
!i122 191
R14
R8
31
R24
R86
R87
!i113 1
R12
R13
vaxis_selector
R0
R37
!i10b 1
!s100 P;_3]>iYMQ^<?O1E^I<FL0
R45
I=@5j6H3?<IhJ6d^ZVzRmB3
R3
S1
R4
w1602648324
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv
!i122 180
L0 6 50
R8
r1
!s85 0
31
R42
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R1
R36
R37
R3
r1
!s85 0
!i10b 1
!s100 AzeVi:[khFaz^WDB>:`8E0
I;mm6Wb]b88gFoU_c4j[[d0
R38
S1
R4
R39
R40
R41
!i122 184
L0 3 105
R8
31
R42
R43
R44
!i113 1
R12
R13
vchannel_selector
R0
R1
DXx4 work 24 channel_selector_sv_unit 0 22 >a849YCkPnFMnITo2RG:G2
R37
R3
r1
!s85 0
!i10b 1
!s100 aS0[>AD0<Pfa35^1@5S^X0
IDXkSz1=RkKZ310?a40k]81
!s105 channel_selector_sv_unit
S1
R4
Z88 w1601572227
Z89 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv
Z90 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv
!i122 181
L0 8 29
R8
31
R42
Z91 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv|
Z92 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R1
R37
V>a849YCkPnFMnITo2RG:G2
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I>a849YCkPnFMnITo2RG:G2
!i103 1
S1
R4
R88
R89
R90
!i122 181
Z93 L0 1 0
R8
31
R42
R91
R92
!i113 1
R12
R13
vdac_ctrl
R0
R1
DXx4 work 16 dac_ctrl_sv_unit 0 22 jWC7c:9W]iEfOG9b4=z1T2
R37
R3
r1
!s85 0
!i10b 1
!s100 4i9UKDcFmDk5Ml<z;1=6F2
Ibjb=dzZIK?OzbflYA[NZE3
!s105 dac_ctrl_sv_unit
S1
R4
Z94 w1602688039
Z95 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv
Z96 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv
!i122 182
L0 11 296
R8
31
R42
Z97 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv|
Z98 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R1
R37
VjWC7c:9W]iEfOG9b4=z1T2
r1
!s85 0
!i10b 1
!s100 YPFbWASUL>DDV8[Fz@XmU0
IjWC7c:9W]iEfOG9b4=z1T2
!i103 1
S1
R4
R94
R95
R96
!i122 182
L0 9 0
R8
31
R42
R97
R98
!i113 1
R12
R13
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 h^gz1X9JSge4G02aaMjE00
R37
R3
r1
!s85 0
!i10b 1
!s100 hH6Cl?7fU;b2cZ`_?AMid2
I8jDgP52ABdDML:RFie]Y62
!s105 dac_driver_sv_unit
S1
R4
Z99 w1602974142
Z100 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv
Z101 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv
!i122 183
L0 4 115
R8
31
R42
Z102 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv|
Z103 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R1
R37
Vh^gz1X9JSge4G02aaMjE00
r1
!s85 0
!i10b 1
!s100 NNd`E?PF5HXZV>227G[Ue1
Ih^gz1X9JSge4G02aaMjE00
!i103 1
S1
R4
R99
R100
R101
!i122 183
Z104 L0 2 0
R8
31
R42
R102
R103
!i113 1
R12
R13
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 GkDE4R8@aYbHbNoH2]<Wh3
R20
R3
r1
!s85 0
!i10b 1
!s100 Icg[3LAXW3AQAaBclc0Ro3
Igle<[V3KTEZVl0IiG4A_l2
!s105 dac_driver_tb_sv_unit
S1
R4
Z105 w1601918102
Z106 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv
Z107 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv
!i122 192
L0 7 342
R8
31
R24
Z108 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv|
Z109 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R1
R20
VGkDE4R8@aYbHbNoH2]<Wh3
r1
!s85 0
!i10b 1
!s100 I`V;M9jC;RXXYfC>BG4<Q2
IGkDE4R8@aYbHbNoH2]<Wh3
!i103 1
S1
R4
R105
R106
R107
!i122 192
Z110 L0 4 0
R8
31
R24
R108
R109
!i113 1
R12
R13
Xfifo_tb_sv_unit
R0
R1
R28
VRIk5@DRZ4Ik:So=SEoHE<2
r1
!s85 0
!i10b 1
!s100 aoJ_`;]V8mPgTYeMY:mU00
IRIk5@DRZ4Ik:So=SEoHE<2
!i103 1
S1
R4
R30
R31
R32
!i122 193
R110
R8
31
R33
R34
R35
!i113 1
R12
R13
Xfifo_wrappers_sv_unit
R0
R1
R37
V]@hdD5R;V4[Vn7<THhZMh3
r1
!s85 0
!i10b 1
!s100 _Wd<0CY]NBIlj1XW9`8O60
I]@hdD5R;V4[Vn7<THhZMh3
!i103 1
S1
R4
R39
R40
R41
!i122 184
R93
R8
31
R42
R43
R44
!i113 1
R12
R13
vgpio_fifo
R0
R1
R36
R37
R3
r1
!s85 0
!i10b 1
!s100 W9>Ji^ngV2NR4XVF?682@0
I^i0ZJ=idZn]F^]oWgdY2Y3
R38
S1
R4
R39
R40
R41
!i122 184
L0 222 29
R8
31
R42
R43
R44
!i113 1
R12
R13
Xrfsoc_config
R0
R20
!i10b 1
!s100 ^b4iKab9Aa3oTlWD^;m]62
R45
IhHh=SmMKoL<3FbPIL<hm>2
VhHh=SmMKoL<3FbPIL<hm>2
S1
R4
w1608317270
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv
!i122 185
L0 5 0
R8
r1
!s85 0
31
R24
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R1
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 EY?5eEWkVcNj]X62H2A3E1
R20
R3
r1
!s85 0
!i10b 1
!s100 [7QdfD_YOYV3:06U>=NG]1
I:?Jb`Qa2Xo[3OjRaBmTdh0
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z111 w1602648247
Z112 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv
Z113 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv
!i122 186
L0 4 503
R8
31
R24
Z114 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv|
Z115 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R1
R20
VEY?5eEWkVcNj]X62H2A3E1
r1
!s85 0
!i10b 1
!s100 nD?WUB<7UUk0fn<j3nYah2
IEY?5eEWkVcNj]X62H2A3E1
!i103 1
S1
R4
R111
R112
R113
!i122 186
R104
R8
31
R24
R114
R115
!i113 1
R12
R13
vrfsoc_pl_ctrl_tb
R0
R1
DXx4 work 24 rfsoc_pl_ctrl_tb_sv_unit 0 22 nCAd<ak9hoQoNYYEdJQPc3
Z116 !s110 1608320385
R3
r1
!s85 0
!i10b 1
!s100 HNjZ;k]CnGHEffVfC@9]d3
IG^5BLRF=l6RER03HQckYf3
!s105 rfsoc_pl_ctrl_tb_sv_unit
S1
R4
Z117 w1608320381
Z118 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv
Z119 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv
!i122 195
L0 5 805
R8
31
Z120 !s108 1608320385.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv|
Z121 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_tb_sv_unit
R0
R1
R116
VnCAd<ak9hoQoNYYEdJQPc3
r1
!s85 0
!i10b 1
!s100 3QMWf:>^0>:Sf2RM^O?Ua2
InCAd<ak9hoQoNYYEdJQPc3
!i103 1
S1
R4
R117
R118
R119
!i122 195
R104
R8
31
R120
Z122 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv|
R121
!i113 1
R12
R13
vrfsoc_pl_ctrl_verilog_wrapper
R20
!i10b 1
!s100 NRi1?g3Kh[^@AMQJl8L>g3
R45
I9>TIMIZ<f_ZNKUS:^zLB21
R3
R4
w1602620061
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v
!i122 187
L0 5 314
R8
r1
!s85 0
31
R24
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v|
!i113 1
o-work work
R13
vshift_register
R0
R20
!i10b 1
!s100 fReS;adkji;3C?Ym=[J202
R45
ITmf;mN]bh?MWDO==Q;z>Y1
R3
S1
R4
w1602647965
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv
!i122 188
L0 3 71
R8
r1
!s85 0
31
R24
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv|
!i113 1
R12
R13
vsync_fifo_tb
R0
R1
R27
R28
R3
r1
!s85 0
!i10b 1
!s100 m;TN8PkVz]bQ<[T0ED?Jh1
ISgTC[?F?BHcPJI1eM_9U13
R29
S1
R4
R30
R31
R32
!i122 193
L0 7 123
R8
31
R33
R34
R35
!i113 1
R12
R13
