{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700648076909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700648076912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 18:14:36 2023 " "Processing started: Wed Nov 22 18:14:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700648076912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648076912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_dparm -c uart_dparm " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_dparm -c uart_dparm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648076912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700648077271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700648077271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../rtl/uart_sender.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_sender.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_receiver.v(148) " "Verilog HDL information at uart_receiver.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_receiver.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_receiver.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700648083918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/rtl/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../rtl/uart_receiver.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_receiver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/control.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dparm " "Found entity 1: dparm" {  } { { "../ip/dparm.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_dparm " "Found entity 1: uart_dparm" {  } { { "../rtl/uart_dparm.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/testbench/uart_dparm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/testbench/uart_dparm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_dparm_tb " "Found entity 1: uart_dparm_tb" {  } { { "../testbench/uart_dparm_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/testbench/uart_dparm_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/testbench/key_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/testbench/key_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_model " "Found entity 1: key_model" {  } { { "../testbench/key_model.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/testbench/key_model.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/uart_dparm/testbench/uart_sender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/uart_dparm/testbench/uart_sender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender_tb " "Found entity 1: uart_sender_tb" {  } { { "../testbench/uart_sender_tb.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/testbench/uart_sender_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648083942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648083942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_dparm " "Elaborating entity \"uart_dparm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700648083994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter\"" {  } { { "../rtl/uart_dparm.v" "key_filter" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648083996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "../rtl/uart_dparm.v" "control" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648083998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dparm dparm:dparm " "Elaborating entity \"dparm\" for hierarchy \"dparm:dparm\"" {  } { { "../rtl/uart_dparm.v" "dparm" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dparm:dparm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dparm:dparm\|altsyncram:altsyncram_component\"" {  } { { "../ip/dparm.v" "altsyncram_component" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dparm:dparm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dparm:dparm\|altsyncram:altsyncram_component\"" {  } { { "../ip/dparm.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dparm:dparm\|altsyncram:altsyncram_component " "Instantiated megafunction \"dparm:dparm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700648084056 ""}  } { { "../ip/dparm.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/ip/dparm.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700648084056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rbp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rbp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rbp1 " "Found entity 1: altsyncram_rbp1" {  } { { "db/altsyncram_rbp1.tdf" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/proj/db/altsyncram_rbp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700648084091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648084091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rbp1 dparm:dparm\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated " "Elaborating entity \"altsyncram_rbp1\" for hierarchy \"dparm:dparm\|altsyncram:altsyncram_component\|altsyncram_rbp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:uart_sender " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:uart_sender\"" {  } { { "../rtl/uart_dparm.v" "uart_sender" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_receiver:uart_receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_receiver:uart_receiver\"" {  } { { "../rtl/uart_dparm.v" "uart_receiver" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_dparm.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648084102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_sender.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/uart_sender.v" 30 -1 0 } } { "../rtl/key_filter.v" "" { Text "C:/fpga/workspace/fpga-exps/uart_dparm/rtl/key_filter.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700648084700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700648084700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700648084768 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700648084982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/fpga-exps/uart_dparm/proj/output_files/uart_dparm.map.smsg " "Generated suppressed messages file C:/fpga/workspace/fpga-exps/uart_dparm/proj/output_files/uart_dparm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648085017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700648085089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700648085089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700648085131 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700648085131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700648085131 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700648085131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700648085131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700648085142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 18:14:45 2023 " "Processing ended: Wed Nov 22 18:14:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700648085142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700648085142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700648085142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700648085142 ""}
