# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do quiz4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rocco/Documents/quiz4/quiz4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:12 on Nov 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/quiz4/quiz4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity quiz4
# -- Compiling architecture Behavioral of quiz4
# End time: 23:28:12 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.quiz4
# vsim work.quiz4 
# Start time: 23:28:17 on Nov 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.quiz4(behavioral)
add wave -position insertpoint sim:/quiz4/*
force -freeze sim:/quiz4/s 00 0
force -freeze sim:/quiz4/a 0010101010101010 0
run
force -freeze sim:/quiz4/s 10 0
run
force -freeze sim:/quiz4/s 01 0
run
force -freeze sim:/quiz4/s 11 0
run
# End time: 23:29:57 on Nov 23,2021, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
