

================================================================
== Vivado HLS Report for 'converter'
================================================================
* Date:           Thu Apr 25 02:32:05 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        converter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     416|     445|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|     143|     321|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|     211|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     770|     832|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |converter_fmul_32bkb_U1  |converter_fmul_32bkb  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |sh_assign_fu_121_p2               |     +    |      0|   32|   14|           8|           9|
    |tmp_3_fu_216_p2                   |     -    |      0|   77|   29|           1|          24|
    |tmp_5_i_i_i_fu_135_p2             |     -    |      0|   29|   13|           7|           8|
    |in_V_0_load_A                     |    and   |      0|    0|    2|           1|           1|
    |in_V_0_load_B                     |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_A                    |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_B                    |    and   |      0|    0|    2|           1|           1|
    |in_V_0_state_cmp_full             |   icmp   |      0|    0|    1|           2|           1|
    |out_V_1_state_cmp_full            |   icmp   |      0|    0|    1|           2|           1|
    |tmp_8_i_i_i_fu_175_p2             |   lshr   |      0|   85|   73|          25|          25|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|    2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|    2|           1|           1|
    |converted_V_fu_221_p3             |  select  |      0|    0|   24|           1|          24|
    |sh_assign_1_fu_157_p3             |  select  |      0|    0|    9|           1|           9|
    |tmp_6_fu_209_p3                   |  select  |      0|    0|   24|           1|          24|
    |tmp_i_i_i_fu_181_p2               |    shl   |      0|  193|  243|          79|          79|
    |ap_enable_pp0                     |    xor   |      0|    0|    2|           1|           2|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                             |          |      0|  416|  445|         134|         212|
    +----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |in_V_0_data_out    |   9|          2|   32|         64|
    |in_V_0_state       |  15|          3|    2|          6|
    |in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |out_V_1_data_out   |   9|          2|   32|         64|
    |out_V_1_state      |  15|          3|    2|          6|
    |out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         14|   70|        144|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_reg_pp0_iter5_p_Result_s_reg_241  |   1|   0|    1|          0|
    |in_V_0_payload_A                     |  32|   0|   32|          0|
    |in_V_0_payload_B                     |  32|   0|   32|          0|
    |in_V_0_sel_rd                        |   1|   0|    1|          0|
    |in_V_0_sel_wr                        |   1|   0|    1|          0|
    |in_V_0_state                         |   2|   0|    2|          0|
    |isNeg_reg_256                        |   1|   0|    1|          0|
    |loc_V_1_reg_246                      |  23|   0|   23|          0|
    |out_V_1_payload_A                    |  32|   0|   32|          0|
    |out_V_1_payload_B                    |  32|   0|   32|          0|
    |out_V_1_sel_rd                       |   1|   0|    1|          0|
    |out_V_1_sel_wr                       |   1|   0|    1|          0|
    |out_V_1_state                        |   2|   0|    2|          0|
    |p_Result_s_reg_241                   |   1|   0|    1|          0|
    |sh_assign_reg_251                    |   9|   0|    9|          0|
    |tmp_5_i_i_i_reg_262                  |   8|   0|    8|          0|
    |tmp_6_reg_267                        |  24|   0|   24|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 211|   0|  211|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |   converter  | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   converter  | return value |
|in_V_TDATA    |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID   |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY   | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp (10)  [2/2] 0.00ns  loc: converter.cpp:20
codeRepl:7  %tmp = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)


 <State 2>: 5.70ns
ST_2: tmp (10)  [1/2] 0.00ns  loc: converter.cpp:20
codeRepl:7  %tmp = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)

ST_2: val_assign (11)  [4/4] 5.70ns  loc: converter.cpp:23
codeRepl:8  %val_assign = fmul float %tmp, 8.388607e+06


 <State 3>: 5.70ns
ST_3: val_assign (11)  [3/4] 5.70ns  loc: converter.cpp:23
codeRepl:8  %val_assign = fmul float %tmp, 8.388607e+06


 <State 4>: 5.70ns
ST_4: val_assign (11)  [2/4] 5.70ns  loc: converter.cpp:23
codeRepl:8  %val_assign = fmul float %tmp, 8.388607e+06


 <State 5>: 8.02ns
ST_5: val_assign (11)  [1/4] 5.70ns  loc: converter.cpp:23
codeRepl:8  %val_assign = fmul float %tmp, 8.388607e+06

ST_5: p_Val2_s (12)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:311->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:9  %p_Val2_s = bitcast float %val_assign to i32

ST_5: p_Result_s (13)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:10  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_5: loc_V (14)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:11  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_5: loc_V_1 (15)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:12  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_5: tmp_i_i_i_i_cast1 (18)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:15  %tmp_i_i_i_i_cast1 = zext i8 %loc_V to i9

ST_5: sh_assign (19)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:16  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast1

ST_5: isNeg (20)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:17  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_5: tmp_5_i_i_i (21)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:18  %tmp_5_i_i_i = sub i8 127, %loc_V


 <State 6>: 6.49ns
ST_6: tmp_3_i_i_i (16)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:13  %tmp_3_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

ST_6: tmp_3_i_i_i_cast2 (17)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:14  %tmp_3_i_i_i_cast2 = zext i25 %tmp_3_i_i_i to i79

ST_6: tmp_5_i_i_i_cast (22)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:19  %tmp_5_i_i_i_cast = sext i8 %tmp_5_i_i_i to i9

ST_6: sh_assign_1 (23)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:20  %sh_assign_1 = select i1 %isNeg, i9 %tmp_5_i_i_i_cast, i9 %sh_assign

ST_6: sh_assign_1_cast (24)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:21  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_6: sh_assign_1_cast_cas (25)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:22  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

ST_6: tmp_7_i_i_i (26)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:23  %tmp_7_i_i_i = zext i32 %sh_assign_1_cast to i79

ST_6: tmp_8_i_i_i (27)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:24  %tmp_8_i_i_i = lshr i25 %tmp_3_i_i_i, %sh_assign_1_cast_cas

ST_6: tmp_i_i_i (28)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:25  %tmp_i_i_i = shl i79 %tmp_3_i_i_i_cast2, %tmp_7_i_i_i

ST_6: tmp_8 (29)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:26  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i, i32 24)

ST_6: tmp_4 (30)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:27  %tmp_4 = zext i1 %tmp_8 to i24

ST_6: tmp_5 (31)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (grouped into LUT with out node tmp_6)
codeRepl:28  %tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i79.i32.i32(i79 %tmp_i_i_i, i32 24, i32 47)

ST_6: tmp_6 (32)  [1/1] 4.42ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23 (out node of the LUT)
codeRepl:29  %tmp_6 = select i1 %isNeg, i24 %tmp_4, i24 %tmp_5


 <State 7>: 4.67ns
ST_7: tmp_3 (33)  [1/1] 2.60ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:30  %tmp_3 = sub i24 0, %tmp_6

ST_7: converted_V (34)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->converter.cpp:23
codeRepl:31  %converted_V = select i1 %p_Result_s, i24 %tmp_3, i24 %tmp_6

ST_7: tmp1 (35)  [1/1] 0.00ns  loc: converter.cpp:30
codeRepl:32  %tmp1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %converted_V, i8 0)

ST_7: StgValue_39 (36)  [2/2] 0.00ns  loc: converter.cpp:30
codeRepl:33  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_V, i32 %tmp1)


 <State 8>: 0.00ns
ST_8: StgValue_40 (3)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V), !map !477

ST_8: StgValue_41 (4)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_V), !map !486

ST_8: StgValue_42 (5)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @converter_str) nounwind

ST_8: StgValue_43 (6)  [1/1] 0.00ns  loc: converter.cpp:12
codeRepl:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: StgValue_44 (7)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: StgValue_45 (8)  [1/1] 0.00ns  loc: converter.cpp:15
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(float* %in_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: StgValue_46 (9)  [1/1] 0.00ns  loc: converter.cpp:16
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_8: StgValue_47 (36)  [1/2] 0.00ns  loc: converter.cpp:30
codeRepl:33  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_V, i32 %tmp1)

ST_8: StgValue_48 (37)  [1/1] 0.00ns  loc: converter.cpp:31
codeRepl:34  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (read          ) [ 010111000]
val_assign           (fmul          ) [ 000000000]
p_Val2_s             (bitcast       ) [ 000000000]
p_Result_s           (bitselect     ) [ 010000110]
loc_V                (partselect    ) [ 000000000]
loc_V_1              (trunc         ) [ 010000100]
tmp_i_i_i_i_cast1    (zext          ) [ 000000000]
sh_assign            (add           ) [ 010000100]
isNeg                (bitselect     ) [ 010000100]
tmp_5_i_i_i          (sub           ) [ 010000100]
tmp_3_i_i_i          (bitconcatenate) [ 000000000]
tmp_3_i_i_i_cast2    (zext          ) [ 000000000]
tmp_5_i_i_i_cast     (sext          ) [ 000000000]
sh_assign_1          (select        ) [ 000000000]
sh_assign_1_cast     (sext          ) [ 000000000]
sh_assign_1_cast_cas (sext          ) [ 000000000]
tmp_7_i_i_i          (zext          ) [ 000000000]
tmp_8_i_i_i          (lshr          ) [ 000000000]
tmp_i_i_i            (shl           ) [ 000000000]
tmp_8                (bitselect     ) [ 000000000]
tmp_4                (zext          ) [ 000000000]
tmp_5                (partselect    ) [ 000000000]
tmp_6                (select        ) [ 010000010]
tmp_3                (sub           ) [ 000000000]
converted_V          (select        ) [ 000000000]
tmp1                 (bitconcatenate) [ 010000001]
StgValue_40          (specbitsmap   ) [ 000000000]
StgValue_41          (specbitsmap   ) [ 000000000]
StgValue_42          (spectopmodule ) [ 000000000]
StgValue_43          (specpipeline  ) [ 000000000]
StgValue_44          (specinterface ) [ 000000000]
StgValue_45          (specinterface ) [ 000000000]
StgValue_46          (specinterface ) [ 000000000]
StgValue_47          (write         ) [ 000000000]
StgValue_48          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="converter_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_Val2_s_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Result_s_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="loc_V_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="0" index="3" bw="6" slack="0"/>
<pin id="108" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="loc_V_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_i_i_i_i_cast1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast1/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sh_assign_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="isNeg_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_5_i_i_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5_i_i_i/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_3_i_i_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="25" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="23" slack="1"/>
<pin id="145" dir="0" index="3" bw="1" slack="0"/>
<pin id="146" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i_i_i/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_3_i_i_i_cast2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="25" slack="0"/>
<pin id="152" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_i_cast2/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_5_i_i_i_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_i_i_i_cast/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sh_assign_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="1"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sh_assign_1_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sh_assign_1_cast_cas_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cas/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_7_i_i_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_8_i_i_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="25" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_8_i_i_i/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_i_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="25" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_i_i_i/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="25" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="79" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="24" slack="0"/>
<pin id="212" dir="0" index="2" bw="24" slack="0"/>
<pin id="213" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="1"/>
<pin id="219" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="converted_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2"/>
<pin id="223" dir="0" index="1" bw="24" slack="0"/>
<pin id="224" dir="0" index="2" bw="24" slack="1"/>
<pin id="225" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="converted_V/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="24" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Result_s_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="246" class="1005" name="loc_V_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="1"/>
<pin id="248" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sh_assign_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="1"/>
<pin id="253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="256" class="1005" name="isNeg_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_5_i_i_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i_i "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_6_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="1"/>
<pin id="269" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="72" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="85" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="91" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="116"><net_src comp="91" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="103" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="121" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="103" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="153"><net_src comp="141" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="157" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="141" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="150" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="171" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="175" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="181" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="195" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="199" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="239"><net_src comp="72" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="244"><net_src comp="95" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="249"><net_src comp="113" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="254"><net_src comp="121" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="259"><net_src comp="127" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="265"><net_src comp="135" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="270"><net_src comp="209" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="276"><net_src comp="227" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {8 }
 - Input state : 
	Port: converter : in_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		p_Val2_s : 1
		p_Result_s : 2
		loc_V : 2
		loc_V_1 : 2
		tmp_i_i_i_i_cast1 : 3
		sh_assign : 4
		isNeg : 5
		tmp_5_i_i_i : 3
	State 6
		tmp_3_i_i_i_cast2 : 1
		sh_assign_1 : 1
		sh_assign_1_cast : 2
		sh_assign_1_cast_cas : 2
		tmp_7_i_i_i : 3
		tmp_8_i_i_i : 3
		tmp_i_i_i : 4
		tmp_8 : 4
		tmp_4 : 5
		tmp_5 : 5
		tmp_6 : 6
	State 7
		converted_V : 1
		tmp1 : 2
		StgValue_39 : 3
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_85          |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       tmp_i_i_i_fu_181      |    0    |    99   |   101   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |      tmp_8_i_i_i_fu_175     |    0    |    85   |    73   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |      tmp_5_i_i_i_fu_135     |    0    |    29   |    13   |
|          |         tmp_3_fu_216        |    0    |    77   |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_157     |    0    |    0    |    9    |
|  select  |         tmp_6_fu_209        |    0    |    0    |    24   |
|          |      converted_V_fu_221     |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       sh_assign_fu_121      |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|   read   |        grp_read_fu_72       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_78       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Result_s_fu_95      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_127        |    0    |    0    |    0    |
|          |         tmp_8_fu_187        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         loc_V_fu_103        |    0    |    0    |    0    |
|          |         tmp_5_fu_199        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_113       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   tmp_i_i_i_i_cast1_fu_117  |    0    |    0    |    0    |
|   zext   |   tmp_3_i_i_i_cast2_fu_150  |    0    |    0    |    0    |
|          |      tmp_7_i_i_i_fu_171     |    0    |    0    |    0    |
|          |         tmp_4_fu_195        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      tmp_3_i_i_i_fu_141     |    0    |    0    |    0    |
|          |         tmp1_fu_227         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   tmp_5_i_i_i_cast_fu_154   |    0    |    0    |    0    |
|   sext   |   sh_assign_1_cast_fu_163   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cas_fu_167 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   462   |   607   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   isNeg_reg_256   |    1   |
|  loc_V_1_reg_246  |   23   |
| p_Result_s_reg_241|    1   |
| sh_assign_reg_251 |    9   |
|    tmp1_reg_273   |   32   |
|tmp_5_i_i_i_reg_262|    8   |
|   tmp_6_reg_267   |   24   |
|    tmp_reg_236    |   32   |
+-------------------+--------+
|       Total       |   130  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_78 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_85    |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  3.176  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   462  |   607  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   130  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   592  |   625  |
+-----------+--------+--------+--------+--------+
