ğŸš€ RISC-V RV32I Processor
A 5-Stage Pipelined Verilog Implementation (with Optional Forwarding + Hazard Detection)

This repository contains a clean and modular implementation of a fully functional RISC-V RV32I processor, written in Verilog and verified through simulation.
It includes both single-cycle and 5-stage pipelined architectures, with optional data forwarding and hazard detection logic.

This project is designed for learning, research, and showcasing capability in Digital Design, Computer Architecture, and RTL Development.

âœ¨ Features
âœ” Full RV32I ISA Support

Arithmetic & Logical Instructions

Shift Instructions

Immediate Instructions

Branch Instructions

Load/Store (LW, SW)

Jumps (JAL, JALR)

âœ” Two CPU Versions Included

Single-Cycle Core â€“ simple and easy to understand

Pipelined Core â€“ classic 5-stage pipeline

IF â†’ ID â†’ EX â†’ MEM â†’ WB

âœ” Pipeline Enhancements [UNDER DEVELOPMENT, the current version doesn't include HAZARDS Protection]

Forwarding Unit â€“ resolves ALU hazards

Hazard Detection Unit â€“ insert stalls for load-use hazards

NOP-safe Programs Provided

âœ” Fully Modular Design

Each hardware block is implemented as an independent module:

ALU + ALU Control

Register File

Immediate Generator

Control Unit

Instruction Memory & Data Memory

PC Unit with Enable

IF/ID, ID/EX, EX/MEM, MEM/WB Pipeline Registers

âœ” Simulation Ready

Includes:

Testbench

Hazard-free programs

program.mem loading

Waveform (Vivado GTKWave) guidelines

ğŸ—ï¸ Architecture Overview
5-Stage Pipeline
IF  â†’  ID  â†’  EX  â†’  MEM  â†’  WB


Each stage has a dedicated pipeline register:

if_id.v

id_ex.v

ex_mem.v

mem_wb.v

Data hazards are resolved via:

Forwarding paths (EX/MEM â†’ EX, MEM/WB â†’ EX)

Load-use hazard detection (stall & bubble)

ğŸ“ Repository Structure
riscv-rv32i-processor/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ core/
â”‚   â”‚    â”œâ”€â”€ riscv_core_single_cycle.v
â”‚   â”‚    â”œâ”€â”€ riscv_core_pipeline.v
â”‚   â”‚    â”œâ”€â”€ forwarding_unit.v
â”‚   â”‚    â”œâ”€â”€ hazard_unit.v
â”‚   â”‚    â”œâ”€â”€ if_id.v
â”‚   â”‚    â”œâ”€â”€ id_ex.v
â”‚   â”‚    â”œâ”€â”€ ex_mem.v
â”‚   â”‚    â”œâ”€â”€ mem_wb.v
â”‚   â”‚    â””â”€â”€ pc_en.v
â”‚   â”‚
â”‚   â”œâ”€â”€ alu/
â”‚   â”‚    â”œâ”€â”€ alu.v
â”‚   â”‚    â”œâ”€â”€ alu_control.v
â”‚   â”‚
â”‚   â”œâ”€â”€ control/
â”‚   â”‚    â”œâ”€â”€ control.v
â”‚   â”‚    â””â”€â”€ imm_gen.v
â”‚   â”‚
â”‚   â”œâ”€â”€ memory/
â”‚   â”‚    â”œâ”€â”€ imem.v
â”‚   â”‚    â”œâ”€â”€ data_mem.v
â”‚   â”‚
â”‚   â”œâ”€â”€ register_file/
â”‚   â”‚    â””â”€â”€ regfile.v
â”‚   â”‚
â”‚   â””â”€â”€ utils/
â”‚        â””â”€â”€ muxes.v
â”‚
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ riscv_tb.v
â”‚   â”œâ”€â”€ program.mem
â”‚   â””â”€â”€ test_vectors/
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ pipeline-diagram.png
â”‚   â”œâ”€â”€ block-diagram.png
â”‚   â””â”€â”€ architecture-notes.md
â”‚
â”œâ”€â”€ LICENSE
â””â”€â”€ README.md

â–¶ï¸ Running the Simulation
Using Icarus Verilog
cd sim/
iverilog -o cpu.out riscv_tb.v ../src/**/**/*.v
vvp cpu.out

Using Vivado

Create a new simulation project

Add all Verilog files from src/ and sim/

Set riscv_tb.v as the top

Ensure program.mem is in the same directory as imem.v

Run Behavioral Simulation

Add these signals to the waveform:

pc

instr

rd, rs1, rs2

alu_result

RegWrite

write_back_data

Register file values

Pipeline register signals

ğŸ§ª Example Program (Hazard-Free)

Included in sim/program.mem is a hazard-safe program that performs:

Arithmetic operations

Summation

Conditional comparisons

Basic math routines

This allows testing the pipeline without forwarding or hazard detection.

ğŸ“˜ Future Improvements

Branch Prediction (Static / 1-bit / 2-bit)

Instruction & Data Cache

Exception and CSR support

RV32IM (Multiply/Divide) extension

Debug Interface (JTAG/UART)

FPGA Deployment on Basys-3 / Nexys-A7

ğŸ§‘â€ğŸ’» Author

Gaurav Kumar Gupta
B.Tech (Electrical Engineering), IIT BHU
Passionate about Digital Design, Embedded Systems, Analog + Mixed Signal, and Computer Architecture.

ğŸ“„ License

This project is licensed under the MIT License â€” free to use, modify, and distribute.
