+incdir+$SOC_DIR/sim/output/ip/apb_subsystem/i2c
+incdir+$SOC_DIR/sim/output/ip/apb_subsystem/qspi
+incdir+$SOC_DIR/sim/output/ip/apb_subsystem/uart

$SOC_DIR/sim/output/ip/include/ahb2apb_defines.v
$SOC_DIR/sim/output/ip/include/SoC_amba-defines.v
//$SOC_DIR/sim/output/ip/pad/TPPADLRCMCUDB.v
$SOC_DIR/sim/output/ip/pad/pin_mux_rf.v
$SOC_DIR/sim/output/ip/pad/gnrl_io_pad.v
$SOC_DIR/sim/output/ip/pad/pin_mux.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/i2c/i2c_master_defines.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/i2c/i2c_master_byte_ctrl.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/i2c/timescale.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/i2c/i2c_master_top.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/i2c/i2c_master_bit_ctrl.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/ahb2apb/ahb2apb.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/apb_subsystem.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_fifo.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_tx.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_clkgen.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_apb_if.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_controller.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/spi_master_rx.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/qspi/apb_spi_master.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_defines.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/raminfr_hubing.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_apb.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_rfifo_hubing.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_transmitter.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_sync_flops.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_tfifo_hubing.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/uart/uart_receiver.v
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/pwm/pwm_apb.sv
$SOC_DIR/sim/output/ip/apb_subsystem/rtl/pwm/pwm.sv
