<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>VPR-7.0: verilog_writer.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VPR-7.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/ddf/verilog__writer_8c.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">verilog_writer.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../de/d8d/verilog__writer_8h_source.html">verilog_writer.h</a>&quot;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for verilog_writer.c:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/dfb/verilog__writer_8c__incl.png" border="0" usemap="#verilog__writer_8c" alt=""/></div>
<map name="verilog__writer_8c" id="verilog__writer_8c">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html" title="verilog_writer.h" alt="" coords="880,80,989,107"/><area shape="rect" id="node7" href="../../d8/d3c/util_8h.html" title="util.h" alt="" coords="430,528,479,555"/><area shape="rect" id="node11" href="../../d1/d3f/vpr__types_8h.html" title="vpr_types.h" alt="" coords="273,155,361,181"/><area shape="rect" id="node14" href="../../df/d81/physical__types_8h.html" title="physical_types.h" alt="" coords="148,379,264,405"/><area shape="rect" id="node17" href="../../df/dde/vpr__utils_8h.html" title="vpr_utils.h" alt="" coords="493,304,573,331"/><area shape="rect" id="node18" href="../../d5/d87/globals_8h.html" title="globals.h" alt="" coords="943,155,1016,181"/><area shape="rect" id="node19" href="../../d3/dc8/read__place_8h.html" title="read_place.h" alt="" coords="1041,155,1135,181"/><area shape="rect" id="node20" href="../../de/d28/draw_8h.html" title="draw.h" alt="" coords="1159,155,1219,181"/><area shape="rect" id="node21" href="../../d9/d9b/stats_8h.html" title="stats.h" alt="" coords="1244,155,1305,181"/><area shape="rect" id="node22" href="../../d0/dbb/check__route_8h.html" title="check_route.h" alt="" coords="1330,155,1432,181"/><area shape="rect" id="node23" href="../../df/dfd/rr__graph_8h.html" title="rr_graph.h" alt="" coords="1457,155,1535,181"/><area shape="rect" id="node24" href="../../dd/de5/path__delay_8h.html" title="path_delay.h" alt="" coords="1559,155,1653,181"/><area shape="rect" id="node25" href="../../d4/d8c/net__delay_8h.html" title="net_delay.h" alt="" coords="1678,155,1764,181"/><area shape="rect" id="node26" href="../../db/d3c/timing__place_8h.html" title="timing_place.h" alt="" coords="1789,155,1893,181"/><area shape="rect" id="node27" href="../../d9/d15/read__xml__arch__file_8h.html" title="read_xml_arch_file.h" alt="" coords="385,155,524,181"/><area shape="rect" id="node28" href="../../d6/dff/ReadOptions_8h.html" title="ReadOptions.h" alt="" coords="1919,155,2025,181"/><area shape="rect" id="node12" href="../../d5/d3c/arch__types_8h.html" title="arch_types.h" alt="" coords="309,229,403,256"/><area shape="rect" id="node13" href="../../d5/d14/logic__types_8h.html" title="logic_types.h" alt="" coords="263,453,360,480"/><area shape="rect" id="node15" href="../../d5/d3f/cad__types_8h.html" title="cad_types.h" alt="" coords="327,304,417,331"/><area shape="rect" id="node29" href="../../d9/dde/OptionTokens_8h.html" title="OptionTokens.h" alt="" coords="1915,229,2028,256"/></map>
</div>
</div>
<p><a href="../../d9/ddf/verilog__writer_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3c226544a13e4cb01adfe3c8548296e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a3c226544a13e4cb01adfe3c8548296e2">verilog_writer</a> (void)</td></tr>
<tr class="separator:a3c226544a13e4cb01adfe3c8548296e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9e6929e67469cf9eae0318dbaf371b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a9e9e6929e67469cf9eae0318dbaf371b">instantiate_top_level_module</a> (FILE *verilog)</td></tr>
<tr class="separator:a9e9e6929e67469cf9eae0318dbaf371b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166e966fafafc8790ff637dd18e8e73f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a166e966fafafc8790ff637dd18e8e73f">instantiate_SDF_header</a> (FILE *SDF)</td></tr>
<tr class="separator:a166e966fafafc8790ff637dd18e8e73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab434a8d785da0b2a1b117d88a6bdd0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#acab434a8d785da0b2a1b117d88a6bdd0">instantiate_wires</a> (FILE *verilog)</td></tr>
<tr class="separator:acab434a8d785da0b2a1b117d88a6bdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafcfd771062326e7f71ed7be4259cb0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#aeafcfd771062326e7f71ed7be4259cb0">instantiate_input_interconnect</a> (FILE *verilog, FILE *SDF, char *clock_name)</td></tr>
<tr class="separator:aeafcfd771062326e7f71ed7be4259cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ee48a5d2b86ab976b33ffeb9076424"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ae0ee48a5d2b86ab976b33ffeb9076424">instantiate_primitive_modules</a> (FILE *fp, char *clock_name, FILE *SDF)</td></tr>
<tr class="separator:ae0ee48a5d2b86ab976b33ffeb9076424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cf01527ccc120f6591062927a731e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a> (FILE *verilog, int block_num, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb, FILE *SDF)</td></tr>
<tr class="separator:a40cf01527ccc120f6591062927a731e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415209db988b3225bcc4e22ddb87c640"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640">load_truth_table</a> (int inputs, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a415209db988b3225bcc4e22ddb87c640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb66fb26f401d4621db1fdae7a7cbbd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd">find_index</a> (char *row, int inputs)</td></tr>
<tr class="separator:aadb66fb26f401d4621db1fdae7a7cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9807ef564c9f3eac22d0b7a3348c0b"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a> (char *name)</td></tr>
<tr class="separator:a0c9807ef564c9f3eac22d0b7a3348c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa126f612156369daae96abdcfd312c7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a> (<a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:aaa126f612156369daae96abdcfd312c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba93174f4fcfc85b21c3675b328fa26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a> (FILE *fp, <a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *downhill)</td></tr>
<tr class="separator:a4ba93174f4fcfc85b21c3675b328fa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fed7039f357b3177e39513c8696bec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a> (FILE *SDF, <a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *downhill)</td></tr>
<tr class="separator:a63fed7039f357b3177e39513c8696bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b92445cd6b4574afb6f8aaa140879f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0">sdf_LUT_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a6b92445cd6b4574afb6f8aaa140879f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e02a0124c745d2c1788ecd874164c3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e">sdf_DFF_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a4e02a0124c745d2c1788ecd874164c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5cc1a766ffa9f5ef87418ffabd753c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c">SDF_Mult_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a2a5cc1a766ffa9f5ef87418ffabd753c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9b0d1caa84afa384d9900e18d0cf31c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c">SDF_Adder_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:aa9b0d1caa84afa384d9900e18d0cf31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6ae9915e6c2d9e7107bf591cfef697"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697">SDF_ram_single_port_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a5c6ae9915e6c2d9e7107bf591cfef697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a630a0dc7dd81ade51acd5403fad94a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a">SDF_ram_dual_port_delay_printing</a> (FILE *SDF, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb)</td></tr>
<tr class="separator:a1a630a0dc7dd81ade51acd5403fad94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82cf886871152d6a797c4e11cfdcded"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ad82cf886871152d6a797c4e11cfdcded">find_clock_name</a> (void)</td></tr>
<tr class="separator:ad82cf886871152d6a797c4e11cfdcded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbebe857ccfae7cebb8367a14b20623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a> (<a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb, <a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *prim_list)</td></tr>
<tr class="separator:addbebe857ccfae7cebb8367a14b20623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6290879bde892c15b07657211857758"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a> (int block_num, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb, <a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *list)</td></tr>
<tr class="separator:ab6290879bde892c15b07657211857758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0aff0e572b7afdc2d0f4526698321fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd">insert_to_linked_list</a> (<a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *pb_new, <a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *list)</td></tr>
<tr class="separator:ac0aff0e572b7afdc2d0f4526698321fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa765c7225b943143eece55f0e56556e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3">insert_to_linked_list_conn</a> (<a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *driver_new, <a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *load_new, <a class="el" href="../../df/d81/physical__types_8h.html#a8465981abb3fb9951ecdb74b709c1d3b">t_pb_graph_pin</a> *driver_pin_, <a class="el" href="../../df/d81/physical__types_8h.html#a8465981abb3fb9951ecdb74b709c1d3b">t_pb_graph_pin</a> *load_pin_, float path_delay, <a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *list)</td></tr>
<tr class="separator:aa765c7225b943143eece55f0e56556e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2bfe00b1cc55fb5ae039a934444b1df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ad2bfe00b1cc55fb5ae039a934444b1df">traverse_linked_list_conn</a> (<a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *list)</td></tr>
<tr class="separator:ad2bfe00b1cc55fb5ae039a934444b1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13b0a8e42f3d51757b53e0b992df1b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#ae13b0a8e42f3d51757b53e0b992df1b9">traverse_linked_list</a> (<a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *list)</td></tr>
<tr class="separator:ae13b0a8e42f3d51757b53e0b992df1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049261b44d3604419425991b110ad79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a> (<a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *list)</td></tr>
<tr class="separator:a049261b44d3604419425991b110ad79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d98b24b18caa0f410a987d87ea083d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a> (<a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *list)</td></tr>
<tr class="separator:a1d98b24b18caa0f410a987d87ea083d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ad82cf886871152d6a797c4e11cfdcded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* find_clock_name </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01035">1035</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordtype">int</span> j;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordtype">char</span> *clock_in_the_design=NULL;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordtype">int</span> clocks = 0;</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">for</span>(j=0 ; j&lt;<a class="code" href="../../db/d28/globals_8c.html#a3df31fa5019db3e1410dbedde8dfb890">num_nets</a> ; j++)<span class="comment">/*Doing this to find the clock name in the design and storing it in clock_,*/</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    {</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      <span class="comment">/* TODO fix this Hack: Currently detect if a clb_net is a clock using global and not vcc/gnd, need better way */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="keywordflow">if</span>(<a class="code" href="../../db/d28/globals_8c.html#a6f1d4597f02317004a69de374631df40">clb_net</a>[j].<a class="code" href="../../df/dac/globals__declare_8h.html#a2a9c419ad1536f80e0ee4d2f3443e410">is_global</a> == <a class="code" href="../../d8/d3c/util_8h.html#a7c6368b321bd9acd0149b030bb8275edaa82764c3079aea4e60c80e45befbb839">TRUE</a> &amp;&amp; strcmp(<a class="code" href="../../db/d28/globals_8c.html#a6f1d4597f02317004a69de374631df40">clb_net</a>[j].name, <span class="stringliteral">&quot;gnd&quot;</span>) != 0 &amp;&amp; strcmp(<a class="code" href="../../db/d28/globals_8c.html#a6f1d4597f02317004a69de374631df40">clb_net</a>[j].name, <span class="stringliteral">&quot;vcc&quot;</span>) != 0)</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    {</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      clock_in_the_design = <a class="code" href="../../db/d28/globals_8c.html#a6f1d4597f02317004a69de374631df40">clb_net</a>[j].<a class="code" href="../../d8/d58/structs__net.html#a9f6938b7fc185f9a43993e9a032bee72">name</a>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      clocks++;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    }</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    }</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">if</span> (clocks &gt; 1) {</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    printf(<span class="stringliteral">&quot;The post-layout netlist generator presently handles single-clock designs only.  Your design contains %d clocks. \n&quot;</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;       <span class="stringliteral">&quot;Future VTR releases may support post-layout netlist generation for multi-clock designs.\n&quot;</span>, clocks);</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    exit(1);</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  }</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">return</span>(clock_in_the_design);</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;}</div>
<div class="ttc" id="globals_8c_html_a3df31fa5019db3e1410dbedde8dfb890"><div class="ttname"><a href="../../db/d28/globals_8c.html#a3df31fa5019db3e1410dbedde8dfb890">num_nets</a></div><div class="ttdeci">int num_nets</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00027">globals.c:27</a></div></div>
<div class="ttc" id="structs__net_html_a9f6938b7fc185f9a43993e9a032bee72"><div class="ttname"><a href="../../d8/d58/structs__net.html#a9f6938b7fc185f9a43993e9a032bee72">s_net::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00505">vpr_types.h:505</a></div></div>
<div class="ttc" id="globals__declare_8h_html_a2a9c419ad1536f80e0ee4d2f3443e410"><div class="ttname"><a href="../../df/dac/globals__declare_8h.html#a2a9c419ad1536f80e0ee4d2f3443e410">is_global</a></div><div class="ttdeci">boolean * is_global</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dac/globals__declare_8h_source.html#l00005">globals_declare.h:5</a></div></div>
<div class="ttc" id="globals_8c_html_a6f1d4597f02317004a69de374631df40"><div class="ttname"><a href="../../db/d28/globals_8c.html#a6f1d4597f02317004a69de374631df40">clb_net</a></div><div class="ttdeci">struct s_net * clb_net</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00028">globals.c:28</a></div></div>
<div class="ttc" id="util_8h_html_a7c6368b321bd9acd0149b030bb8275edaa82764c3079aea4e60c80e45befbb839"><div class="ttname"><a href="../../d8/d3c/util_8h.html#a7c6368b321bd9acd0149b030bb8275edaa82764c3079aea4e60c80e45befbb839">TRUE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d3c/util_8h_source.html#l00012">util.h:12</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ad82cf886871152d6a797c4e11cfdcded_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ad82cf886871152d6a797c4e11cfdcded_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ad82cf886871152d6a797c4e11cfdcded_icgraph" id="d9/ddf/verilog__writer_8c_ad82cf886871152d6a797c4e11cfdcded_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="173,5,272,32"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="509,5,627,32"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="321,27,461,69"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="675,5,818,32"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="867,5,917,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab6290879bde892c15b07657211857758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a>* find_connected_primitives_downhill </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>block_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>list</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01096">1096</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;{</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordtype">int</span> i,j,k,q,r;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordtype">int</span> total_output_pins;</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordtype">int</span> pin_number , port_number_out=-1 ,  pin_number_out , starting_block , next_block , vpck_net , pin_count;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordtype">float</span> delay , start_delay , end_delay;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160; </div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordtype">char</span> *temp_port_name = (<span class="keywordtype">char</span> *)malloc(1000 * <span class="keyword">sizeof</span>(<span class="keywordtype">char</span>));</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordtype">int</span> total_output_ports = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a>; </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordtype">int</span> model_port_index;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  assert(temp_port_name);</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="comment">/*iterates through all output pins of the primitive &quot;pb&quot;, and finds the other primitive and pin they connect to*/</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">for</span>(i=0 ; i &lt; total_output_ports ; i++)</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  {</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      total_output_pins = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">num_output_pins</a>[i];</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="keywordflow">for</span>(j=0 ; j &lt; total_output_pins ; j++)</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      {   </div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;      </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      model_port_index =  pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[i][j].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#acb28f756c2a8d3cd7229c1d52ff1d489">model_port</a>-&gt;<a class="code" href="../../d6/d58/structs__model__ports.html#aaca661f153acd348432d530cda8f0ed8">index</a>;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;          pin_number = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[i][j].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;  <span class="comment">/*pin count of the output pin*/</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;          starting_block = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>;  <span class="comment">/*logical block index for the source primitive*/</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      vpck_net = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[starting_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a3e95c783ca020da2315413bcc6913335">output_nets</a>[model_port_index][j]; <span class="comment">/*The index for the vpack_net struct corresponding to this source to sink(s) connections*/</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;     </div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      <span class="keywordflow">if</span> (pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_number].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>) <span class="comment">/* If this output pin is used*/</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;      { <span class="comment">/*Then we will use the logical_block netlist method for finding the connectivity and timing information*/</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;          <span class="keywordflow">if</span>(vpck_net != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>)</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;          {</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;          <span class="keywordflow">for</span>(k=1 ; k&lt;<a class="code" href="../../db/d28/globals_8c.html#a48f74b95420b842ec55757e7465e2adb">vpack_net</a>[vpck_net].<a class="code" href="../../d8/d58/structs__net.html#a2ee82635a3dacac72de793065bfa54d5">num_sinks</a>+1 ; k++)<span class="comment">/*traversing through all the sink primitives that the source primitive connects to*/</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;          {</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;              next_block = <a class="code" href="../../db/d28/globals_8c.html#a48f74b95420b842ec55757e7465e2adb">vpack_net</a>[vpck_net].<a class="code" href="../../d8/d58/structs__net.html#a33396197fbc5b353644f63281973d95a">node_block</a>[k];<span class="comment">/*next_blk holds the logical block index for the primitive that the source primitive connects to*/</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;              <span class="comment">// we now need to map between the port on the logical block to the port on the physical block</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;              <a class="code" href="../../d9/d06/structs__pb__graph__pin.html">t_pb_graph_pin</a>* iPin = <a class="code" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2">get_pb_graph_node_pin_from_vpack_net</a>(vpck_net, k);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;              port_number_out = iPin-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#a51e63f3a300ea38f46b48e3fa9c0c95c">index</a>;</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;              <span class="comment">// because of possible pin swaps, we need to find the physical on load block that</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;              <span class="comment">// has the correct attached net</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;              <span class="keywordflow">for</span> (q = 0; q &lt;  <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[port_number_out]; q++) </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;              {</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;            <span class="keywordtype">int</span> physical_pin_pos = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[port_number_out][q].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[physical_pin_pos].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> == vpck_net)</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;              <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;              }</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;              </div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;              assert(q != <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[port_number_out]);</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;              pin_number_out = q;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;              port_number_out = pin_number_out = -1;</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;              <span class="keywordflow">for</span> (r = 0; r &lt; <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a>; r++) {</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;             <span class="keywordflow">for</span> (q = 0; q &lt; <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[r]; q++) {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;               <span class="keywordtype">int</span> physical_pin_pos = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[r][q].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;               <span class="keywordflow">if</span> (<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[physical_pin_pos].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> == vpck_net) {</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                 port_number_out = r;</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                 pin_number_out = q;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                 r = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a>;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                 <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;               }</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;             }</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;              }</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;              assert(port_number_out != -1);</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;              assert(pin_number_out != -1);</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;              </div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;              <span class="keywordtype">int</span> unswapped_pin_number =  <a class="code" href="../../db/d28/globals_8c.html#a48f74b95420b842ec55757e7465e2adb">vpack_net</a>[vpck_net].<a class="code" href="../../d8/d58/structs__net.html#afba2f61382377e185e73c8554ee5f299">node_block_pin</a>[k];</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;              pin_count = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[port_number_out][pin_number_out].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;<span class="comment">/*pin count for the sink pin*/</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;              assert(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;              </div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;              start_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_number].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">T_arr</a>; <span class="comment">/*The arrival time of the source pin*/</span>       </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;              end_delay = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">T_arr</a>;<span class="comment">/*The arrival time of the sink pin*/</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;              delay = end_delay - start_delay;   <span class="comment">/*The difference of start and end arrival times is the delay for going from the source to sink pin*/</span>       </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;              list=<a class="code" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3">insert_to_linked_list_conn</a>(pb , <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].pb , </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                              &amp;pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[i][j] , </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                              &amp;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[next_block].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[port_number_out][unswapped_pin_number] ,</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                              delay , list);<span class="comment">/*Insert this sink primitive in the linked list pointer to by &quot;list&quot;*/</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;              </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;            }</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        }</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;        }</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    }</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    }</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  free(temp_port_name);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">return</span>(list);  </div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;}</div>
<div class="ttc" id="structs__net_html_afba2f61382377e185e73c8554ee5f299"><div class="ttname"><a href="../../d8/d58/structs__net.html#afba2f61382377e185e73c8554ee5f299">s_net::node_block_pin</a></div><div class="ttdeci">int * node_block_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00509">vpr_types.h:509</a></div></div>
<div class="ttc" id="structs__port_html_a51e63f3a300ea38f46b48e3fa9c0c95c"><div class="ttname"><a href="../../d5/d0f/structs__port.html#a51e63f3a300ea38f46b48e3fa9c0c95c">s_port::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00236">physical_types.h:236</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a656f15721d9b241ae01f468fe6570784"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">s_pb_graph_node::num_output_pins</a></div><div class="ttdeci">int * num_output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00511">physical_types.h:511</a></div></div>
<div class="ttc" id="structs__port_html_acb28f756c2a8d3cd7229c1d52ff1d489"><div class="ttname"><a href="../../d5/d0f/structs__port.html#acb28f756c2a8d3cd7229c1d52ff1d489">s_port::model_port</a></div><div class="ttdeci">t_model_ports * model_port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00227">physical_types.h:227</a></div></div>
<div class="ttc" id="structs__rr__node_html_a68bd1250c4e9b874100708e97235b674"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">s_rr_node::net_num</a></div><div class="ttdeci">int net_num</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00917">vpr_types.h:917</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html">s_pb_graph_pin</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00371">physical_types.h:371</a></div></div>
<div class="ttc" id="structs__tnode_html_ab13927ea32437cbb0378292fc71948d1"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">s_tnode::T_arr</a></div><div class="ttdeci">float T_arr</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00343">vpr_types.h:343</a></div></div>
<div class="ttc" id="structs__net_html_a33396197fbc5b353644f63281973d95a"><div class="ttname"><a href="../../d8/d58/structs__net.html#a33396197fbc5b353644f63281973d95a">s_net::node_block</a></div><div class="ttdeci">int * node_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00507">vpr_types.h:507</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structs__model__ports_html_aaca661f153acd348432d530cda8f0ed8"><div class="ttname"><a href="../../d6/d58/structs__model__ports.html#aaca661f153acd348432d530cda8f0ed8">s_model_ports::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00030">logic_types.h:30</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_aa765c7225b943143eece55f0e56556e3"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3">insert_to_linked_list_conn</a></div><div class="ttdeci">conn_list * insert_to_linked_list_conn(t_pb *driver_new, t_pb *load_new, t_pb_graph_pin *driver_pin_, t_pb_graph_pin *load_pin_, float path_delay, conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01201">verilog_writer.c:1201</a></div></div>
<div class="ttc" id="structs__logical__block_html_a42cd94599a9fb447dd1467e5ffb54ba6"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">s_logical_block::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00220">vpr_types.h:220</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a4f543c0ea05008b73595435c2ed84d28"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">s_pb_graph_node::num_output_ports</a></div><div class="ttdeci">int num_output_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00507">physical_types.h:507</a></div></div>
<div class="ttc" id="slre_8c_html_adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae"><div class="ttname"><a href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d48/slre_8c_source.html#l00050">slre.c:50</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="globals_8c_html_a48f74b95420b842ec55757e7465e2adb"><div class="ttname"><a href="../../db/d28/globals_8c.html#a48f74b95420b842ec55757e7465e2adb">vpack_net</a></div><div class="ttdeci">struct s_net * vpack_net</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00019">globals.c:19</a></div></div>
<div class="ttc" id="structs__logical__block_html_a3e95c783ca020da2315413bcc6913335"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a3e95c783ca020da2315413bcc6913335">s_logical_block::output_nets</a></div><div class="ttdeci">int ** output_nets</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00212">vpr_types.h:212</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="structs__net_html_a2ee82635a3dacac72de793065bfa54d5"><div class="ttname"><a href="../../d8/d58/structs__net.html#a2ee82635a3dacac72de793065bfa54d5">s_net::num_sinks</a></div><div class="ttdeci">int num_sinks</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00506">vpr_types.h:506</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a58e5b19750b72ccbd72b90862f5e47ac"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">s_pb_graph_pin::port</a></div><div class="ttdeci">t_port * port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00372">physical_types.h:372</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
<div class="ttc" id="vpr__utils_8c_html_a42859cc384d829c605d68d9ba86e34f2"><div class="ttname"><a href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2">get_pb_graph_node_pin_from_vpack_net</a></div><div class="ttdeci">t_pb_graph_pin * get_pb_graph_node_pin_from_vpack_net(int inet, int ipin)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d8f/vpr__utils_8c_source.html#l00343">vpr_utils.c:343</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_cgraph" id="d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_cgraph">
<area shape="rect" id="node2" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="234,5,393,46"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="227,71,399,97"/><area shape="rect" id="node3" href="../../d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="449,5,607,46"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_icgraph" id="d9/ddf/verilog__writer_8c_ab6290879bde892c15b07657211857758_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="435,5,629,32"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="227,60,387,87"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="677,35,776,61"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="1013,35,1131,61"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="825,57,965,98"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1179,35,1322,61"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1371,35,1421,61"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="463,57,601,98"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aadb66fb26f401d4621db1fdae7a7cbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int find_index </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>row</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>inputs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00700">700</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;{</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordtype">int</span> index=0;<span class="comment">/*initially setting index to 0*/</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordtype">int</span> or_=0x1;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordtype">int</span> i,length;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">for</span>(i=strlen(row)-1 ; i&gt;=0 ; i--)<span class="comment">/*traverse through the columns of this truth table row*/</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    {</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="keywordflow">if</span>(row[i] == <span class="charliteral">&#39;1&#39;</span>)</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      index |= or_;<span class="comment">/*if this column is logic 1, then set this column in index to logic 1.*/</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    }</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      or_ = or_ &lt;&lt; 1;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    }</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  length = strlen(row);</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">if</span>(length&lt;inputs)<span class="comment">/*if the number of used inputs to the lut is less than the total inputs to the lut*/</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    {</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      index = index &lt;&lt; (inputs-(strlen(row)));<span class="comment">/*shift the index value by the difference*/</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    }</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">return</span>(index);</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aadb66fb26f401d4621db1fdae7a7cbbd_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aadb66fb26f401d4621db1fdae7a7cbbd_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aadb66fb26f401d4621db1fdae7a7cbbd_icgraph" id="d9/ddf/verilog__writer_8c_aadb66fb26f401d4621db1fdae7a7cbbd_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a415209db988b3225bcc4e22ddb87c640" title="load_truth_table" alt="" coords="133,12,248,39"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="296,5,435,46"/><area shape="rect" id="node4" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="483,12,581,39"/><area shape="rect" id="node5" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="819,12,936,39"/><area shape="rect" id="node8" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="630,34,770,75"/><area shape="rect" id="node6" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="985,12,1127,39"/><area shape="rect" id="node7" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1176,12,1227,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaa126f612156369daae96abdcfd312c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int find_number_of_inputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00743">743</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordtype">int</span> i,j,count=0;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">for</span>(i=0 ; i&lt;pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i++)</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    {</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <span class="keywordflow">for</span>(j=0 ; j&lt;pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i] ; j++)</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        {</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;          count++;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        }</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    }</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">return</span>(count);</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aaa126f612156369daae96abdcfd312c7_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aaa126f612156369daae96abdcfd312c7_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aaa126f612156369daae96abdcfd312c7_icgraph" id="d9/ddf/verilog__writer_8c_aaa126f612156369daae96abdcfd312c7_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="413,5,552,46"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a6b92445cd6b4574afb6f8aaa140879f0" title="sdf_LUT_delay_printing" alt="" coords="206,37,365,64"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="600,12,699,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="936,12,1053,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="747,34,887,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1102,12,1245,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1293,12,1344,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0c9807ef564c9f3eac22d0b7a3348c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* fix_name </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00725">725</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordtype">int</span> i;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordtype">char</span> *new_;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  new_=<a class="code" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d">my_strdup</a>(name);</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">for</span>(i=0 ; new_[i]!=<span class="charliteral">&#39;\0&#39;</span> ; i++)</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    {</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordflow">if</span>(new_[i]==<span class="charliteral">&#39;^&#39;</span> || (<span class="keywordtype">int</span>)new_[i]&lt;48 || ((<span class="keywordtype">int</span>)new_[i]&gt;57 &amp;&amp; (<span class="keywordtype">int</span>)new_[i]&lt;65) || ((<span class="keywordtype">int</span>)new_[i]&gt;90 &amp;&amp; (<span class="keywordtype">int</span>)new_[i]&lt;97) || (<span class="keywordtype">int</span>)new_[i]&gt;122)</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        {</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;          new_[i]=<span class="charliteral">&#39;_&#39;</span>;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        }</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    }</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">return</span>(new_);</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div>
<div class="ttc" id="util_8h_html_a27b0289e7d294726d1e5a341fae7038d"><div class="ttname"><a href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d">my_strdup</a></div><div class="ttdeci">char * my_strdup(const char *str)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/df1/util_8c_source.html#l00101">util.c:101</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_cgraph" id="d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_cgraph">
<area shape="rect" id="node2" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="128,5,211,32"/><area shape="rect" id="node3" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="259,5,343,32"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_icgraph" id="d9/ddf/verilog__writer_8c_a0c9807ef564c9f3eac22d0b7a3348c0b_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83" title="instantiate_top_level\l_module" alt="" coords="595,29,736,70"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6" title="instantiate_wires" alt="" coords="389,82,509,108"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="596,358,735,400"/><area shape="rect" id="node10" href="../../de/d8d/verilog__writer_8h.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="145,248,287,275"/><area shape="rect" id="node13" href="../../de/d8d/verilog__writer_8h.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="135,182,297,224"/><area shape="rect" id="node14" href="../../de/d8d/verilog__writer_8h.html#a6b92445cd6b4574afb6f8aaa140879f0" title="sdf_LUT_delay_printing" alt="" coords="370,476,529,503"/><area shape="rect" id="node15" href="../../de/d8d/verilog__writer_8h.html#a4e02a0124c745d2c1788ecd874164c3e" title="sdf_DFF_delay_printing" alt="" coords="370,530,529,556"/><area shape="rect" id="node16" href="../../de/d8d/verilog__writer_8h.html#a2a5cc1a766ffa9f5ef87418ffabd753c" title="SDF_Mult_delay_printing" alt="" coords="366,582,533,608"/><area shape="rect" id="node17" href="../../de/d8d/verilog__writer_8h.html#aa9b0d1caa84afa384d9900e18d0cf31c" title="SDF_Adder_delay_printing" alt="" coords="129,131,303,158"/><area shape="rect" id="node18" href="../../de/d8d/verilog__writer_8h.html#a5c6ae9915e6c2d9e7107bf591cfef697" title="SDF_ram_single_port\l_delay_printing" alt="" coords="143,300,289,341"/><area shape="rect" id="node19" href="../../de/d8d/verilog__writer_8h.html#a1a630a0dc7dd81ade51acd5403fad94a" title="SDF_ram_dual_port_delay\l_printing" alt="" coords="129,417,303,458"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="784,146,883,172"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="1120,146,1237,172"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="931,168,1071,209"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1286,146,1429,172"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1477,146,1528,172"/><area shape="rect" id="node11" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="352,190,547,216"/><area shape="rect" id="node12" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="369,248,529,275"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a049261b44d3604419425991b110ad79c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a>* free_linked_list </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td>
          <td class="paramname"><em>list</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01243">1243</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;{</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *temp_free;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  current=list;</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">while</span>(current!=NULL)</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    {</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      temp_free=current;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;      current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>;</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      free(temp_free);</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    }</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  list = NULL;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">return</span>(list);</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;}</div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a049261b44d3604419425991b110ad79c_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a049261b44d3604419425991b110ad79c_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a049261b44d3604419425991b110ad79c_icgraph" id="d9/ddf/verilog__writer_8c_a049261b44d3604419425991b110ad79c_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83" title="instantiate_top_level\l_module" alt="" coords="189,5,331,46"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6" title="instantiate_wires" alt="" coords="200,71,320,97"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="163,121,357,148"/><area shape="rect" id="node10" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="191,173,329,214"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="405,96,504,123"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="741,96,859,123"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="553,118,693,159"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="907,96,1050,123"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1099,96,1149,123"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1d98b24b18caa0f410a987d87ea083d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a>* free_linked_list_conn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>list</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01259">1259</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;{</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *current;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *temp_free;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  current=list;</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">while</span>(current!=NULL)</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    {</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      temp_free=current;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      current=current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a>;</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      free(temp_free);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    }</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  list = NULL;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">return</span>(list);</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;}</div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a1d98b24b18caa0f410a987d87ea083d9_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a1d98b24b18caa0f410a987d87ea083d9_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a1d98b24b18caa0f410a987d87ea083d9_icgraph" id="d9/ddf/verilog__writer_8c_a1d98b24b18caa0f410a987d87ea083d9_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="405,5,600,32"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="197,60,357,87"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="648,35,747,61"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="984,35,1101,61"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="795,57,935,98"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1150,35,1293,61"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1341,35,1392,61"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="433,57,572,98"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac0aff0e572b7afdc2d0f4526698321fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a>* insert_to_linked_list </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb_new</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td>
          <td class="paramname"><em>list</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01191">1191</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;{</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *new_list = (<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *)malloc(1 * <span class="keyword">sizeof</span>(<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a>));</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  assert(new_list);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  new_list-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> = pb_new;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  new_list-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a> = list;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  list = new_list;</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">return</span>(list);</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;}</div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ac0aff0e572b7afdc2d0f4526698321fd_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ac0aff0e572b7afdc2d0f4526698321fd_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ac0aff0e572b7afdc2d0f4526698321fd_icgraph" id="d9/ddf/verilog__writer_8c_ac0aff0e572b7afdc2d0f4526698321fd_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="192,96,285,123"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83" title="instantiate_top_level\l_module" alt="" coords="360,5,501,46"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6" title="instantiate_wires" alt="" coords="371,71,491,97"/><area shape="rect" id="node10" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="333,121,528,148"/><area shape="rect" id="node11" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="361,173,500,214"/><area shape="rect" id="node4" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="576,96,675,123"/><area shape="rect" id="node5" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="912,96,1029,123"/><area shape="rect" id="node8" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="723,118,863,159"/><area shape="rect" id="node6" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1078,96,1221,123"/><area shape="rect" id="node7" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1269,96,1320,123"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa765c7225b943143eece55f0e56556e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a>* insert_to_linked_list_conn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>driver_new</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>load_new</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d81/physical__types_8h.html#a8465981abb3fb9951ecdb74b709c1d3b">t_pb_graph_pin</a> *&#160;</td>
          <td class="paramname"><em>driver_pin_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d81/physical__types_8h.html#a8465981abb3fb9951ecdb74b709c1d3b">t_pb_graph_pin</a> *&#160;</td>
          <td class="paramname"><em>load_pin_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>path_delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>list</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01201">1201</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;{</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *new_list = (<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *)malloc(1 * <span class="keyword">sizeof</span>(<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a>));</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  assert(new_list);</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a> = driver_new;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a> = load_new;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a> = driver_pin_;</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a> = load_pin_;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">driver_to_load_delay</a> = path_delay;</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  new_list-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a> = list;</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  list = new_list;</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">return</span>(list);</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;}</div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a2a3efc1e52be7c7db1cfcb618074ab4c"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">found_connectivity::driver_pin</a></div><div class="ttdeci">t_pb_graph_pin * driver_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00078">verilog_writer.h:78</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a479717b0191bcabc3b7a78bf8c858c62"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">found_connectivity::load_pb</a></div><div class="ttdeci">t_pb * load_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00076">verilog_writer.h:76</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ae11ce37fb623378edbad797423ce8d02"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">found_connectivity::load_pin</a></div><div class="ttdeci">t_pb_graph_pin * load_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00079">verilog_writer.h:79</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ac618160b95cf4ec09b75bf3f484e48ec"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">found_connectivity::driver_to_load_delay</a></div><div class="ttdeci">float driver_to_load_delay</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00081">verilog_writer.h:81</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a1c4e9b4c29ccbe398a018b02b4fdcb7f"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">found_connectivity::driver_pb</a></div><div class="ttdeci">t_pb * driver_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00075">verilog_writer.h:75</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aa765c7225b943143eece55f0e56556e3_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aa765c7225b943143eece55f0e56556e3_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aa765c7225b943143eece55f0e56556e3_icgraph" id="d9/ddf/verilog__writer_8c_aa765c7225b943143eece55f0e56556e3_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="227,27,399,69"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="656,5,851,32"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="448,60,608,87"/><area shape="rect" id="node4" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="899,35,997,61"/><area shape="rect" id="node5" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="1235,35,1352,61"/><area shape="rect" id="node8" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="1046,57,1186,98"/><area shape="rect" id="node6" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1401,35,1543,61"/><area shape="rect" id="node7" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1592,35,1643,61"/><area shape="rect" id="node10" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="684,57,823,98"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aeafcfd771062326e7f71ed7be4259cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_input_interconnect </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>verilog</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>clock_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00200">200</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">int</span> blocks;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *primitive_list = NULL;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *downhill = NULL;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">for</span>(blocks=0 ; blocks&lt;<a class="code" href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a> ; blocks++)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keywordflow">if</span>(strcmp(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[blocks].pb-&gt;pb_graph_node-&gt;pb_type-&gt;<a class="code" href="../../d2/dfa/structs__block.html#a4dba3bad8367484d0173c5c0ebb6c998">name</a>,<span class="stringliteral">&quot;io&quot;</span>))<span class="comment">/*if this is an io block*/</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      primitive_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[blocks].pb , primitive_list);<span class="comment">/*find all the primitives in that block*/</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">for</span>(current=primitive_list ; current!=NULL ; current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>)<span class="comment">/*traversing through all the found primitives*/</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="keywordflow">if</span>(strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;input&quot;</span>))<span class="comment">/*if that primitive is an inpad*/</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">if</span>(clock_name &amp;&amp; !strcmp(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>,clock_name))<span class="comment">/*If this is the clock signal, then don&#39;t instantiate an interconnect for it*/</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;          <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        }</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      downhill = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a>(blocks , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> , downhill );<span class="comment">/*find all the other primitives that it connects to*/</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="comment">/*traverse_linked_list_conn(downhill);*/</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a>(verilog , downhill);<span class="comment">/*Print the interconnects modules that connect the inputs to the rest of the design*/</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a>(SDF , downhill);<span class="comment">/*Print the Delays of the interconnect module to the SDF file*/</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      downhill = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a>(downhill);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      primitive_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a>(primitive_list);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="globals_8c_html_a9bfd163a083925243621097f52863412"><div class="ttname"><a href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a></div><div class="ttdeci">int num_blocks</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00030">globals.c:30</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a4ba93174f4fcfc85b21c3675b328fa26"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a></div><div class="ttdeci">void interconnect_printing(FILE *fp, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00757">verilog_writer.c:757</a></div></div>
<div class="ttc" id="structs__block_html_a4dba3bad8367484d0173c5c0ebb6c998"><div class="ttname"><a href="../../d2/dfa/structs__block.html#a4dba3bad8367484d0173c5c0ebb6c998">s_block::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00560">vpr_types.h:560</a></div></div>
<div class="ttc" id="globals_8c_html_adaa78f5034a2ce56d7e8cf8376200866"><div class="ttname"><a href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a></div><div class="ttdeci">struct s_block * block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00031">globals.c:31</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structs__model_html_a7fab94cee1bb7df6050307f0e3dc54d2"><div class="ttname"><a href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">s_model::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00034">logic_types.h:34</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a1d98b24b18caa0f410a987d87ea083d9"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a></div><div class="ttdeci">conn_list * free_linked_list_conn(conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01259">verilog_writer.c:1259</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a63fed7039f357b3177e39513c8696bec"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a></div><div class="ttdeci">void SDF_interconnect_delay_printing(FILE *SDF, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00797">verilog_writer.c:797</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a049261b44d3604419425991b110ad79c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a></div><div class="ttdeci">pb_list * free_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01243">verilog_writer.c:1243</a></div></div>
<div class="ttc" id="structs__logical__block_html_a39f804a0c204930b248d96e4687e9f6e"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">s_logical_block::model</a></div><div class="ttdeci">t_model * model</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00209">vpr_types.h:209</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_ab6290879bde892c15b07657211857758"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a></div><div class="ttdeci">conn_list * find_connected_primitives_downhill(int block_num, t_pb *pb, conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01096">verilog_writer.c:1096</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_cgraph" id="d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="288,29,381,56"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="249,81,421,122"/><area shape="rect" id="node8" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="263,147,406,173"/><area shape="rect" id="node12" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="253,198,416,239"/><area shape="rect" id="node13" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9" title="free_linked_list_conn" alt="" coords="263,264,407,291"/><area shape="rect" id="node14" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="280,315,389,341"/><area shape="rect" id="node3" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="487,29,625,56"/><area shape="rect" id="node5" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="477,81,635,122"/><area shape="rect" id="node7" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="470,147,642,173"/><area shape="rect" id="node6" href="../../d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="691,81,850,122"/><area shape="rect" id="node9" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="519,201,593,228"/><area shape="rect" id="node10" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="729,201,812,228"/><area shape="rect" id="node11" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="899,201,983,228"/></map>
</div>
</p>

<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_icgraph" id="d9/ddf/verilog__writer_8c_aeafcfd771062326e7f71ed7be4259cb0_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="248,5,347,32"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="584,5,701,32"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="395,27,535,69"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="750,5,893,32"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="941,5,992,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a40cf01527ccc120f6591062927a731e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_interconnect </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>verilog</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>block_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00580">580</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *downhill_connections = NULL;</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  downhill_connections = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a>(block_num , pb , downhill_connections);<span class="comment">/*find all the other luts that the lut corresponding to &quot;pb&quot;, connects to*/</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a>(verilog , downhill_connections);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a>(SDF , downhill_connections);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  downhill_connections = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a>(downhill_connections);</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;}</div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a4ba93174f4fcfc85b21c3675b328fa26"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a></div><div class="ttdeci">void interconnect_printing(FILE *fp, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00757">verilog_writer.c:757</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a1d98b24b18caa0f410a987d87ea083d9"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a></div><div class="ttdeci">conn_list * free_linked_list_conn(conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01259">verilog_writer.c:1259</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a63fed7039f357b3177e39513c8696bec"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a></div><div class="ttdeci">void SDF_interconnect_delay_printing(FILE *SDF, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00797">verilog_writer.c:797</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_ab6290879bde892c15b07657211857758"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a></div><div class="ttdeci">conn_list * find_connected_primitives_downhill(int block_num, t_pb *pb, conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01096">verilog_writer.c:1096</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_cgraph" id="d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="214,31,386,73"/><area shape="rect" id="node6" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="229,97,371,124"/><area shape="rect" id="node10" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="219,149,381,190"/><area shape="rect" id="node11" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9" title="free_linked_list_conn" alt="" coords="228,215,372,241"/><area shape="rect" id="node3" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="442,5,601,46"/><area shape="rect" id="node5" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="435,71,607,97"/><area shape="rect" id="node4" href="../../d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="657,5,815,46"/><area shape="rect" id="node7" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="485,125,558,152"/><area shape="rect" id="node8" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="695,125,777,152"/><area shape="rect" id="node9" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="865,125,949,152"/></map>
</div>
</p>

<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_icgraph" id="d9/ddf/verilog__writer_8c_a40cf01527ccc120f6591062927a731e4_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="213,5,352,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="400,12,499,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="736,12,853,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="547,34,687,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="902,12,1045,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1093,12,1144,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae0ee48a5d2b86ab976b33ffeb9076424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_primitive_modules </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>fp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>clock_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>multipliers and adders are handled quite similarly </p>

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00237">237</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordtype">int</span> i,j,k,h;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *primitives = NULL;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">int</span> place_comma=0;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordtype">char</span> *truth_table = NULL;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">int</span> inputs_to_lut;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordtype">char</span> *fixed_name = NULL;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">int</span> power;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">for</span>(i=0 ; i&lt;<a class="code" href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a> ; i++)</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      primitives = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[i].pb , primitives);<span class="comment">/*find all the primitives inside block i*/</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">for</span>(current=primitives ; current!=NULL ; current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>)<span class="comment">/*traverse through all the found primitives*/</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;names&quot;</span>))<span class="comment">/*if this primitive is a lut*/</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;          inputs_to_lut = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;          assert((inputs_to_lut &gt;= 3) &amp;&amp; (inputs_to_lut &lt;= 7));<span class="comment">/*currently the primitives.v file only contains the verilog description for 4LUTs and 6LUTs*/</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;          truth_table=<a class="code" href="../../d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640">load_truth_table</a>(inputs_to_lut,current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);<span class="comment">/*load_truth_table will find the truth table corresponding to this lut, and store it in &quot;truth_table&quot;*/</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;          <span class="comment">/*instantiating the 6 input lut module and passing the truth table as parameter*/</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;          power = 1 &lt;&lt;  inputs_to_lut;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;\nLUT_%d #(%d&#39;b%s) lut_%s(&quot;</span>, inputs_to_lut , power , truth_table , fixed_name);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;          free(truth_table);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;          j=0;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;          <span class="keywordflow">for</span>(k=0 ; k&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; k++)<span class="comment">/*traverse through all the input pins of the lut*/</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;          <span class="keywordflow">for</span>(h=0 ; h&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[k] ; h++)</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;              <span class="keywordflow">if</span>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[k][h].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>)<span class="comment">/*check if that pin is used*/</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;              <span class="keywordflow">if</span>(place_comma)<span class="comment">/*need this flag check to properly place the commas*/</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                  fprintf(fp , <span class="stringliteral">&quot; , %s_input_%d_%d&quot;</span> , fixed_name , k , j); <span class="comment">// j was h</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;              <span class="keywordflow">else</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                  fprintf(fp , <span class="stringliteral">&quot;%s_input_%d_%d&quot;</span> , fixed_name , k , j); <span class="comment">// j was h</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                  place_comma=1;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;              j++;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            }</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            }</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;          <span class="keywordflow">while</span>(j&lt;inputs_to_lut)<span class="comment">/*if (after writing all the inputs to the lut module) there are still some                                                                               </span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">                      inputs unused (i.e.  not all the inputs to the lut are used) place a logic zero instead*/</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;          <span class="keywordflow">if</span>(place_comma &amp;&amp; j)</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;              j++;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;              fprintf(fp , <span class="stringliteral">&quot; , 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            }</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;              j++;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;              fprintf(fp , <span class="stringliteral">&quot;1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;              place_comma=1;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            }</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        }</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;          place_comma=0;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;          fprintf(fp , <span class="stringliteral">&quot; , %s_output_0_0 );\n\n&quot;</span>,fixed_name);<span class="comment">/*finaly write the output of the module*/</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;          <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a>(fp,i,current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>,SDF);<span class="comment">/*this function will instantiate the routing                                                                                    </span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">                                                                          interconnect from the output of this lut to                                                                         </span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">                                                                          the inputs of other luts that it connects to*/</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;          <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0">sdf_LUT_delay_printing</a>(SDF , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);<span class="comment">/*This function will instantiate the internal delays of the lut to the SDF file*/</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        }</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;latch&quot;</span>))<span class="comment">/*If this primitive is a Flip Flop*/</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;          <span class="keywordtype">char</span> *fixed_clock_name;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;          fixed_clock_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(clock_name);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;\nD_Flip_Flop DFF_%s(%s_output_0_0 , %s_input_0_0 , 1&#39;b1 , 1&#39;b1 , %s_output_0_0 );\n&quot;</span>,fixed_name,fixed_clock_name,fixed_name,fixed_name);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;          <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a>(fp , i , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> , SDF);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;          <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e">sdf_DFF_delay_printing</a>(SDF , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;          free(fixed_clock_name);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;multiply&quot;</span>) || </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;          !strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;adder&quot;</span>)) <span class="comment">/*If this primitive is a multiplier or an adder */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        {<span class="comment"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">          /** multipliers and adders are handled quite similarly **/</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;          <span class="keywordtype">int</span> mult = !strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;multiply&quot;</span>);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;          <span class="keywordtype">int</span> num_inputs = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0];<span class="comment">/*what is the data width*/</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;          <span class="keywordtype">int</span> i_port , i_pin ;        </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;          place_comma = 0;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;          <span class="keywordflow">if</span> (mult)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;\nmult #(%d)%s(&quot;</span> , num_inputs , fixed_name); </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;\nripple_adder #(%d)%s(&quot;</span> , num_inputs , fixed_name); </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;          <span class="comment">/*Traversing through all the input ports of this multiplier*/</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;          <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i_port++)</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        {</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;          <span class="keywordflow">if</span>(i_port == 0)<span class="comment">/*This if-else statement will make sure that the signals are concatinated in verilog*/</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;              fprintf(fp , <span class="stringliteral">&quot;{&quot;</span>);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            }</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;          <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;          }</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;          place_comma = 0;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;          <span class="comment">/*Traversing through all the input pins of this input port*/</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;          <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;            {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;              <span class="comment">/*If this input pin is used*/</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;              <span class="keywordflow">if</span>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i_port][i_pin].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>)</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;              <span class="keywordflow">if</span>(place_comma)<span class="comment">/*need this flag check to properly place the commas*/</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                {</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                  fprintf(fp , <span class="stringliteral">&quot; , %s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                }</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;              <span class="keywordflow">else</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                  fprintf(fp , <span class="stringliteral">&quot;%s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                  place_comma=1;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                }</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;            }</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;              <span class="keywordflow">else</span>{<span class="comment">/*If this pin was not used, then instantiate logic zero*/</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;              {</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                fprintf(fp , <span class="stringliteral">&quot;, 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;              }</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;              fprintf(fp , <span class="stringliteral">&quot; 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;              place_comma = 1;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            }</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;              }</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            }</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);<span class="comment">/*End concatination*/</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;          <span class="comment">/*Traversing through all the output ports of this multiplier*/</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;          <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; i_port++)</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);<span class="comment">/*Since there is only a single output port for multipliers we only need to concatinate once*/</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;          place_comma = 0;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;          <span class="comment">/*Traversing through all the output pins of this output port*/</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;          <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">num_output_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            {</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;              <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;              fprintf(fp , <span class="stringliteral">&quot;, %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;              <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            fprintf(fp , <span class="stringliteral">&quot; %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            place_comma = 1;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;              }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            }</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);<span class="comment">/*End concatination*/</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        }</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;);\n\n&quot;</span>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;          <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a>(fp , i , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> , SDF);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;          <span class="keywordflow">if</span> (mult)</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c">SDF_Mult_delay_printing</a>(SDF, current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="../../d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c">SDF_Adder_delay_printing</a>(SDF, current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        }</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;single_port_ram&quot;</span>)){<span class="comment">/*If this primitive is a single port RAM block*/</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="keywordtype">char</span> *fixed_clock_name;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordtype">int</span> i_port,i_pin;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="keywordtype">int</span> data_width,addr_width;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        data_width = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[1];<span class="comment">/*the data_width (word width) is the number of inputs in the data port*/</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        addr_width = <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0];<span class="comment">/*the addr_width (address width) is the number of inputs in the addr port*/</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;\nsingle_port_ram #(%d,%d)%s(&quot;</span> , addr_width , data_width , fixed_name);<span class="comment">/*Passing the address width and data width as a verilog parameter*/</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="comment">/*Traversign through all the input ports of this single_port_ram*/</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i_port++)</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;          {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <span class="keywordflow">if</span>(i_port == 0)<span class="comment">/*This if-else statement will make sure that the signals are concatinated in verilog*/</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;          {</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            fprintf(fp , <span class="stringliteral">&quot;{&quot;</span>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;          }</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;          fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        place_comma = 0;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <span class="comment">/*Traversing through all the input pins of this input port*/</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;          {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            <span class="comment">/*If this input pin is used*/</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            <span class="keywordflow">if</span>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i_port][i_pin].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>)</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;              {</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            <span class="keywordflow">if</span>(place_comma)<span class="comment">/*need this flag check to properly place the commas*/</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;              {</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                fprintf(fp , <span class="stringliteral">&quot; , %s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;              }</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;              {</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                fprintf(fp , <span class="stringliteral">&quot;%s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                place_comma=1;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;              }</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;              }</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <span class="keywordflow">else</span>{<span class="comment">/*If this input pin is not used then instantiate a logic zero*/</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;              <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;              fprintf(fp , <span class="stringliteral">&quot;, 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;              <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;            fprintf(fp , <span class="stringliteral">&quot; 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            place_comma = 1;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;              }</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            }</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;          }</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);<span class="comment">/*End concatination*/</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;          }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        <span class="comment">/*Traversign through all the output ports of this single_port_ram*/</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; i_port++)</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;          {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);<span class="comment">/*Since there is only a single output port for single_port_rams we only need to concatinate once*/</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        place_comma = 0;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="comment">/*Traverse through all the output pins of this output port*/</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">num_output_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;          {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;            <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;              {</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            fprintf(fp , <span class="stringliteral">&quot;, %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;              }</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;              fprintf(fp , <span class="stringliteral">&quot; %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;              place_comma = 1;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;            }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;          }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);<span class="comment">/*End concatination*/</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;          }</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        fixed_clock_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(clock_name);<span class="comment">/*Must also instantiate the clock signal to the RAM block*/</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;, %s_output_0_0&quot;</span> , fixed_clock_name);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;);\n\n&quot;</span>);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        free(fixed_clock_name);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a>(fp , i , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> , SDF);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697">SDF_ram_single_port_delay_printing</a>(SDF , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      }</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;dual_port_ram&quot;</span>)){<span class="comment">/*If this primitive is a dual_port_ram*/</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordtype">int</span> data1_width,data2_width,addr1_width,addr2_width,i_port,i_pin;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <span class="keywordtype">char</span> *fixed_clock_name;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="comment">/*The Input ports of dual port rams are in this order:</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">         0-addr1</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">         1-addr2</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">         2-data1</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">         3-data2</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">         4-we1</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">         5-we2</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">        The verilog primitives module only accepts instatiation in this order else the simulation will give error or give incorrect simulation results*/</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        data1_width = current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[2];<span class="comment">/*the data_width (word width) for the first port, is the number of inputs in the first data port*/</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        addr1_width = current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0];<span class="comment">/*the addr_width (address width) for the first port, is the number of inputs in the first addr port*/</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        data2_width = current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[3];<span class="comment">/*the data_width (word width) for the second port, is the number of inputs in the second data port*/</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        addr2_width = current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[1];<span class="comment">/*the addr_width (address width) for the second port is the number of inputs in the second addr port*/</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        fprintf(fp , <span class="stringliteral">&quot;\ndual_port_ram #(%d,%d,%d,%d)%s(&quot;</span> , addr1_width , data1_width , addr2_width , data2_width , fixed_name);<span class="comment">/*passing the addr_wdith and data_wdith for both ports as verilog parameter*/</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;       </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i_port++)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;              {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                <span class="keywordflow">if</span>(i_port == 0)</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                  {</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                    fprintf(fp , <span class="stringliteral">&quot;{&quot;</span>);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                  }</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                  fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                }</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                place_comma = 0;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="comment">/*Traversign through all the input pins of this input port*/</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                  {</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            <span class="comment">/*If this pin is used*/</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                    <span class="keywordflow">if</span>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i_port][i_pin].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>)</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                      {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                        <span class="keywordflow">if</span>(place_comma)<span class="comment">/*need this flag check to properly place the commas*/</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                          {</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                            fprintf(fp , <span class="stringliteral">&quot; , %s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                          }</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                          {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                            fprintf(fp , <span class="stringliteral">&quot;%s_input_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                            place_comma=1;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                          }</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                      }</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                    <span class="keywordflow">else</span>{<span class="comment">/*If this pin is not used, then instantiate logic zero instead*/</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                      <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                        {</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                          fprintf(fp , <span class="stringliteral">&quot;, 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                        }</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                      <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                        fprintf(fp , <span class="stringliteral">&quot; 1&#39;b0&quot;</span>);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                        place_comma = 1;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                      }</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                    }</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                  }</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);<span class="comment">/*End concatination*/</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;              }</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="comment">/*Traversign through all the output ports of this dual_port_ram*/</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">for</span>(i_port=0 ; i_port&lt;<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; i_port++)</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;              {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                fprintf(fp , <span class="stringliteral">&quot;,{&quot;</span>);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                place_comma = 0;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <span class="comment">/*Traverse through all the output pins of this output port*/</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                <span class="keywordflow">for</span>(i_pin=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">num_output_pins</a>[i_port]-1 ; i_pin&gt;=0 ; i_pin--)</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                  {</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                    <span class="keywordflow">if</span>(place_comma)</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                      {</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                        fprintf(fp , <span class="stringliteral">&quot;, %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                      }</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                    <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                      fprintf(fp , <span class="stringliteral">&quot; %s_output_%d_%d&quot;</span> , fixed_name , i_port , i_pin);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                      place_comma = 1;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                    }</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                  }</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                fprintf(fp , <span class="stringliteral">&quot;}&quot;</span>);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;              }</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            fixed_clock_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(clock_name);<span class="comment">/*Must also instantiate the clock */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;            fprintf(fp , <span class="stringliteral">&quot;, %s_output_0_0&quot;</span> , fixed_clock_name);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;            fprintf(fp , <span class="stringliteral">&quot;);\n\n&quot;</span>);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;            free(fixed_clock_name);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a>(fp , i , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a> , SDF);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;            <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a">SDF_ram_dual_port_delay_printing</a>(SDF , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      }</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span>(strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;input&quot;</span>) &amp;&amp; strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;output&quot;</span>))</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="comment">/*If this primitive is anything else, but an input or an output*/</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        {</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;          printf(<span class="stringliteral">&quot;Failed to generate post-synthesized verilog and sdf files. Primitive %s is unknown.\n\nAcceptable primitives are: LUTs, Flip Flops, IOs, Adders, Rams, and Multiplier blocks.\n\nTo generate the post synthesized verilog and SDF files successfully, you must append the verilog code for the %s to the primitives.v file, and contact the VPR developers team on the website: http://code.google.com/p/vtr-verilog-to-routing/ to update the VPR source code to handle the new primitive. \n&quot;</span>,<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a> , <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>);</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;          exit(1);</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        }</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      free(fixed_name);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    }</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      primitives = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a>(primitives);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a656f15721d9b241ae01f468fe6570784"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">s_pb_graph_node::num_output_pins</a></div><div class="ttdeci">int * num_output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00511">physical_types.h:511</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a40cf01527ccc120f6591062927a731e4"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4">instantiate_interconnect</a></div><div class="ttdeci">void instantiate_interconnect(FILE *verilog, int block_num, t_pb *pb, FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00580">verilog_writer.c:580</a></div></div>
<div class="ttc" id="structs__rr__node_html_a68bd1250c4e9b874100708e97235b674"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">s_rr_node::net_num</a></div><div class="ttdeci">int net_num</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00917">vpr_types.h:917</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a6b92445cd6b4574afb6f8aaa140879f0"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0">sdf_LUT_delay_printing</a></div><div class="ttdeci">void sdf_LUT_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00843">verilog_writer.c:843</a></div></div>
<div class="ttc" id="globals_8c_html_a9bfd163a083925243621097f52863412"><div class="ttname"><a href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a></div><div class="ttdeci">int num_blocks</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00030">globals.c:30</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a1a630a0dc7dd81ade51acd5403fad94a"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a">SDF_ram_dual_port_delay_printing</a></div><div class="ttdeci">void SDF_ram_dual_port_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01011">verilog_writer.c:1011</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_aa9b0d1caa84afa384d9900e18d0cf31c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c">SDF_Adder_delay_printing</a></div><div class="ttdeci">void SDF_Adder_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00940">verilog_writer.c:940</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a415209db988b3225bcc4e22ddb87c640"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640">load_truth_table</a></div><div class="ttdeci">char * load_truth_table(int inputs, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00595">verilog_writer.c:595</a></div></div>
<div class="ttc" id="globals_8c_html_adaa78f5034a2ce56d7e8cf8376200866"><div class="ttname"><a href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a></div><div class="ttdeci">struct s_block * block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00031">globals.c:31</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a5c6ae9915e6c2d9e7107bf591cfef697"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697">SDF_ram_single_port_delay_printing</a></div><div class="ttdeci">void SDF_ram_single_port_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00987">verilog_writer.c:987</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structs__logical__block_html_a42cd94599a9fb447dd1467e5ffb54ba6"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a42cd94599a9fb447dd1467e5ffb54ba6">s_logical_block::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00220">vpr_types.h:220</a></div></div>
<div class="ttc" id="structs__model_html_a7fab94cee1bb7df6050307f0e3dc54d2"><div class="ttname"><a href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">s_model::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00034">logic_types.h:34</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a4f543c0ea05008b73595435c2ed84d28"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">s_pb_graph_node::num_output_ports</a></div><div class="ttdeci">int num_output_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00507">physical_types.h:507</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a4e02a0124c745d2c1788ecd874164c3e"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e">sdf_DFF_delay_printing</a></div><div class="ttdeci">void sdf_DFF_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00889">verilog_writer.c:889</a></div></div>
<div class="ttc" id="slre_8c_html_adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae"><div class="ttname"><a href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d48/slre_8c_source.html#l00050">slre.c:50</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a2a5cc1a766ffa9f5ef87418ffabd753c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c">SDF_Mult_delay_printing</a></div><div class="ttdeci">void SDF_Mult_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00908">verilog_writer.c:908</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a049261b44d3604419425991b110ad79c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a></div><div class="ttdeci">pb_list * free_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01243">verilog_writer.c:1243</a></div></div>
<div class="ttc" id="structs__logical__block_html_a39f804a0c204930b248d96e4687e9f6e"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">s_logical_block::model</a></div><div class="ttdeci">t_model * model</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00209">vpr_types.h:209</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_aaa126f612156369daae96abdcfd312c7"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a></div><div class="ttdeci">int find_number_of_inputs(t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00743">verilog_writer.c:743</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_cgraph" id="d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="233,64,327,91"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="687,392,761,419"/><area shape="rect" id="node7" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7" title="find_number_of_inputs" alt="" coords="427,595,579,621"/><area shape="rect" id="node8" href="../../d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640" title="load_truth_table" alt="" coords="223,712,337,739"/><area shape="rect" id="node10" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4" title="instantiate_interconnect" alt="" coords="200,173,360,200"/><area shape="rect" id="node18" href="../../d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0" title="sdf_LUT_delay_printing" alt="" coords="201,544,359,571"/><area shape="rect" id="node19" href="../../d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e" title="sdf_DFF_delay_printing" alt="" coords="423,392,582,419"/><area shape="rect" id="node20" href="../../d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c" title="SDF_Mult_delay_printing" alt="" coords="419,443,586,469"/><area shape="rect" id="node21" href="../../d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c" title="SDF_Adder_delay_printing" alt="" coords="193,493,367,520"/><area shape="rect" id="node22" href="../../d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697" title="SDF_ram_single_port\l_delay_printing" alt="" coords="207,646,353,687"/><area shape="rect" id="node23" href="../../d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a" title="SDF_ram_dual_port_delay\l_printing" alt="" coords="193,275,367,317"/><area shape="rect" id="node24" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="225,763,335,789"/><area shape="rect" id="node3" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="434,5,571,32"/><area shape="rect" id="node5" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="897,392,980,419"/><area shape="rect" id="node6" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="1067,392,1151,419"/><area shape="rect" id="node9" href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd" title="find_index" alt="" coords="463,712,542,739"/><area shape="rect" id="node11" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="417,57,589,98"/><area shape="rect" id="node15" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="431,123,574,149"/><area shape="rect" id="node16" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="421,225,584,266"/><area shape="rect" id="node17" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9" title="free_linked_list_conn" alt="" coords="431,173,575,200"/><area shape="rect" id="node12" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="645,86,803,127"/><area shape="rect" id="node14" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="638,35,810,61"/><area shape="rect" id="node13" href="../../d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="859,86,1018,127"/></map>
</div>
</p>

<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_icgraph" id="d9/ddf/verilog__writer_8c_ae0ee48a5d2b86ab976b33ffeb9076424_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="192,12,291,39"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="528,12,645,39"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="339,34,479,75"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="694,12,837,39"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="885,12,936,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a166e966fafafc8790ff637dd18e8e73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_SDF_header </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00141">141</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;(DELAYFILE\n\t(SDFVERSION \&quot;2.1\&quot;)\n\t(DIVIDER /)\n\t(TIMESCALE 1 ps)\n\n &quot;</span>);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-18" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-18-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-18-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-18-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a166e966fafafc8790ff637dd18e8e73f_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a166e966fafafc8790ff637dd18e8e73f_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a166e966fafafc8790ff637dd18e8e73f_icgraph" id="d9/ddf/verilog__writer_8c_a166e966fafafc8790ff637dd18e8e73f_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="216,5,315,32"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="552,5,669,32"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="363,27,503,69"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="718,5,861,32"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="909,5,960,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a9e9e6929e67469cf9eae0318dbaf371b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_top_level_module </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>verilog</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00097">97</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">int</span> i,place_comma;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *temp=NULL;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">char</span> *fixed_name = NULL;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  fprintf(verilog , <span class="stringliteral">&quot;module %s(\n&quot;</span> , <a class="code" href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  place_comma=0;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">for</span>(i=0 ; i&lt;<a class="code" href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a> ; i++)<span class="comment">/*go through all the blocks in the design*/</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[i].pb-&gt;pb_graph_node-&gt;pb_type-&gt;<a class="code" href="../../d2/dfa/structs__block.html#a4dba3bad8367484d0173c5c0ebb6c998">name</a>,<span class="stringliteral">&quot;io&quot;</span>))<span class="comment">/*if this block is an i/o block*/</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;          temp = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[i].pb , temp);<span class="comment">/*find all the primitives in this block*/</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;          <span class="keywordflow">for</span>(current=temp ; current!=NULL ; current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>)<span class="comment">/*traverse through all the primitives in this block*/</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;              <span class="keywordflow">if</span>(place_comma){       <span class="comment">/*need this for correct placement of commas and verilog syntax correctness*/</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                fprintf(verilog ,<span class="stringliteral">&quot;\t,&quot;</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;              }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;              <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                fprintf(verilog ,<span class="stringliteral">&quot;\t&quot;</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                place_comma=1;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;              }</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;              fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);<span class="comment">/*need to do this, because some names contain characters that cause syntax errors in verilog (e.g. &#39;~&#39; , &#39;^&#39;,)*/</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;              <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;input&quot;</span>)){<span class="comment">/*if this primitive is an input pin, declare as input*/</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                fprintf(verilog , <span class="stringliteral">&quot;input %s\n&quot;</span>,fixed_name);<span class="comment">/*declaring the inputs*/</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;              }</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;              <span class="keywordflow">else</span> <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;output&quot;</span>)){</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                fprintf(verilog , <span class="stringliteral">&quot;output %s\n&quot;</span>,fixed_name);<span class="comment">/*declaring the outputs*/</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;          }</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;              free(fixed_name);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        }</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      temp = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a>(temp);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  fprintf(verilog , <span class="stringliteral">&quot;);\n\n&quot;</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="globals_8c_html_a9bfd163a083925243621097f52863412"><div class="ttname"><a href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a></div><div class="ttdeci">int num_blocks</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00030">globals.c:30</a></div></div>
<div class="ttc" id="globals_8c_html_a2d46dbcf08cda56a1d6f5d8411761fbf"><div class="ttname"><a href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a></div><div class="ttdeci">char * blif_circuit_name</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00021">globals.c:21</a></div></div>
<div class="ttc" id="structs__block_html_a4dba3bad8367484d0173c5c0ebb6c998"><div class="ttname"><a href="../../d2/dfa/structs__block.html#a4dba3bad8367484d0173c5c0ebb6c998">s_block::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00560">vpr_types.h:560</a></div></div>
<div class="ttc" id="globals_8c_html_adaa78f5034a2ce56d7e8cf8376200866"><div class="ttname"><a href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a></div><div class="ttdeci">struct s_block * block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00031">globals.c:31</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structs__model_html_a7fab94cee1bb7df6050307f0e3dc54d2"><div class="ttname"><a href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">s_model::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00034">logic_types.h:34</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a049261b44d3604419425991b110ad79c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a></div><div class="ttdeci">pb_list * free_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01243">verilog_writer.c:1243</a></div></div>
<div class="ttc" id="structs__logical__block_html_a39f804a0c204930b248d96e4687e9f6e"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">s_logical_block::model</a></div><div class="ttdeci">t_model * model</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00209">vpr_types.h:209</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-19" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-19-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-19-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-19-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_cgraph" id="d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="203,29,296,56"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="213,80,286,107"/><area shape="rect" id="node7" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="195,131,304,157"/><area shape="rect" id="node3" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="353,29,490,56"/><area shape="rect" id="node5" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="380,80,463,107"/><area shape="rect" id="node6" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="539,80,623,107"/></map>
</div>
</p>

<p><div id="dynsection-20" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-20-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-20-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-20-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_icgraph" id="d9/ddf/verilog__writer_8c_a9e9e6929e67469cf9eae0318dbaf371b_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="195,12,293,39"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="531,12,648,39"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="342,34,482,75"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="697,12,839,39"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="888,12,939,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acab434a8d785da0b2a1b117d88a6bdd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instantiate_wires </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>verilog</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00147">147</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">int</span> i,j,k;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *primitive_list=NULL;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">char</span> *fixed_name = NULL;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">for</span>(i=0; i&lt;<a class="code" href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a> ; i++)<span class="comment">/*go through all the blocks in the design*/</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      primitive_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(<a class="code" href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a>[i].pb , primitive_list);<span class="comment">/*find all the primitives in this block*/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keywordflow">for</span>(current=primitive_list ; current!=NULL ; current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>)<span class="comment">/*traverse through all the primitives in this block*/</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;          fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);<span class="comment">/*need to do this, because some names contain characters that cause syntax errors in verilog (e.g. &#39;~&#39; , &#39;^&#39;,)*/</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          <span class="keywordflow">for</span>(j=0 ; j&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; j++)<span class="comment">/*go through all the found primitives and instantiate their output wires*/</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;              <span class="keywordflow">for</span>(k=0 ; k&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">num_output_pins</a>[j] ; k++)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                 </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                      fprintf(verilog , <span class="stringliteral">&quot;wire %s_output_%d_%d;\n&quot;</span> , fixed_name , j , k);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                      <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;input&quot;</span>))<span class="comment">/*if that pin is an inpad pin then have to connect the                                        </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">                                                                                                  inputs to the module to this wire*/</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                          fprintf(verilog , <span class="stringliteral">&quot;assign %s_output_%d_%d = %s;\n\n&quot;</span>,fixed_name , j , k , fixed_name);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                        }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                    </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;          <span class="keywordflow">for</span>(j=0 ; j&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; j++)<span class="comment">/*instantiating the input wire modules for each primitive*/</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            {</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;              <span class="keywordflow">for</span>(k=0 ; k&lt;current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[j] ; k++)</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                {          </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;          fprintf(verilog , <span class="stringliteral">&quot;wire %s_input_%d_%d;\n&quot;</span> , fixed_name , j , k);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;          <span class="keywordflow">if</span>(!strcmp(<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a>,<span class="stringliteral">&quot;output&quot;</span>))<span class="comment">/*if that pin is an outpad then have to connect the input to the outputs </span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">                                                   of the top level module*/</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;              fprintf(verilog , <span class="stringliteral">&quot;assign %s = %s_input_%d_%d;\n\n&quot;</span>,fixed_name , fixed_name , j , k);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            }     </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                }</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;          free(fixed_name);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        }</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      primitive_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a>(primitive_list);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a656f15721d9b241ae01f468fe6570784"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a656f15721d9b241ae01f468fe6570784">s_pb_graph_node::num_output_pins</a></div><div class="ttdeci">int * num_output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00511">physical_types.h:511</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="globals_8c_html_a9bfd163a083925243621097f52863412"><div class="ttname"><a href="../../db/d28/globals_8c.html#a9bfd163a083925243621097f52863412">num_blocks</a></div><div class="ttdeci">int num_blocks</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00030">globals.c:30</a></div></div>
<div class="ttc" id="globals_8c_html_adaa78f5034a2ce56d7e8cf8376200866"><div class="ttname"><a href="../../db/d28/globals_8c.html#adaa78f5034a2ce56d7e8cf8376200866">block</a></div><div class="ttdeci">struct s_block * block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00031">globals.c:31</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structs__model_html_a7fab94cee1bb7df6050307f0e3dc54d2"><div class="ttname"><a href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">s_model::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00034">logic_types.h:34</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a4f543c0ea05008b73595435c2ed84d28"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">s_pb_graph_node::num_output_ports</a></div><div class="ttdeci">int num_output_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00507">physical_types.h:507</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a049261b44d3604419425991b110ad79c"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c">free_linked_list</a></div><div class="ttdeci">pb_list * free_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01243">verilog_writer.c:1243</a></div></div>
<div class="ttc" id="structs__logical__block_html_a39f804a0c204930b248d96e4687e9f6e"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">s_logical_block::model</a></div><div class="ttdeci">t_model * model</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00209">vpr_types.h:209</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-21" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-21-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-21-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-21-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_cgraph" id="d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="181,29,275,56"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="191,80,265,107"/><area shape="rect" id="node7" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="173,131,283,157"/><area shape="rect" id="node3" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="331,29,469,56"/><area shape="rect" id="node5" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="359,80,441,107"/><area shape="rect" id="node6" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="518,80,602,107"/></map>
</div>
</p>

<p><div id="dynsection-22" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-22-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-22-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-22-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_icgraph" id="d9/ddf/verilog__writer_8c_acab434a8d785da0b2a1b117d88a6bdd0_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="173,5,272,32"/><area shape="rect" id="node3" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="509,5,627,32"/><area shape="rect" id="node6" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="321,27,461,69"/><area shape="rect" id="node4" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="675,5,818,32"/><area shape="rect" id="node5" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="867,5,917,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4ba93174f4fcfc85b21c3675b328fa26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void interconnect_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>fp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>downhill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00757">757</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;{</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordtype">char</span> *fixed_name1;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordtype">char</span> *fixed_name2;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *connections;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">int</span> port_number_out=-1,port_number_in=-1,i;  </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">for</span>(connections=downhill ; connections!=NULL ; connections=connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a>)<span class="comment">/*traverse through all the connected primitives and instantiate a routing interconect module*/</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    {</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      fixed_name1 = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      fixed_name2 = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <span class="keywordflow">for</span>(i=0 ; i&lt;connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i++)</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    {</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      <span class="keywordflow">if</span>(!strcmp(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>,connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>))</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        {</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;          port_number_out = i;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        }</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    }</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">for</span>(i=0 ; i&lt;connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; i++)</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        {</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;          <span class="keywordflow">if</span>(!strcmp(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[i][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>,connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>))</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;            {</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;              port_number_in = i;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;            }</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        }     </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      assert(port_number_out &gt;= 0 &amp;&amp; port_number_in &gt;= 0);</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      fprintf(fp , <span class="stringliteral">&quot;interconnect routing_segment_%s_output_%d_%d_to_%s_input_%d_%d( %s_output_%d_%d , %s_input_%d_%d );\n&quot;</span>,</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;              fixed_name1 , port_number_in<span class="comment">/*connections-&gt;driver_pin-&gt;port-&gt;port_index_by_type*/</span> , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>,</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;              fixed_name2 , port_number_out , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>,</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;              fixed_name1 , port_number_in<span class="comment">/*connections-&gt;driver_pin-&gt;port-&gt;port_index_by_type*/</span> , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;              fixed_name2 , port_number_out , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      </div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      free(fixed_name1);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      free(fixed_name2);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    }</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a2a3efc1e52be7c7db1cfcb618074ab4c"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">found_connectivity::driver_pin</a></div><div class="ttdeci">t_pb_graph_pin * driver_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00078">verilog_writer.h:78</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a479717b0191bcabc3b7a78bf8c858c62"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">found_connectivity::load_pb</a></div><div class="ttdeci">t_pb * load_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00076">verilog_writer.h:76</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a2bbdd22ce4bceb45be05f44e9720a8ea"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">s_pb_graph_pin::pin_number</a></div><div class="ttdeci">int pin_number</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00373">physical_types.h:373</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ae11ce37fb623378edbad797423ce8d02"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">found_connectivity::load_pin</a></div><div class="ttdeci">t_pb_graph_pin * load_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00079">verilog_writer.h:79</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__port_html_af8a6bece789e458550d02dcfbdd6c678"><div class="ttname"><a href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">s_port::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00226">physical_types.h:226</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a0f1fa4ccac99e1085e12cbd24bb49668"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">s_pb_graph_pin::parent_node</a></div><div class="ttdeci">struct s_pb_graph_node * parent_node</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00379">physical_types.h:379</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a4f543c0ea05008b73595435c2ed84d28"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">s_pb_graph_node::num_output_ports</a></div><div class="ttdeci">int num_output_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00507">physical_types.h:507</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a1c4e9b4c29ccbe398a018b02b4fdcb7f"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">found_connectivity::driver_pb</a></div><div class="ttdeci">t_pb * driver_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00075">verilog_writer.h:75</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a58e5b19750b72ccbd72b90862f5e47ac"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">s_pb_graph_pin::port</a></div><div class="ttdeci">t_port * port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00372">physical_types.h:372</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-23" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-23-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-23-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-23-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_cgraph" id="d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="198,5,271,32"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="320,5,403,32"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="451,5,535,32"/></map>
</div>
</p>

<p><div id="dynsection-24" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-24-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-24-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-24-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_icgraph" id="d9/ddf/verilog__writer_8c_a4ba93174f4fcfc85b21c3675b328fa26_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="405,5,600,32"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="197,60,357,87"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="648,35,747,61"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="984,35,1101,61"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="795,57,935,98"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1150,35,1293,61"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1341,35,1392,61"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="433,57,572,98"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a415209db988b3225bcc4e22ddb87c640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char* load_truth_table </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00595">595</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordtype">int</span> number_of_dont_cares=0;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordtype">int</span> tries,shift,which_row,i,j;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordtype">int</span> possibles = 1 &lt;&lt; inputs;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordtype">char</span> *tt_row_blif;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordtype">char</span> *possible_row = (<span class="keywordtype">char</span> *)malloc(inputs+1 * <span class="keyword">sizeof</span>(<span class="keywordtype">char</span>));</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordtype">char</span> *tt = (<span class="keywordtype">char</span> *)malloc((possibles+1) * <span class="keyword">sizeof</span>(char));</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keyword">struct </span><a class="code" href="../../dd/d9f/structs__linked__vptr.html">s_linked_vptr</a> *current;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordtype">int</span> number_of_used_inputs_to_lut;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordtype">char</span> set_to;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  assert(possible_row);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  assert(tt);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#adc8cabae3ef357dabffb6b39db85d93c">truth_table</a>) { <span class="comment">// ??? janders ???? how can you have a LUT without a truth table???</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    tt_row_blif =  (<span class="keywordtype">char</span> *)<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#adc8cabae3ef357dabffb6b39db85d93c">truth_table</a>-&gt;<a class="code" href="../../dd/d9f/structs__linked__vptr.html#a3c3a32e3d557b3213229f1739e834d1f">data_vptr</a>;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">else</span> { <span class="comment">// must be producing a GROUND</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">for</span> (i = 0; i &lt; possibles; i++)</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      tt[i] = <span class="charliteral">&#39;0&#39;</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    tt[possibles] = <span class="charliteral">&#39;\0&#39;</span>;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    free(possible_row);</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">return</span> tt;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  set_to = tt_row_blif[strlen(tt_row_blif)-1];</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">/*filling the truth table with the state that is opposite to the output state in the blif truth table*/</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">if</span>(set_to ==<span class="charliteral">&#39;1&#39;</span>)</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    {</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keywordflow">for</span>(i=0 ; i&lt;possibles ; i++)</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        {</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;          tt[i]=<span class="charliteral">&#39;0&#39;</span>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        }</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    }</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">for</span>(i=0 ; i&lt;possibles ; i++)</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        tt[i]=<span class="charliteral">&#39;1&#39;</span>;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      }</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  }</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  tt[possibles] = <span class="charliteral">&#39;\0&#39;</span>;<span class="comment">/*null terminating the tt string*/</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="comment">/*The code bellow will populate the tt[] array with the truth table of the LUT with &quot;pb&quot;</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">    </span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">    The truth table is stored as a linked list in the VPR. Each node in the linked list stores one line of the truth table. This line is in the exact same format as in the blif file. Each line of the truth table is read by traversing through each node of the linked list. The code bellow then parses each line of the truth table. That line might not have all the inputs to the lut specified, or there could be don&#39;t cares in that line of the truth table. at the end we need the output value of the LUT for every possible combination of inputs, which is not given in the blif truth table.</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  The code bellow first counts the number of don&#39;t cares in that line of the truth table. It also creates a temporary string &quot;possible_row&quot;. and there are n=2^(number of don&#39;t cares) possibilities in a particular line of the truth table So in a separate loop we find the nth possibility of the truth table*/</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">for</span>(current=<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#adc8cabae3ef357dabffb6b39db85d93c">truth_table</a> ; current!=NULL ; current=current-&gt;<a class="code" href="../../dd/d9f/structs__linked__vptr.html#a2f98590f5b2268440b66ea5efabbbcd0">next</a>)<span class="comment">/*traversing through all the lines of the blif truth table*/</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      tt_row_blif=(<span class="keywordtype">char</span> *)current-&gt;<a class="code" href="../../dd/d9f/structs__linked__vptr.html#a3c3a32e3d557b3213229f1739e834d1f">data_vptr</a>;<span class="comment">/*tt_row_blif stores the current truth table line*/</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="comment">/*counting number of don&#39;t cares in this line of the blif truth table*/</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      number_of_used_inputs_to_lut = strlen(tt_row_blif)-2;<span class="comment">/*used*/</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="keywordflow">if</span>(number_of_used_inputs_to_lut == 0)<span class="comment">/*If this is a constant generator, then the truth table only contains the constant value that it generates.*/</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        {</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;          <span class="keywordflow">for</span>(i=0 ; i&lt;possibles ; i++)</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;            {</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;              tt[i] = tt_row_blif[1];</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;            }</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        }</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="keywordflow">for</span>(i=0; i&lt;inputs ; i++)</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          {</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            <span class="keywordflow">if</span>(tt_row_blif[i] == <span class="charliteral">&#39;-&#39;</span>)</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;              {</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                number_of_dont_cares++;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;              }</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;          }</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        tries = 1 &lt;&lt; number_of_dont_cares;<span class="comment">/*how many possibilities are there for this line of the blif truth table*/</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="keywordflow">for</span>(i=0 ; i&lt;(tries) ; i++)<span class="comment">/*traverse through all the possibilities for this line of the blif truth table*/</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          {</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            shift=number_of_dont_cares-1;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;            <span class="keywordflow">for</span>(j=0 ; j&lt;number_of_used_inputs_to_lut ; j++)<span class="comment">/*going through all the columns of the blif truth table*/</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;              {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                <span class="keywordflow">if</span>(tt_row_blif[j]==<span class="charliteral">&#39;-&#39;</span>)<span class="comment">/*if this column represents a don&#39;t care*/</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                  {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                    <span class="comment">/*creating a temporary truth table row by taking different values of the possiblity &#39;i&#39; depending on the shift value*/</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                    <span class="keywordflow">if</span>(((i&gt;&gt;shift) &amp; 0x1) == 1)</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                      {</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                        possible_row[j] = <span class="charliteral">&#39;1&#39;</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                      }</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                    <span class="keywordflow">else</span>{</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                      possible_row[j] = <span class="charliteral">&#39;0&#39;</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                    }</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                    shift--;<span class="comment">/*reduce the shift value by one*/</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                  }</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                  {</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                    possible_row[j]=tt_row_blif[j];</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                  }</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;              }</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;            possible_row[j]=0x0;<span class="comment">/*null terminate the temporary truth table row*/</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;            which_row = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd">find_index</a>(possible_row,inputs);<span class="comment">/*find index returns the index of the 64bit truth table that this temporary truth table row corresponds to*/</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            tt[possibles-1-which_row] = set_to;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;          }</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      }</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      number_of_dont_cares = 0;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    }</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  free(possible_row);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">return</span>(tt);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;}</div>
<div class="ttc" id="verilog__writer_8c_html_aadb66fb26f401d4621db1fdae7a7cbbd"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd">find_index</a></div><div class="ttdeci">int find_index(char *row, int inputs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00700">verilog_writer.c:700</a></div></div>
<div class="ttc" id="structs__logical__block_html_adc8cabae3ef357dabffb6b39db85d93c"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#adc8cabae3ef357dabffb6b39db85d93c">s_logical_block::truth_table</a></div><div class="ttdeci">struct s_linked_vptr * truth_table</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00227">vpr_types.h:227</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structs__linked__vptr_html_a2f98590f5b2268440b66ea5efabbbcd0"><div class="ttname"><a href="../../dd/d9f/structs__linked__vptr.html#a2f98590f5b2268440b66ea5efabbbcd0">s_linked_vptr::next</a></div><div class="ttdeci">struct s_linked_vptr * next</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d3c/util_8h_source.html#l00036">util.h:36</a></div></div>
<div class="ttc" id="structs__linked__vptr_html_a3c3a32e3d557b3213229f1739e834d1f"><div class="ttname"><a href="../../dd/d9f/structs__linked__vptr.html#a3c3a32e3d557b3213229f1739e834d1f">s_linked_vptr::data_vptr</a></div><div class="ttdeci">void * data_vptr</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d3c/util_8h_source.html#l00035">util.h:35</a></div></div>
<div class="ttc" id="structs__linked__vptr_html"><div class="ttname"><a href="../../dd/d9f/structs__linked__vptr.html">s_linked_vptr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d3c/util_8h_source.html#l00034">util.h:34</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-25" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-25-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-25-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-25-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_cgraph" id="d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd" title="find_index" alt="" coords="169,5,247,32"/></map>
</div>
</p>

<p><div id="dynsection-26" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-26-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-26-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-26-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_icgraph" id="d9/ddf/verilog__writer_8c_a415209db988b3225bcc4e22ddb87c640_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="168,5,307,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="355,12,453,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="691,12,808,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="502,34,642,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="857,12,999,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1048,12,1099,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aa9b0d1caa84afa384d9900e18d0cf31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDF_Adder_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00940">940</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordtype">int</span> i, j, k;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordtype">int</span> total_input_ports = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a>;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordtype">int</span> pin_count;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordtype">int</span> record = 0;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">for</span> (i = 0; i &lt; total_input_ports; i++) {</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keywordflow">for</span> (j = 0; j &lt; pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i]; j++) {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i][j].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;      </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <a class="code" href="../../d3/db2/structs__tnode.html">t_tnode</a>* tNodeInput = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>; <span class="comment">// source pin of timing arc</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      <span class="keywordflow">if</span> (!tNodeInput)</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">continue</span>; <span class="comment">// no timing information on pin</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;      </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <span class="keywordflow">for</span> (k = 0; k &lt; tNodeInput-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#a32a84d4ba12f104a0459c1278b9b188f">num_edges</a>; k++) {   </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <a class="code" href="../../d3/db2/structs__tnode.html">t_tnode</a> tNodeOutput = <a class="code" href="../../dc/dfb/path__delay_8c.html#ac9c044e78b2696439ab6899f70079472">tnode</a>[tNodeInput-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">out_edges</a>[k].<a class="code" href="../../d5/d4c/structs__tedge.html#a50715c7a487408a5114847c3ce3f5477">to_node</a>]; <span class="comment">// dest pin of timing arc</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordtype">int</span> del = tNodeInput-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">out_edges</a>[k].<a class="code" href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">Tdel</a> * 1.0E12 + 0.5;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">if</span> (!record) { <span class="comment">// print the SDF record header</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;ripple_adder\&quot;)\n\t(INSTANCE inst/%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> ,  fixed_name);</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      record = 1;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    }</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH %s %s (%d:%d:%d)(%d:%d:%d))\n&quot;</span> , tNodeInput-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#acee488505a6cb3c9bea177a345a55c9b">pb_graph_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>, </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        tNodeOutput.<a class="code" href="../../d3/db2/structs__tnode.html#acee488505a6cb3c9bea177a345a55c9b">pb_graph_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>,</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        del , del , del , del , del , del);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      }</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      j =  pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[i]; <span class="comment">// skip to the next port -- JANDERS to fix</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <span class="comment">// what we really want to do here is find the max delay between any pin of the input port, to any pin of the output port</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    }</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  }</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">if</span> (record)</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__tnode_html"><div class="ttname"><a href="../../d3/db2/structs__tnode.html">s_tnode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00333">vpr_types.h:333</a></div></div>
<div class="ttc" id="structs__tnode_html_a32a84d4ba12f104a0459c1278b9b188f"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#a32a84d4ba12f104a0459c1278b9b188f">s_tnode::num_edges</a></div><div class="ttdeci">int num_edges</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00342">vpr_types.h:342</a></div></div>
<div class="ttc" id="path__delay_8c_html_ac9c044e78b2696439ab6899f70079472"><div class="ttname"><a href="../../dc/dfb/path__delay_8c.html#ac9c044e78b2696439ab6899f70079472">tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/path__delay_8c_source.html#l00143">path_delay.c:143</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__port_html_af8a6bece789e458550d02dcfbdd6c678"><div class="ttname"><a href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">s_port::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00226">physical_types.h:226</a></div></div>
<div class="ttc" id="structs__tedge_html_a23f4e65ca6b1f11e90d4b5987030cad4"><div class="ttname"><a href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">s_tedge::Tdel</a></div><div class="ttdeci">float Tdel</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00297">vpr_types.h:297</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="structs__tnode_html_acee488505a6cb3c9bea177a345a55c9b"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#acee488505a6cb3c9bea177a345a55c9b">s_tnode::pb_graph_pin</a></div><div class="ttdeci">t_pb_graph_pin * pb_graph_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00358">vpr_types.h:358</a></div></div>
<div class="ttc" id="structs__tnode_html_ae31524961e28e00e87d8271fd64746f0"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">s_tnode::out_edges</a></div><div class="ttdeci">t_tedge * out_edges</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00336">vpr_types.h:336</a></div></div>
<div class="ttc" id="structs__tedge_html_a50715c7a487408a5114847c3ce3f5477"><div class="ttname"><a href="../../d5/d4c/structs__tedge.html#a50715c7a487408a5114847c3ce3f5477">s_tedge::to_node</a></div><div class="ttdeci">int to_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00296">vpr_types.h:296</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a58e5b19750b72ccbd72b90862f5e47ac"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">s_pb_graph_pin::port</a></div><div class="ttdeci">t_port * port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00372">physical_types.h:372</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-27" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-27-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-27-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-27-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_cgraph" id="d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="230,5,303,32"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="352,5,435,32"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="483,5,567,32"/></map>
</div>
</p>

<p><div id="dynsection-28" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-28-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-28-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-28-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_icgraph" id="d9/ddf/verilog__writer_8c_aa9b0d1caa84afa384d9900e18d0cf31c_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="229,5,368,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="416,12,515,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="752,12,869,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="563,34,703,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="918,12,1061,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1109,12,1160,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4e02a0124c745d2c1788ecd874164c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sdf_DFF_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00889">889</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;{</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordtype">int</span> del,pin_count;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;D_Flip_Flop\&quot;)\n\t(INSTANCE inst/DFF_%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> , fixed_name);</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[0][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>; <span class="comment">// the Q output of the FF (which has only a single output port and pin)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  assert(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">T_arr</a> * 1.0E12 + 0.5;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  del = (int)internal_delay;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH (posedge clock) Q (%d:%d:%d)(%d:%d:%d))\n&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__tnode_html_ab13927ea32437cbb0378292fc71948d1"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">s_tnode::T_arr</a></div><div class="ttdeci">float T_arr</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00343">vpr_types.h:343</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-29" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-29-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-29-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-29-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_cgraph" id="d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="214,5,287,32"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="336,5,419,32"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="467,5,551,32"/></map>
</div>
</p>

<p><div id="dynsection-30" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-30-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-30-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-30-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_icgraph" id="d9/ddf/verilog__writer_8c_a4e02a0124c745d2c1788ecd874164c3e_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="213,5,352,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="400,12,499,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="736,12,853,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="547,34,687,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="902,12,1045,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1093,12,1144,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a63fed7039f357b3177e39513c8696bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDF_interconnect_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>downhill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00797">797</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;{</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *connections;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordtype">char</span> *fixed_name1;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordtype">char</span> *fixed_name2;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordtype">int</span> del;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordtype">int</span> port_number_out=-1,port_number_in=-1,i;  </div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;   <span class="keywordflow">for</span>(connections=downhill ; connections!=NULL ; connections=connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a>)<span class="comment">/*traverse through all the connected primitives and instantiate a routing interconect module*/</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    {</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      fixed_name1 = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      fixed_name2 = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keywordflow">for</span>(i=0 ; i&lt;connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">num_input_ports</a> ; i++)</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    {</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="keywordflow">if</span>(!strcmp(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[i][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>,connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>))</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        {</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;          port_number_out = i;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        }</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    }</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="keywordflow">for</span>(i=0 ; i&lt;connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">num_output_ports</a> ; i++)</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        {</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;          <span class="keywordflow">if</span>(!strcmp(connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">parent_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[i][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>,connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">name</a>))</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            {</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;              port_number_in = i;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;            }</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        }     </div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      internal_delay = connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">driver_to_load_delay</a>;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      internal_delay = internal_delay * 1000000000000.00; <span class="comment">/*converting the delay from seconds to picoseconds*/</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      internal_delay = internal_delay + 0.5;              <span class="comment">/*Rounding the delay to the nearset picosecond*/</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      del = (int)internal_delay;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;interconnect\&quot;)\n\t(INSTANCE inst/routing_segment_%s_output_%d_%d_to_%s_input_%d_%d)\n&quot;</span> ,</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;          fixed_name1 , port_number_in<span class="comment">/*connections-&gt;driver_pin-&gt;port-&gt;port_index_by_type*/</span> , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>,</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;              fixed_name2 , port_number_out , connections-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      fprintf(SDF , <span class="stringliteral">&quot;\t\t(DELAY\n\t\t(ABSOLUTE\n\t\t\t(IOPATH datain dataout (%d:%d:%d)(%d:%d:%d))\n\t\t)\n\t\t)\n\t)\n&quot;</span> ,</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;              del , del , del , del , del , del);</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      free(fixed_name1);</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      free(fixed_name2);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    }</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a2a3efc1e52be7c7db1cfcb618074ab4c"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">found_connectivity::driver_pin</a></div><div class="ttdeci">t_pb_graph_pin * driver_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00078">verilog_writer.h:78</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a479717b0191bcabc3b7a78bf8c858c62"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">found_connectivity::load_pb</a></div><div class="ttdeci">t_pb * load_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00076">verilog_writer.h:76</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a2bbdd22ce4bceb45be05f44e9720a8ea"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">s_pb_graph_pin::pin_number</a></div><div class="ttdeci">int pin_number</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00373">physical_types.h:373</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ae11ce37fb623378edbad797423ce8d02"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">found_connectivity::load_pin</a></div><div class="ttdeci">t_pb_graph_pin * load_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00079">verilog_writer.h:79</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ac618160b95cf4ec09b75bf3f484e48ec"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">found_connectivity::driver_to_load_delay</a></div><div class="ttdeci">float driver_to_load_delay</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00081">verilog_writer.h:81</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a8f1137f1a23a7797a74f10d0bd768b45"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a8f1137f1a23a7797a74f10d0bd768b45">s_pb_graph_node::num_input_ports</a></div><div class="ttdeci">int num_input_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00506">physical_types.h:506</a></div></div>
<div class="ttc" id="structs__port_html_af8a6bece789e458550d02dcfbdd6c678"><div class="ttname"><a href="../../d5/d0f/structs__port.html#af8a6bece789e458550d02dcfbdd6c678">s_port::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00226">physical_types.h:226</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a0f1fa4ccac99e1085e12cbd24bb49668"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a0f1fa4ccac99e1085e12cbd24bb49668">s_pb_graph_pin::parent_node</a></div><div class="ttdeci">struct s_pb_graph_node * parent_node</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00379">physical_types.h:379</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a4f543c0ea05008b73595435c2ed84d28"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a4f543c0ea05008b73595435c2ed84d28">s_pb_graph_node::num_output_ports</a></div><div class="ttdeci">int num_output_ports</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00507">physical_types.h:507</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a1c4e9b4c29ccbe398a018b02b4fdcb7f"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">found_connectivity::driver_pb</a></div><div class="ttdeci">t_pb * driver_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00075">verilog_writer.h:75</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a58e5b19750b72ccbd72b90862f5e47ac"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">s_pb_graph_pin::port</a></div><div class="ttdeci">t_port * port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00372">physical_types.h:372</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-31" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-31-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-31-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-31-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_cgraph" id="d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="217,12,290,39"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="339,12,421,39"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="470,12,554,39"/></map>
</div>
</p>

<p><div id="dynsection-32" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-32-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-32-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-32-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_icgraph" id="d9/ddf/verilog__writer_8c_a63fed7039f357b3177e39513c8696bec_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="424,5,619,32"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656" title="instantiate_interconnect" alt="" coords="216,60,376,87"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="667,35,765,61"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="1003,35,1120,61"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="814,57,954,98"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1169,35,1311,61"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1360,35,1411,61"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="452,57,591,98"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6b92445cd6b4574afb6f8aaa140879f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sdf_LUT_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00843">843</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;{</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordtype">int</span> j,pin_count;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordtype">int</span> del;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordtype">int</span> logical_block_index = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordtype">int</span> record = 0;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">for</span>(j=0 ; j &lt; pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0] ; j++)<span class="comment">/*Assuming that LUTs have a single input port*/</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  {</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;     <span class="keywordflow">if</span> (<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[logical_block_index].input_nets[0][j] != <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>) </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      {</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      </div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keywordtype">int</span> q;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      pin_count = <a class="code" href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a>;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="keywordflow">for</span> (q = 0; q &lt; pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0]; q++)</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      {</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[0][q].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[logical_block_index].pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">net_num</a> == <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[logical_block_index].<a class="code" href="../../dd/d3b/structs__logical__block.html#a82233d9bd7cb2baaa08e05d6d439075c">input_nets</a>[0][j])</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      }</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      assert(q != pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">num_input_pins</a>[0]);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;          internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">out_edges</a>-&gt;<a class="code" href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">Tdel</a>;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;          internal_delay = internal_delay * 1000000000000.00;<span class="comment">/*converting the delay from seconds to picoseconds*/</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;          internal_delay = internal_delay + 0.5;             <span class="comment">/*Rounding the delay to the nearset picosecond*/</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;          del = (int)internal_delay;</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="keywordflow">if</span> (!record) { <span class="comment">// print the SDF record header</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;LUT_%d\&quot;)\n\t(INSTANCE inst/lut_%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> , <a class="code" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a>(pb) , fixed_name);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        record = 1;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      }</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH inter%d/datain inter%d/dataout (%d:%d:%d)(%d:%d:%d))\n&quot;</span> , j , j , del , del , del , del , del , del);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        }</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    }</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">if</span> (record) </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__logical__block_html_a82233d9bd7cb2baaa08e05d6d439075c"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a82233d9bd7cb2baaa08e05d6d439075c">s_logical_block::input_nets</a></div><div class="ttdeci">int ** input_nets</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00211">vpr_types.h:211</a></div></div>
<div class="ttc" id="structs__rr__node_html_a68bd1250c4e9b874100708e97235b674"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a68bd1250c4e9b874100708e97235b674">s_rr_node::net_num</a></div><div class="ttdeci">int net_num</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00917">vpr_types.h:917</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structs__tedge_html_a23f4e65ca6b1f11e90d4b5987030cad4"><div class="ttname"><a href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">s_tedge::Tdel</a></div><div class="ttdeci">float Tdel</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00297">vpr_types.h:297</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a74fd695d40ca16180e8c28253bef188b"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a74fd695d40ca16180e8c28253bef188b">s_pb_graph_node::num_input_pins</a></div><div class="ttdeci">int * num_input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00510">physical_types.h:510</a></div></div>
<div class="ttc" id="structs__tnode_html_ae31524961e28e00e87d8271fd64746f0"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">s_tnode::out_edges</a></div><div class="ttdeci">t_tedge * out_edges</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00336">vpr_types.h:336</a></div></div>
<div class="ttc" id="slre_8c_html_adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae"><div class="ttname"><a href="../../d2/d48/slre_8c.html#adc29c2ff13d900c2f185ee95427fb06ca0e0143636c29971736eab47415868eae">OPEN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d48/slre_8c_source.html#l00050">slre.c:50</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_aaa126f612156369daae96abdcfd312c7"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a></div><div class="ttdeci">int find_number_of_inputs(t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00743">verilog_writer.c:743</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-33" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-33-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-33-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-33-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_cgraph" id="d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="253,5,326,32"/><area shape="rect" id="node5" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7" title="find_number_of_inputs" alt="" coords="213,56,365,83"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="413,5,496,32"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="545,5,629,32"/></map>
</div>
</p>

<p><div id="dynsection-34" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-34-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-34-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-34-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_icgraph" id="d9/ddf/verilog__writer_8c_a6b92445cd6b4574afb6f8aaa140879f0_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="213,5,352,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="400,12,499,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="736,12,853,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="547,34,687,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="902,12,1045,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1093,12,1144,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a2a5cc1a766ffa9f5ef87418ffabd753c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDF_Mult_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00908">908</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordtype">int</span> pin_count;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordtype">int</span> del;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;mult\&quot;)\n\t(INSTANCE inst/%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> ,  fixed_name);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[0][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  assert(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">out_edges</a>-&gt;<a class="code" href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">Tdel</a>;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  internal_delay = internal_delay * 1000000000000.00;<span class="comment">/*converting the delay from seconds to picoseconds*/</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  internal_delay = internal_delay + 0.5;             <span class="comment">/*Rounding the delay to the nearset picosecond*/</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  del = (int)internal_delay;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH delay/A delay/B (%d:%d:%d)(%d:%d:%d))\n&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">input_pins</a>[1][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  assert(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">out_edges</a>-&gt;<a class="code" href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">Tdel</a>;</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  internal_delay = internal_delay * 1.0E12;<span class="comment">/*converting the delay from seconds to picoseconds*/</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  internal_delay = internal_delay + 0.5;             <span class="comment">/*Rounding the delay to the nearset picosecond*/</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  del = (int)internal_delay;</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH delay2/A delay2/B (%d:%d:%d)(%d:%d:%d))\n&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  </div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__tedge_html_a23f4e65ca6b1f11e90d4b5987030cad4"><div class="ttname"><a href="../../d5/d4c/structs__tedge.html#a23f4e65ca6b1f11e90d4b5987030cad4">s_tedge::Tdel</a></div><div class="ttdeci">float Tdel</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00297">vpr_types.h:297</a></div></div>
<div class="ttc" id="structs__tnode_html_ae31524961e28e00e87d8271fd64746f0"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ae31524961e28e00e87d8271fd64746f0">s_tnode::out_edges</a></div><div class="ttdeci">t_tedge * out_edges</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00336">vpr_types.h:336</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a173d74dc3cb727df5918c71e3731645d"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a173d74dc3cb727df5918c71e3731645d">s_pb_graph_node::input_pins</a></div><div class="ttdeci">t_pb_graph_pin ** input_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00502">physical_types.h:502</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-35" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-35-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-35-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-35-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_cgraph" id="d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="222,5,295,32"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="344,5,427,32"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="475,5,559,32"/></map>
</div>
</p>

<p><div id="dynsection-36" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-36-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-36-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-36-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_icgraph" id="d9/ddf/verilog__writer_8c_a2a5cc1a766ffa9f5ef87418ffabd753c_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="221,5,360,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="408,12,507,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="744,12,861,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="555,34,695,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="910,12,1053,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1101,12,1152,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a1a630a0dc7dd81ade51acd5403fad94a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDF_ram_dual_port_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01011">1011</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;{</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="comment">//  int num_inputs;</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordtype">int</span> pin_count;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordtype">int</span> del;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="comment">//  num_inputs = pb-&gt;pb_graph_node-&gt;num_input_pins[0];</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;dual_port_ram\&quot;)\n\t(INSTANCE inst/%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> ,  fixed_name);</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[0][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>; <span class="comment">// an output pin of the RAM</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  assert(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">T_arr</a> * 1.0E12 + 0.5;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  del = (int)internal_delay;</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH (posedge clock) out1 (%d:%d:%d)(%d:%d:%d))&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH (posedge clock) out2 (%d:%d:%d)(%d:%d:%d))&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__tnode_html_ab13927ea32437cbb0378292fc71948d1"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">s_tnode::T_arr</a></div><div class="ttdeci">float T_arr</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00343">vpr_types.h:343</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-37" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-37-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-37-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-37-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_cgraph" id="d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="230,12,303,39"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="352,12,435,39"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="483,12,567,39"/></map>
</div>
</p>

<p><div id="dynsection-38" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-38-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-38-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-38-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_icgraph" id="d9/ddf/verilog__writer_8c_a1a630a0dc7dd81ade51acd5403fad94a_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="229,5,368,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="416,12,515,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="752,12,869,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="563,34,703,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="918,12,1061,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1109,12,1160,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a5c6ae9915e6c2d9e7107bf591cfef697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SDF_ram_single_port_delay_printing </td>
          <td>(</td>
          <td class="paramtype">FILE *&#160;</td>
          <td class="paramname"><em>SDF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00987">987</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;{</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="comment">//  int num_inputs;</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">char</span> *fixed_name;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordtype">int</span> pin_count;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordtype">float</span> internal_delay;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordtype">int</span> del;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">//  num_inputs = pb-&gt;pb_graph_node-&gt;num_input_pins[0];</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  fixed_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t(CELL\n\t(CELLTYPE \&quot;single_port_ram\&quot;)\n\t(INSTANCE inst/%s)\n\t\t(DELAY\n\t\t(ABSOLUTE\n&quot;</span> ,  fixed_name);</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  pin_count = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">output_pins</a>[0][0].<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">pin_count_in_cluster</a>; <span class="comment">// an output pin of the RAM</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  assert(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>);</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  internal_delay = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">rr_graph</a>[pin_count].<a class="code" href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">tnode</a>-&gt;<a class="code" href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">T_arr</a> * 1.0E12 + 0.5;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  del = (int)internal_delay;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t\t(IOPATH (posedge clock) out (%d:%d:%d)(%d:%d:%d))&quot;</span> , del , del , del , del , del , del);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;\t\t)\n\t\t)\n\t)\n&quot;</span>);</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  free(fixed_name);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_a7ff621a9319ba24bd59f1a99f40e51b7"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a7ff621a9319ba24bd59f1a99f40e51b7">s_pb::rr_graph</a></div><div class="ttdeci">struct s_rr_node * rr_graph</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00188">vpr_types.h:188</a></div></div>
<div class="ttc" id="structs__rr__node_html_a8db9131e4e02f061c8bd1d33ee149888"><div class="ttname"><a href="../../d3/d41/structs__rr__node.html#a8db9131e4e02f061c8bd1d33ee149888">s_rr_node::tnode</a></div><div class="ttdeci">t_tnode * tnode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00919">vpr_types.h:919</a></div></div>
<div class="ttc" id="structs__tnode_html_ab13927ea32437cbb0378292fc71948d1"><div class="ttname"><a href="../../d3/db2/structs__tnode.html#ab13927ea32437cbb0378292fc71948d1">s_tnode::T_arr</a></div><div class="ttdeci">float T_arr</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00343">vpr_types.h:343</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_ac6aa0723e0f1cc9e1b59399a9e8159ca"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#ac6aa0723e0f1cc9e1b59399a9e8159ca">s_pb_graph_node::output_pins</a></div><div class="ttdeci">t_pb_graph_pin ** output_pins</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00503">physical_types.h:503</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a19aff6e8669c158d9acd2be098d1c3b4"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a19aff6e8669c158d9acd2be098d1c3b4">s_pb_graph_pin::pin_count_in_cluster</a></div><div class="ttdeci">int pin_count_in_cluster</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00380">physical_types.h:380</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-39" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-39-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-39-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-39-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_cgraph" id="d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="201,12,274,39"/><area shape="rect" id="node3" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="323,12,405,39"/><area shape="rect" id="node4" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="454,12,538,39"/></map>
</div>
</p>

<p><div id="dynsection-40" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-40-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-40-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-40-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_icgraph" id="d9/ddf/verilog__writer_8c_a5c6ae9915e6c2d9e7107bf591cfef697_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="200,5,339,46"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="387,12,485,39"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="723,12,840,39"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="534,34,674,75"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="889,12,1031,39"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1080,12,1131,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="addbebe857ccfae7cebb8367a14b20623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a>* traverse_clb </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d3f/vpr__types_8h.html#a69e541f9cc72f0a81acba3d7a87508f5">t_pb</a> *&#160;</td>
          <td class="paramname"><em>pb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td>
          <td class="paramname"><em>prim_list</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01063">1063</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;{</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordtype">int</span> i,j;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d7a/structs__pb__type.html">t_pb_type</a> *pb_type;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">if</span>(pb == NULL || pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a> == NULL) {  <span class="comment">/*Reached a pb with no content*/</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span>(prim_list);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  pb_type = pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a7082d06d0ccb45c350159c9b858d5761">pb_type</a>;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">if</span>(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a929a898dd9829bfec5bcf3fdd08255fb">child_pbs</a> == NULL) {<span class="comment">/*reached a primitive*/</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    prim_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd">insert_to_linked_list</a>(pb , prim_list);   <span class="comment">/*add the primitive to the linked list*/</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  }</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">if</span>(pb_type-&gt;<a class="code" href="../../d0/d7a/structs__pb__type.html#a28c7e82abf48340abe29e15b078e3bb3">num_modes</a> &gt; 0) {                                              <span class="comment">/*Traversing through the children of the pb*/</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">for</span>(i = 0; i &lt; pb_type-&gt;<a class="code" href="../../d0/d7a/structs__pb__type.html#a3e646d678b5683018b7c8862d2567c0f">modes</a>[pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a8135ee8779fb3037f099cf034d007736">mode</a>].<a class="code" href="../../db/dc8/structs__mode.html#a713a5ca1df587e451cc3f91662e8717d">num_pb_type_children</a>; i++) {</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="keywordflow">for</span>(j = 0; j &lt; pb_type-&gt;<a class="code" href="../../d0/d7a/structs__pb__type.html#a3e646d678b5683018b7c8862d2567c0f">modes</a>[pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a8135ee8779fb3037f099cf034d007736">mode</a>].<a class="code" href="../../db/dc8/structs__mode.html#a1721f30693ed87a817f5f1c92e652e88">pb_type_children</a>[i].<a class="code" href="../../d0/d7a/structs__pb__type.html#aac46bd14df0db928e4779730391af1f8">num_pb</a>; j++) {</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    prim_list = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(&amp;(pb-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a929a898dd9829bfec5bcf3fdd08255fb">child_pbs</a>[i][j]) , prim_list);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      }</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    }  </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  }</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">return</span>(prim_list);</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb__type_html"><div class="ttname"><a href="../../d0/d7a/structs__pb__type.html">s_pb_type</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00553">physical_types.h:553</a></div></div>
<div class="ttc" id="structs__pb_html_a929a898dd9829bfec5bcf3fdd08255fb"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a929a898dd9829bfec5bcf3fdd08255fb">s_pb::child_pbs</a></div><div class="ttdeci">struct s_pb ** child_pbs</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00185">vpr_types.h:185</a></div></div>
<div class="ttc" id="structs__mode_html_a1721f30693ed87a817f5f1c92e652e88"><div class="ttname"><a href="../../db/dc8/structs__mode.html#a1721f30693ed87a817f5f1c92e652e88">s_mode::pb_type_children</a></div><div class="ttdeci">struct s_pb_type * pb_type_children</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00336">physical_types.h:336</a></div></div>
<div class="ttc" id="structs__pb__type_html_a3e646d678b5683018b7c8862d2567c0f"><div class="ttname"><a href="../../d0/d7a/structs__pb__type.html#a3e646d678b5683018b7c8862d2567c0f">s_pb_type::modes</a></div><div class="ttdeci">t_mode * modes</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00560">physical_types.h:560</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_ac0aff0e572b7afdc2d0f4526698321fd"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd">insert_to_linked_list</a></div><div class="ttdeci">pb_list * insert_to_linked_list(t_pb *pb_new, pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01191">verilog_writer.c:1191</a></div></div>
<div class="ttc" id="structs__pb__type_html_aac46bd14df0db928e4779730391af1f8"><div class="ttname"><a href="../../d0/d7a/structs__pb__type.html#aac46bd14df0db928e4779730391af1f8">s_pb_type::num_pb</a></div><div class="ttdeci">int num_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00555">physical_types.h:555</a></div></div>
<div class="ttc" id="structs__pb__type_html_a28c7e82abf48340abe29e15b078e3bb3"><div class="ttname"><a href="../../d0/d7a/structs__pb__type.html#a28c7e82abf48340abe29e15b078e3bb3">s_pb_type::num_modes</a></div><div class="ttdeci">int num_modes</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00561">physical_types.h:561</a></div></div>
<div class="ttc" id="structs__mode_html_a713a5ca1df587e451cc3f91662e8717d"><div class="ttname"><a href="../../db/dc8/structs__mode.html#a713a5ca1df587e451cc3f91662e8717d">s_mode::num_pb_type_children</a></div><div class="ttdeci">int num_pb_type_children</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00337">physical_types.h:337</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a7082d06d0ccb45c350159c9b858d5761"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a7082d06d0ccb45c350159c9b858d5761">s_pb_graph_node::pb_type</a></div><div class="ttdeci">struct s_pb_type * pb_type</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00498">physical_types.h:498</a></div></div>
<div class="ttc" id="structs__pb_html_a8135ee8779fb3037f099cf034d007736"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a8135ee8779fb3037f099cf034d007736">s_pb::mode</a></div><div class="ttdeci">int mode</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00183">vpr_types.h:183</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-41" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-41-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-41-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-41-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_cgraph" id="d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="147,29,285,56"/></map>
</div>
</p>

<p><div id="dynsection-42" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-42-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-42-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-42-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_icgraph" id="d9/ddf/verilog__writer_8c_addbebe857ccfae7cebb8367a14b20623_icgraph">
<area shape="rect" id="node2" href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83" title="instantiate_top_level\l_module" alt="" coords="315,5,456,46"/><area shape="rect" id="node8" href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6" title="instantiate_wires" alt="" coords="325,71,445,97"/><area shape="rect" id="node9" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48" title="instantiate_input_interconnect" alt="" coords="288,121,483,148"/><area shape="rect" id="node10" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df" title="instantiate_primitive\l_modules" alt="" coords="316,173,455,214"/><area shape="rect" id="node11" href="../../de/d8d/verilog__writer_8h.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="147,100,240,127"/><area shape="rect" id="node3" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2" title="verilog_writer" alt="" coords="531,96,629,123"/><area shape="rect" id="node4" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="867,96,984,123"/><area shape="rect" id="node7" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="678,118,818,159"/><area shape="rect" id="node5" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="1033,96,1175,123"/><area shape="rect" id="node6" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="1224,96,1275,123"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae13b0a8e42f3d51757b53e0b992df1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void traverse_linked_list </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a> *&#160;</td>
          <td class="paramname"><em>list</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01233">1233</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *current;</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  </div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">for</span>(current=list ; current!=NULL ; current=current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>)</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    {</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      printf(<span class="stringliteral">&quot;type: %s , name: %s \n&quot;</span>, <a class="code" href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a>[current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">logical_block</a>].<a class="code" href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">model</a>-&gt;<a class="code" href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">name</a> , current-&gt;<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>);</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    }</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;}</div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structs__pb_html_acbd141e2d9ab54d7457e821ff5b7b417"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#acbd141e2d9ab54d7457e821ff5b7b417">s_pb::logical_block</a></div><div class="ttdeci">int logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00181">vpr_types.h:181</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="structs__model_html_a7fab94cee1bb7df6050307f0e3dc54d2"><div class="ttname"><a href="../../df/da1/structs__model.html#a7fab94cee1bb7df6050307f0e3dc54d2">s_model::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d14/logic__types_8h_source.html#l00034">logic_types.h:34</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="structs__logical__block_html_a39f804a0c204930b248d96e4687e9f6e"><div class="ttname"><a href="../../dd/d3b/structs__logical__block.html#a39f804a0c204930b248d96e4687e9f6e">s_logical_block::model</a></div><div class="ttdeci">t_model * model</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00209">vpr_types.h:209</a></div></div>
<div class="ttc" id="globals_8c_html_a75cb9e34ac048f44199497435f759704"><div class="ttname"><a href="../../db/d28/globals_8c.html#a75cb9e34ac048f44199497435f759704">logical_block</a></div><div class="ttdeci">struct s_logical_block * logical_block</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00020">globals.c:20</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad2bfe00b1cc55fb5ae039a934444b1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void traverse_linked_list_conn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a> *&#160;</td>
          <td class="paramname"><em>list</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l01216">1216</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *current;</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  </div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">for</span>(current=list ; current != NULL ; current=current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a>)</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    {</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      printf(<span class="stringliteral">&quot;    driver=&gt; type: %s , name: %s , output: [%d][%d] , load=&gt; type: %s , name: %s input: [%d][%d]\npath delay: %e\n\n&quot;</span>,current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a7082d06d0ccb45c350159c9b858d5761">pb_type</a>-&gt;<a class="code" href="../../d0/d7a/structs__pb__type.html#ad935905dfa25e3c0cb45c2dcc090eab0">name</a> , </div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>,</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#a51e63f3a300ea38f46b48e3fa9c0c95c">index</a> , current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a> ,</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">pb_graph_node</a>-&gt;<a class="code" href="../../dd/d8a/structs__pb__graph__node.html#a7082d06d0ccb45c350159c9b858d5761">pb_type</a>-&gt;<a class="code" href="../../d0/d7a/structs__pb__type.html#ad935905dfa25e3c0cb45c2dcc090eab0">name</a>,</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a>-&gt;<a class="code" href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">name</a>,</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">port</a>-&gt;<a class="code" href="../../d5/d0f/structs__port.html#a51e63f3a300ea38f46b48e3fa9c0c95c">index</a> , current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>-&gt;<a class="code" href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">pin_number</a>,</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;         current-&gt;<a class="code" href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">driver_to_load_delay</a> );</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    }</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div>
<div class="ttc" id="structs__port_html_a51e63f3a300ea38f46b48e3fa9c0c95c"><div class="ttname"><a href="../../d5/d0f/structs__port.html#a51e63f3a300ea38f46b48e3fa9c0c95c">s_port::index</a></div><div class="ttdeci">int index</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00236">physical_types.h:236</a></div></div>
<div class="ttc" id="structs__pb_html_a443ba31483b80b6cf9e7ccd0e2b5a323"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a443ba31483b80b6cf9e7ccd0e2b5a323">s_pb::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00179">vpr_types.h:179</a></div></div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a2a3efc1e52be7c7db1cfcb618074ab4c"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">found_connectivity::driver_pin</a></div><div class="ttdeci">t_pb_graph_pin * driver_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00078">verilog_writer.h:78</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a479717b0191bcabc3b7a78bf8c858c62"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">found_connectivity::load_pb</a></div><div class="ttdeci">t_pb * load_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00076">verilog_writer.h:76</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a2bbdd22ce4bceb45be05f44e9720a8ea"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a2bbdd22ce4bceb45be05f44e9720a8ea">s_pb_graph_pin::pin_number</a></div><div class="ttdeci">int pin_number</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00373">physical_types.h:373</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ae11ce37fb623378edbad797423ce8d02"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">found_connectivity::load_pin</a></div><div class="ttdeci">t_pb_graph_pin * load_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00079">verilog_writer.h:79</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ac618160b95cf4ec09b75bf3f484e48ec"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">found_connectivity::driver_to_load_delay</a></div><div class="ttdeci">float driver_to_load_delay</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00081">verilog_writer.h:81</a></div></div>
<div class="ttc" id="structs__pb__type_html_ad935905dfa25e3c0cb45c2dcc090eab0"><div class="ttname"><a href="../../d0/d7a/structs__pb__type.html#ad935905dfa25e3c0cb45c2dcc090eab0">s_pb_type::name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00554">physical_types.h:554</a></div></div>
<div class="ttc" id="structs__pb__graph__node_html_a7082d06d0ccb45c350159c9b858d5761"><div class="ttname"><a href="../../dd/d8a/structs__pb__graph__node.html#a7082d06d0ccb45c350159c9b858d5761">s_pb_graph_node::pb_type</a></div><div class="ttdeci">struct s_pb_type * pb_type</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00498">physical_types.h:498</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a1c4e9b4c29ccbe398a018b02b4fdcb7f"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">found_connectivity::driver_pb</a></div><div class="ttdeci">t_pb * driver_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00075">verilog_writer.h:75</a></div></div>
<div class="ttc" id="structs__pb_html_a13e31b76413daafae6f79dadd797bd31"><div class="ttname"><a href="../../d6/dc6/structs__pb.html#a13e31b76413daafae6f79dadd797bd31">s_pb::pb_graph_node</a></div><div class="ttdeci">t_pb_graph_node * pb_graph_node</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00180">vpr_types.h:180</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html_a58e5b19750b72ccbd72b90862f5e47ac"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html#a58e5b19750b72ccbd72b90862f5e47ac">s_pb_graph_pin::port</a></div><div class="ttdeci">t_port * port</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00372">physical_types.h:372</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3c226544a13e4cb01adfe3c8548296e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void verilog_writer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html#l00064">64</a> of file <a class="el" href="../../d9/ddf/verilog__writer_8c_source.html">verilog_writer.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  FILE *verilog;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  FILE *SDF;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">char</span> * verilog_file_name = (<span class="keywordtype">char</span> *)malloc((strlen(<a class="code" href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a>) + strlen(<span class="stringliteral">&quot;_post_synthesis.v&quot;</span>) + 1) *<span class="keyword">sizeof</span>(char));<span class="comment">/*creating the Verilog file name*/</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">char</span> * sdf_file_name = (<span class="keywordtype">char</span> *)malloc((strlen(<a class="code" href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a>) + strlen(<span class="stringliteral">&quot;_post_synthesis.sdf&quot;</span>) + 1) *<span class="keyword">sizeof</span>(<span class="keywordtype">char</span>));<span class="comment">/*creating the SDF file name*/</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">char</span> *clock_name;<span class="comment">/*Will need to store the clock name of the design if any exist*/</span> </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  assert(verilog_file_name);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  assert(sdf_file_name);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  printf(<span class="stringliteral">&quot;\nWriting the post-synthesized circuit Verilog and SDF.....\n...&quot;</span>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  sprintf(verilog_file_name, <span class="stringliteral">&quot;%s%s&quot;</span>, <a class="code" href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a>, <span class="stringliteral">&quot;_post_synthesis.v&quot;</span>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  sprintf(sdf_file_name, <span class="stringliteral">&quot;%s%s&quot;</span>, <a class="code" href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a>, <span class="stringliteral">&quot;_post_synthesis.sdf&quot;</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">/*Openning the post synthesized netlist files*/</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  verilog = fopen(verilog_file_name , <span class="stringliteral">&quot;w&quot;</span>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  SDF = fopen(sdf_file_name , <span class="stringliteral">&quot;w&quot;</span>);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  clock_name = <a class="code" href="../../d9/ddf/verilog__writer_8c.html#ad82cf886871152d6a797c4e11cfdcded">find_clock_name</a>();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a9e9e6929e67469cf9eae0318dbaf371b">instantiate_top_level_module</a>(verilog);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#a166e966fafafc8790ff637dd18e8e73f">instantiate_SDF_header</a>(SDF);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#acab434a8d785da0b2a1b117d88a6bdd0">instantiate_wires</a>(verilog);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#aeafcfd771062326e7f71ed7be4259cb0">instantiate_input_interconnect</a>(verilog , SDF , clock_name);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="../../d9/ddf/verilog__writer_8c.html#ae0ee48a5d2b86ab976b33ffeb9076424">instantiate_primitive_modules</a>(verilog,clock_name,SDF);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  fprintf(verilog , <span class="stringliteral">&quot;\nendmodule\n&quot;</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  fprintf(SDF , <span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  fclose(verilog);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  fclose(SDF);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  printf(<span class="stringliteral">&quot;Done\n\n&quot;</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div>
<div class="ttc" id="verilog__writer_8c_html_ae0ee48a5d2b86ab976b33ffeb9076424"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#ae0ee48a5d2b86ab976b33ffeb9076424">instantiate_primitive_modules</a></div><div class="ttdeci">void instantiate_primitive_modules(FILE *fp, char *clock_name, FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00237">verilog_writer.c:237</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a166e966fafafc8790ff637dd18e8e73f"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a166e966fafafc8790ff637dd18e8e73f">instantiate_SDF_header</a></div><div class="ttdeci">void instantiate_SDF_header(FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00141">verilog_writer.c:141</a></div></div>
<div class="ttc" id="globals_8c_html_a2d46dbcf08cda56a1d6f5d8411761fbf"><div class="ttname"><a href="../../db/d28/globals_8c.html#a2d46dbcf08cda56a1d6f5d8411761fbf">blif_circuit_name</a></div><div class="ttdeci">char * blif_circuit_name</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d28/globals_8c_source.html#l00021">globals.c:21</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_ad82cf886871152d6a797c4e11cfdcded"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#ad82cf886871152d6a797c4e11cfdcded">find_clock_name</a></div><div class="ttdeci">char * find_clock_name(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01035">verilog_writer.c:1035</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_aeafcfd771062326e7f71ed7be4259cb0"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#aeafcfd771062326e7f71ed7be4259cb0">instantiate_input_interconnect</a></div><div class="ttdeci">void instantiate_input_interconnect(FILE *verilog, FILE *SDF, char *clock_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00200">verilog_writer.c:200</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_acab434a8d785da0b2a1b117d88a6bdd0"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#acab434a8d785da0b2a1b117d88a6bdd0">instantiate_wires</a></div><div class="ttdeci">void instantiate_wires(FILE *verilog)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00147">verilog_writer.c:147</a></div></div>
<div class="ttc" id="verilog__writer_8c_html_a9e9e6929e67469cf9eae0318dbaf371b"><div class="ttname"><a href="../../d9/ddf/verilog__writer_8c.html#a9e9e6929e67469cf9eae0318dbaf371b">instantiate_top_level_module</a></div><div class="ttdeci">void instantiate_top_level_module(FILE *verilog)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00097">verilog_writer.c:97</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-43" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-43-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-43-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-43-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_cgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_cgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_cgraph" id="d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_cgraph">
<area shape="rect" id="node2" href="../../d9/ddf/verilog__writer_8c.html#ad82cf886871152d6a797c4e11cfdcded" title="find_clock_name" alt="" coords="174,133,293,160"/><area shape="rect" id="node3" href="../../d9/ddf/verilog__writer_8c.html#a9e9e6929e67469cf9eae0318dbaf371b" title="instantiate_top_level\l_module" alt="" coords="389,168,531,210"/><area shape="rect" id="node10" href="../../d9/ddf/verilog__writer_8c.html#a166e966fafafc8790ff637dd18e8e73f" title="instantiate_SDF_header" alt="" coords="153,594,314,621"/><area shape="rect" id="node11" href="../../d9/ddf/verilog__writer_8c.html#acab434a8d785da0b2a1b117d88a6bdd0" title="instantiate_wires" alt="" coords="400,66,520,93"/><area shape="rect" id="node12" href="../../d9/ddf/verilog__writer_8c.html#aeafcfd771062326e7f71ed7be4259cb0" title="instantiate_input_interconnect" alt="" coords="363,285,557,312"/><area shape="rect" id="node20" href="../../d9/ddf/verilog__writer_8c.html#ae0ee48a5d2b86ab976b33ffeb9076424" title="instantiate_primitive\l_modules" alt="" coords="164,528,303,570"/><area shape="rect" id="node4" href="../../d9/ddf/verilog__writer_8c.html#addbebe857ccfae7cebb8367a14b20623" title="traverse_clb" alt="" coords="645,74,739,101"/><area shape="rect" id="node6" href="../../d9/ddf/verilog__writer_8c.html#a0c9807ef564c9f3eac22d0b7a3348c0b" title="fix_name" alt="" coords="877,510,950,537"/><area shape="rect" id="node9" href="../../d9/ddf/verilog__writer_8c.html#a049261b44d3604419425991b110ad79c" title="free_linked_list" alt="" coords="637,176,747,202"/><area shape="rect" id="node5" href="../../d9/ddf/verilog__writer_8c.html#ac0aff0e572b7afdc2d0f4526698321fd" title="insert_to_linked_list" alt="" coords="845,74,982,101"/><area shape="rect" id="node7" href="../../d8/d3c/util_8h.html#a27b0289e7d294726d1e5a341fae7038d" title="my_strdup" alt="" coords="1087,510,1169,537"/><area shape="rect" id="node8" href="../../de/df1/util_8c.html#a529692256011f679109a7ee33fdc6576" title="my_malloc" alt="" coords="1257,510,1341,537"/><area shape="rect" id="node13" href="../../d9/ddf/verilog__writer_8c.html#ab6290879bde892c15b07657211857758" title="find_connected_primitives\l_downhill" alt="" coords="606,278,778,319"/><area shape="rect" id="node17" href="../../d9/ddf/verilog__writer_8c.html#a4ba93174f4fcfc85b21c3675b328fa26" title="interconnect_printing" alt="" coords="621,409,763,436"/><area shape="rect" id="node18" href="../../d9/ddf/verilog__writer_8c.html#a63fed7039f357b3177e39513c8696bec" title="SDF_interconnect_delay\l_printing" alt="" coords="611,343,773,384"/><area shape="rect" id="node19" href="../../d9/ddf/verilog__writer_8c.html#a1d98b24b18caa0f410a987d87ea083d9" title="free_linked_list_conn" alt="" coords="620,226,764,253"/><area shape="rect" id="node14" href="../../d6/d8f/vpr__utils_8c.html#a42859cc384d829c605d68d9ba86e34f2" title="get_pb_graph_node_pin\l_from_vpack_net" alt="" coords="834,248,993,290"/><area shape="rect" id="node16" href="../../d9/ddf/verilog__writer_8c.html#aa765c7225b943143eece55f0e56556e3" title="insert_to_linked_list_conn" alt="" coords="827,314,999,341"/><area shape="rect" id="node15" href="../../d6/d8f/vpr__utils_8c.html#aa876870272d9af20f4ea24545ed25022" title="get_pb_graph_node_pin\l_from_model_port_pin" alt="" coords="1049,248,1207,290"/><area shape="rect" id="node21" href="../../d9/ddf/verilog__writer_8c.html#aaa126f612156369daae96abdcfd312c7" title="find_number_of_inputs" alt="" coords="616,612,768,638"/><area shape="rect" id="node22" href="../../d9/ddf/verilog__writer_8c.html#a415209db988b3225bcc4e22ddb87c640" title="load_truth_table" alt="" coords="403,764,517,790"/><area shape="rect" id="node24" href="../../d9/ddf/verilog__writer_8c.html#a40cf01527ccc120f6591062927a731e4" title="instantiate_interconnect" alt="" coords="380,350,540,377"/><area shape="rect" id="node25" href="../../d9/ddf/verilog__writer_8c.html#a6b92445cd6b4574afb6f8aaa140879f0" title="sdf_LUT_delay_printing" alt="" coords="381,662,539,689"/><area shape="rect" id="node26" href="../../d9/ddf/verilog__writer_8c.html#a4e02a0124c745d2c1788ecd874164c3e" title="sdf_DFF_delay_printing" alt="" coords="613,561,771,588"/><area shape="rect" id="node27" href="../../d9/ddf/verilog__writer_8c.html#a2a5cc1a766ffa9f5ef87418ffabd753c" title="SDF_Mult_delay_printing" alt="" coords="609,713,775,740"/><area shape="rect" id="node28" href="../../d9/ddf/verilog__writer_8c.html#aa9b0d1caa84afa384d9900e18d0cf31c" title="SDF_Adder_delay_printing" alt="" coords="373,814,547,841"/><area shape="rect" id="node29" href="../../d9/ddf/verilog__writer_8c.html#a5c6ae9915e6c2d9e7107bf591cfef697" title="SDF_ram_single_port\l_delay_printing" alt="" coords="387,444,533,486"/><area shape="rect" id="node30" href="../../d9/ddf/verilog__writer_8c.html#a1a630a0dc7dd81ade51acd5403fad94a" title="SDF_ram_dual_port_delay\l_printing" alt="" coords="373,866,547,907"/><area shape="rect" id="node23" href="../../d9/ddf/verilog__writer_8c.html#aadb66fb26f401d4621db1fdae7a7cbbd" title="find_index" alt="" coords="653,764,731,790"/></map>
</div>
</p>

<p><div id="dynsection-44" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-44-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-44-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-44-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_icgraph.png" border="0" usemap="#d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_icgraph" alt=""/></div>
<map name="d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_icgraph" id="d9/ddf/verilog__writer_8c_a3c226544a13e4cb01adfe3c8548296e2_icgraph">
<area shape="rect" id="node2" href="../../d5/d5a/place__and__route_8h.html#a8c4319cff81d17e539bf04528ae3122d" title="place_and_route" alt="" coords="341,5,459,32"/><area shape="rect" id="node5" href="../../dd/dc1/place__and__route_8c.html#ae5c9a9ebd4806faf81542abb3495af1c" title="binary_search_place\l_and_route" alt="" coords="153,27,293,69"/><area shape="rect" id="node3" href="../../db/dc2/vpr__api_8h.html#a2bffc5107dfb09e9cfb68611389170ce" title="vpr_place_and_route" alt="" coords="507,5,650,32"/><area shape="rect" id="node4" href="../../dc/d50/vpr_2SRC_2main_8c.html#a3c04138a5bfe5d72780bb7e82a18e627" title="main" alt="" coords="699,5,749,32"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_4218b3cd414e458888f2855045b8b812.html">vpr</a></li><li class="navelem"><a class="el" href="../../dir_a89ab83092463da4f76d966db3e828a3.html">SRC</a></li><li class="navelem"><a class="el" href="../../dir_6febdc33617e0eea4b64efc70d37eb1e.html">base</a></li><li class="navelem"><a class="el" href="../../d9/ddf/verilog__writer_8c.html">verilog_writer.c</a></li>
    <li class="footer">Generated on Mon Dec 15 2014 11:07:41 for VPR-7.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
