;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:42:51.273, builtAtMillis: 1545435771273
circuit LRU : 
  module LRU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {oldest : UInt<2>, flip newest : UInt<2>}
    
    wire _T_18 : UInt<1>[6] @[LRU.scala 12:29]
    _T_18[0] <= UInt<1>("h00") @[LRU.scala 12:29]
    _T_18[1] <= UInt<1>("h00") @[LRU.scala 12:29]
    _T_18[2] <= UInt<1>("h00") @[LRU.scala 12:29]
    _T_18[3] <= UInt<1>("h00") @[LRU.scala 12:29]
    _T_18[4] <= UInt<1>("h00") @[LRU.scala 12:29]
    _T_18[5] <= UInt<1>("h00") @[LRU.scala 12:29]
    reg bits : UInt<1>[6], clock with : (reset => (reset, _T_18)) @[LRU.scala 12:21]
    wire cmp : UInt<1>[3] @[LRU.scala 13:17]
    node _T_74 = eq(bits[0], UInt<1>("h00")) @[LRU.scala 16:16]
    node _T_75 = and(_T_74, bits[3]) @[LRU.scala 16:25]
    node _T_76 = and(_T_75, bits[4]) @[LRU.scala 16:39]
    cmp[0] <= _T_76 @[LRU.scala 16:12]
    node _T_78 = eq(bits[1], UInt<1>("h00")) @[LRU.scala 17:16]
    node _T_80 = eq(bits[3], UInt<1>("h00")) @[LRU.scala 17:28]
    node _T_81 = and(_T_78, _T_80) @[LRU.scala 17:25]
    node _T_82 = and(_T_81, bits[5]) @[LRU.scala 17:39]
    cmp[1] <= _T_82 @[LRU.scala 17:12]
    node _T_84 = eq(bits[2], UInt<1>("h00")) @[LRU.scala 18:16]
    node _T_86 = eq(bits[4], UInt<1>("h00")) @[LRU.scala 18:28]
    node _T_87 = and(_T_84, _T_86) @[LRU.scala 18:25]
    node _T_89 = eq(bits[5], UInt<1>("h00")) @[LRU.scala 18:42]
    node _T_90 = and(_T_87, _T_89) @[LRU.scala 18:39]
    cmp[2] <= _T_90 @[LRU.scala 18:12]
    node _T_91 = or(cmp[2], cmp[1]) @[LRU.scala 19:28]
    node _T_92 = or(cmp[2], cmp[0]) @[LRU.scala 19:44]
    node _T_93 = cat(_T_91, _T_92) @[Cat.scala 30:58]
    io.oldest <= _T_93 @[LRU.scala 19:15]
    node _T_95 = eq(io.newest, UInt<1>("h00")) @[LRU.scala 21:21]
    when _T_95 : @[LRU.scala 21:30]
      bits[0] <= UInt<1>("h00") @[LRU.scala 21:40]
      bits[1] <= UInt<1>("h00") @[LRU.scala 21:60]
      bits[2] <= UInt<1>("h00") @[LRU.scala 21:80]
      skip @[LRU.scala 21:30]
    node _T_100 = eq(io.newest, UInt<1>("h01")) @[LRU.scala 22:21]
    when _T_100 : @[LRU.scala 22:30]
      bits[0] <= UInt<1>("h01") @[LRU.scala 22:40]
      bits[3] <= UInt<1>("h00") @[LRU.scala 22:60]
      bits[4] <= UInt<1>("h00") @[LRU.scala 22:80]
      skip @[LRU.scala 22:30]
    node _T_105 = eq(io.newest, UInt<2>("h02")) @[LRU.scala 23:21]
    when _T_105 : @[LRU.scala 23:30]
      bits[1] <= UInt<1>("h01") @[LRU.scala 23:40]
      bits[3] <= UInt<1>("h01") @[LRU.scala 23:60]
      bits[5] <= UInt<1>("h00") @[LRU.scala 23:80]
      skip @[LRU.scala 23:30]
    node _T_110 = eq(io.newest, UInt<2>("h03")) @[LRU.scala 24:21]
    when _T_110 : @[LRU.scala 24:30]
      bits[2] <= UInt<1>("h01") @[LRU.scala 24:40]
      bits[4] <= UInt<1>("h01") @[LRU.scala 24:60]
      bits[5] <= UInt<1>("h01") @[LRU.scala 24:80]
      skip @[LRU.scala 24:30]
    
