<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 22 14:02:13 2022


Command Line:  synthesis -f mcm_top_impl_mcm_lattice.synproj -gui -msgset C:/Users/sbenish/repositories/70-0059/cpld/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = mcm_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld (searchpath added)
-p C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/rv1 (searchpath added)
Key file = C:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_trig_gen.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_gen.v
Verilog design file = C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v
NGD file = mcm_top_impl_mcm.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v. VERI-1482
WARNING - synthesis: c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(623): identifier uart_slot_en is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(624): identifier uart_slot_en is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(625): identifier uart_slot_en is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(626): identifier uart_slot_en is used before its declaration. VERI-1875
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): mcm_top
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = mcm_top.
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net n760 will be ignored due to unrecognized driver type
######## Converting I/O port C_1 to output.
######## Converting I/O port C_2 to output.
######## Converting I/O port C_3 to output.
######## Converting I/O port C_4 to output.
######## Converting I/O port C_5 to output.
######## Converting I/O port C_7 to output.
######## Converting I/O port C_8 to input.
WARNING - synthesis: Bit 0 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 37 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 38 of Register \u_status_led/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[0].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[1].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[2].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[3].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[4].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[5].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 8 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 9 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 10 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 11 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 12 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 13 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 14 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 15 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 16 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 17 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 18 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 19 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 20 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 21 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 22 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 23 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 24 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 25 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 26 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 27 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 28 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 29 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 30 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 31 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 32 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 33 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 34 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 35 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 36 of Register \intrpt_ins[6].u_intrpt_ctrl/spi_data_out_r is stuck at Zero
INFO - synthesis: Extracted state machine for register '\quad_ins[0].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[1].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[2].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[3].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[4].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[5].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\quad_ins[6].u_quad_decoder/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\spi_slave_top_inst/spi_ctrl_inst/main_sm' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000001

 0001 -> 0000000000010

 0010 -> 0000000000100

 0011 -> 0000000001000

 0100 -> 0000000010000

 0101 -> 0000000100000

 0110 -> 0000001000000

 0111 -> 0000010000000

 1000 -> 0000100000000

 1001 -> 0001000000000

 1010 -> 0010000000000

 1011 -> 0100000000000

 1100 -> 1000000000000




WARNING - synthesis: Bit 0 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[0].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[1].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[2].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[3].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[4].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[5].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 0 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 1 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 2 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 3 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 4 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 5 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 6 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
WARNING - synthesis: Bit 7 of Register \quad_ins[6].u_quad_decoder/spi_data_out_r is stuck at Zero
######## Converting I/O port pin_io[67] to output.
######## Converting I/O port pin_io[61] to output.
######## Converting I/O port pin_io[60] to output.
######## Converting I/O port pin_io[57] to output.
######## Converting I/O port pin_io[51] to output.
######## Converting I/O port pin_io[50] to output.
######## Converting I/O port pin_io[47] to output.
######## Converting I/O port pin_io[41] to output.
######## Converting I/O port pin_io[37] to output.
######## Converting I/O port pin_io[31] to output.
######## Converting I/O port pin_io[30] to output.
######## Converting I/O port pin_io[27] to output.
######## Converting I/O port pin_io[21] to output.
######## Converting I/O port pin_io[20] to output.
######## Converting I/O port pin_io[17] to output.
######## Converting I/O port pin_io[11] to output.
######## Converting I/O port pin_io[10] to output.
######## Converting I/O port pin_io[7] to output.
######## Converting I/O port pin_io[1] to output.
######## Converting I/O port pin_io[0] to output.
WARNING - synthesis: Skipping pad insertion on spi_miso due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on spi_clk due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on spi_mosi due to black_box_pad_pin attribute.
WARNING - synthesis: Bit 0 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: Bit 1 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 2 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: Bit 3 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 4 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at One
WARNING - synthesis: Bit 5 of Register \spi_slave_top_inst/spi_ctrl_inst/address is stuck at Zero
WARNING - synthesis: c:/users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v(6228): Register \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i2 is stuck at Zero. VDB-5013
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_cyc_i_36 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_stb_i_37.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i4.
Duplicate register/latch removal. \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i6 is a one-to-one match with \spi_slave_top_inst/wb_ctrl_inst/wb_adr_i_i3.
Duplicate register/latch removal. \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/rd_dout_tm_i0_i13 is a one-to-one match with \mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/rd_dout_tm_i0_i15.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
mcm_top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in mcm_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOS2' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS2' is ignored for instance 'PLLInst_0'.
WARNING - synthesis: Port 'CLKOS' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS' is ignored for instance 'PLLInst_0'.
WARNING - synthesis: Port 'CLKOP' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOP' is ignored for instance 'PLLInst_0'.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr11211211401afe.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr911120489111204811f45a5e.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2chub.ngl'...
WARNING - synthesis: logical net 'mcm_top_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[51]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[50]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[49]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[48]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[47]' has no load.
WARNING - synthesis: logical net 'stepper_ins_1__u_stepper/SLO_buf[46]' has no load.
WARNING - synthesis: logical net 'xo2chub/tdoa' has no load.
WARNING - synthesis: logical net 'xo2chub/cdn' has no load.
WARNING - synthesis: logical net 'xo2chub/ip_enable[15]' has no load.
WARNING - synthesis: logical net 'xo2chub/genblk7.un1_jtagf_u' has no load.
WARNING - synthesis: logical net 'xo2chub/genblk7.un1_jtagf_u_1' has no load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file mcm_top_impl_mcm.ngd.

################### Begin Area Report (mcm_top)######################
Number of register bits => 3136 of 7209 (43 % )
BB => 54
CCU2D => 281
EFB => 1
EHXPLLJ => 1
FD1P3AX => 379
FD1P3BX => 53
FD1P3DX => 484
FD1P3IX => 787
FD1P3JX => 6
FD1S3AX => 987
FD1S3BX => 5
FD1S3DX => 152
FD1S3IX => 276
FD1S3JX => 7
GSR => 1
IB => 11
INV => 8
L6MUX21 => 1
LUT4 => 2832
OB => 16
OBZ => 21
OSCH => 1
PFUMX => 52
pmi_ram_dpXbnonesadr11211211401afe => 1
pmi_ram_dpXbnonesadr911120489111204811f45a5e => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 27
  Net : clk, loads : 1221
  Net : __/clk_1MHz, loads : 456
  Net : clk_in_N, loads : 255
  Net : stepper_ins_1__u_stepper/MA_N_4376, loads : 54
  Net : stepper_ins_5__u_stepper/clk_1MHz_keep_derived_96, loads : 46
  Net : stepper_ins_0__u_stepper/clk_1MHz_keep_derived_231, loads : 46
  Net : stepper_ins_6__u_stepper/clk_1MHz_keep_derived_276, loads : 46
  Net : stepper_ins_2__u_stepper/clk_1MHz_keep_derived_47, loads : 46
  Net : stepper_ins_4__u_stepper/clk_1MHz_keep_derived_141, loads : 46
  Net : stepper_ins_3__u_stepper/clk_1MHz_keep_derived_186, loads : 46
  Net : shutter_ins_4__u_shutter/mode[2]_derived_32, loads : 35
  Net : shutter_ins_2__u_shutter/pin_intrpt[8], loads : 34
  Net : shutter_ins_6__u_shutter/pin_intrpt[20], loads : 34
  Net : shutter_ins_1__u_shutter/pin_intrpt[5], loads : 34
  Net : shutter_ins_3__u_shutter/mode[2]_derived_32, loads : 34
  Net : shutter_ins_5__u_shutter/pin_intrpt[17], loads : 34
  Net : shutter_ins_0__u_shutter/mode[2]_derived_32, loads : 34
  Net : CS_READY_c, loads : 16
  Net : stepper_ins_5__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_1__u_stepper/MA_Temp_N_4245, loads : 7
  Net : stepper_ins_6__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_3__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_4__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_2__u_stepper/MA_Temp, loads : 6
  Net : stepper_ins_0__u_stepper/MA_Temp, loads : 6
  Net : mcm_top_reveal_coretop_instance/jtck[0], loads : 1
  Net : spi_clk_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 221
Top 10 highest fanout Clock Enables:
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_95, loads : 50
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_138, loads : 43
  Net : spi_slave_top_inst/spi_sdo_valid_N_296, loads : 41
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/jtck_N_6554_enable_262, loads : 35
  Net : quad_ins_6__u_quad_decoder/clk_1MHz_keep_enable_125, loads : 32
  Net : quad_ins_5__u_quad_decoder/clk_1MHz_keep_enable_156, loads : 32
  Net : quad_ins_4__u_quad_decoder/clk_1MHz_keep_enable_187, loads : 32
  Net : quad_ins_1__u_quad_decoder/clk_1MHz_keep_enable_280, loads : 32
  Net : quad_ins_2__u_quad_decoder/clk_1MHz_keep_enable_249, loads : 32
  Net : stepper_ins_0__u_stepper/clk_1MHz_keep_derived_231_enable_27, loads : 27
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : spi_slave_top_inst/spi_ctrl_inst/n36432, loads : 749
  Net : resetn_c, loads : 422
  Net : mcm_top_reveal_coretop_instance/jtck_N_6554, loads : 329
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/jrstn_N_6552, loads : 324
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/tcnt_0/n36220, loads : 234
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n36224, loads : 131
  Net : spi_slave_top_inst/spi_ctrl_inst/n36157, loads : 128
  Net : mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/n36237, loads : 110
  Net : spi_slave_top_inst/spi_ctrl_inst/n33741, loads : 106
  Net : spi_slave_top_inst/spi_ctrl_inst/n25071, loads : 106
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/clk_1MHz_keep_|             |             |
derived_141]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/clk_1MHz_keep_|             |             |
derived_231]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets                         |             |             |
\stepper_ins[0].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets pin_intrpt[20]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets                         |             |             |
\stepper_ins[4].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/clk_1MHz_keep_|             |             |
derived_96]                             |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets                         |             |             |
mode[2]_derived_32_adj_10306]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets                         |             |             |
mode[2]_derived_32_adj_10295]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets                         |             |             |
\stepper_ins[5].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets                         |             |             |
\stepper_ins[1].u_stepper/MA_N_4376]    |  200.000 MHz|  291.036 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets                         |             |             |
\stepper_ins[2].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets pin_intrpt[8]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets                         |             |             |
\stepper_ins[6].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets pin_intrpt[5]]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets                         |             |             |
\mcm_top_reveal_coretop_instance/jtck[0]|             |             |
]                                       |  200.000 MHz|   46.209 MHz|    15 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets pin_intrpt[17]]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets mode[2]_derived_32]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets                          |             |             |
\stepper_ins[6].u_stepper/clk_1MHz_keep_|             |             |
derived_276]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets reveal_ist_179_N]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/clk_1MHz_keep_|             |             |
derived_186]                            |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\stepper_ins[3].u_stepper/MA_Temp]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_1MHz]                |  200.000 MHz|   78.518 MHz|    21 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk_in_N]                |  200.000 MHz|   83.731 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets CS_READY_c]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\stepper_ins[2].u_stepper/clk_1MHz_keep_|             |             |
derived_47]                             |  200.000 MHz|  554.939 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   67.824 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 141.707  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 17.938  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
