# Synchronous FIFO Verification

This project focuses on the **functional verification of a parameterized Synchronous FIFO (First-In First-Out)** digital design using a **SystemVerilog-based verification environment**.  

---

## ğŸ“˜ Overview

The **Synchronous FIFO** is a crucial component in digital systems, ensuring reliable data transfer between modules sharing a single clock domain.  
The main goal of this project was to verify the designâ€™s **correctness, robustness, and compliance with its functional specifications** using an **industry-standard verification flow**.

---

## âš™ï¸ Features & Methodology

- **Verification Environment:** Developed entirely in **SystemVerilog**  
- **Methodology:** **Coverage-Driven Verification (CDV)**  
- **Stimulus Generation:** Constrained-random test scenarios  
- **Reference Model:** A **Scoreboard** to validate data integrity  
- **Coverage Metrics:**  
  - âœ… 100% **Functional Coverage**  
  - âœ… 100% **Code Coverage (Statement, Branch, Toggle)**  
- **Assertions:** Used to ensure protocol correctness and detect invalid scenarios  
- **Bug Fixes:** Multiple RTL issues were identified and corrected during verification

---

## ğŸ§  Key Verification Components

| Component | Description |
|------------|-------------|
| **Testbench** | Top-level module connecting all verification components |
| **Driver / Monitor** | Handles stimulus generation and data sampling |
| **Scoreboard** | Compares DUT output against the golden reference model |
| **Functional Coverage** | Measures design feature verification completeness |
| **Assertions** | Validates protocol and timing relationships |

---

## ğŸ’» Tools Used

- **Language:** SystemVerilog  
- **Simulator:** ModelSim / QuestaSim  
- **Methodology:** System Verilog environment (non-UVM)  
- **Waveform Analysis:** Questasim viewer
---

## ğŸ“ˆ Verification Highlights

- Verified correct FIFO data ordering and timing behavior.  
- Validated full, empty, almost full, overflow, and underflow conditions.  
- Ensured proper recovery after reset.  
- Verified edge cases like simultaneous read and write operations.

---

## ğŸ”— Repository Structure
```
â”œâ”€â”€ doc
â”‚   â”œâ”€â”€ Verification Plan
â”‚   â”‚   â””â”€â”€ FIFO.xlsx
â”‚   â””â”€â”€ FIFO_Report.pdf
â”œâ”€â”€ rtl
â”‚   â”œâ”€â”€ DesignBeforeChanges
â”‚   â”‚   â””â”€â”€ FIFO.sv
â”‚   â””â”€â”€ FIFO.sv
â”œâ”€â”€ sim
â”‚   â”œâ”€â”€ run.do
â”‚   â””â”€â”€ src_files.list
â”œâ”€â”€ tb
â”‚   â”œâ”€â”€ FIFO_coverage.sv
â”‚   â”œâ”€â”€ FIFO_if.sv
â”‚   â”œâ”€â”€ FIFO_monitor.sv
â”‚   â”œâ”€â”€ FIFO_scoreboard.sv
â”‚   â”œâ”€â”€ FIFO_tb.sv
â”‚   â”œâ”€â”€ FIFO_top.sv
â”‚   â”œâ”€â”€ FIFO_transaction.sv
â”‚   â””â”€â”€ shared_pkg.sv
â””â”€â”€ README.md
```
---

## ğŸ™ Acknowledgment

This project was completed **under the supervision and guidance of Eng. Kareem Waseem**, whose mentorship was invaluable in understanding advanced verification methodologies.

