unsigned long F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 - V_2 [ V_1 ] . V_4 + 1 ;\r\n}\r\nT_1 F_2 ( unsigned long V_5 )\r\n{\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; ++ V_6 )\r\nif ( V_5 >= V_2 [ V_6 ] . V_4 && V_5 < V_2 [ V_6 ] . V_3 )\r\nreturn V_2 [ V_6 ] . V_8 + ( V_5 - V_2 [ V_6 ] . V_4 ) ;\r\nreturn 0 ;\r\n}\r\nunsigned long F_3 ( T_1 V_9 )\r\n{\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_7 ; ++ V_6 )\r\nif ( V_9 >= V_2 [ V_6 ] . V_8\r\n&& V_9 < ( V_2 [ V_6 ] . V_3 - V_2 [ V_6 ] . V_4 )\r\n+ V_2 [ V_6 ] . V_8 )\r\nreturn V_2 [ V_6 ] . V_4 + ( V_9 - V_2 [ V_6 ] . V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( int V_10 , unsigned long V_11 , T_1 V_8 ,\r\nunsigned long V_12 , unsigned long V_13 , unsigned int V_14 )\r\n{\r\nunsigned int V_15 , V_16 ;\r\nasm (PPC_CNTLZL "%0,%1" : "=r" (lz) : "r" (size));\r\nV_15 = 21 - V_16 ;\r\n#ifdef F_5\r\nif ( ( V_13 & V_17 ) == 0 )\r\nV_13 |= V_18 ;\r\n#endif\r\nV_19 [ V_10 ] . V_20 = F_6 ( 1 ) | F_7 ( V_10 ) | F_8 ( V_10 + 1 ) ;\r\nV_19 [ V_10 ] . V_21 = V_22 | V_23 | F_9 ( V_15 ) | F_10 ( V_14 ) ;\r\nV_19 [ V_10 ] . V_24 = V_11 & V_25 ;\r\nV_19 [ V_10 ] . V_24 |= ( V_13 & V_26 ) ? V_27 : 0 ;\r\nV_19 [ V_10 ] . V_24 |= ( V_13 & V_17 ) ? V_28 : 0 ;\r\nV_19 [ V_10 ] . V_24 |= ( V_13 & V_18 ) ? V_29 : 0 ;\r\nV_19 [ V_10 ] . V_24 |= ( V_13 & V_30 ) ? V_31 : 0 ;\r\nV_19 [ V_10 ] . V_24 |= ( V_13 & V_32 ) ? V_33 : 0 ;\r\nV_19 [ V_10 ] . V_34 = ( V_8 & V_35 ) | V_36 | V_37 ;\r\nV_19 [ V_10 ] . V_34 |= ( ( V_13 & V_38 ) ? V_39 : 0 ) ;\r\nif ( F_11 ( V_40 ) )\r\nV_19 [ V_10 ] . V_41 = ( V_42 ) V_8 >> 32 ;\r\nif ( F_12 ( V_13 ) ) {\r\nV_19 [ V_10 ] . V_34 |= V_43 | V_44 ;\r\nV_19 [ V_10 ] . V_34 |= ( ( V_13 & V_38 ) ? V_45 : 0 ) ;\r\n}\r\nV_2 [ V_10 ] . V_4 = V_11 ;\r\nV_2 [ V_10 ] . V_3 = V_11 + V_12 - 1 ;\r\nV_2 [ V_10 ] . V_8 = V_8 ;\r\nF_13 ( V_10 ) ;\r\n}\r\nunsigned long F_14 ( unsigned long V_46 , int V_47 )\r\n{\r\nint V_48 ;\r\nunsigned long V_11 = V_49 ;\r\nT_1 V_8 = V_50 ;\r\nunsigned long V_51 = 0 ;\r\nunsigned long V_52 = ( F_15 ( V_53 ) >> 16 ) & 0xf ;\r\nV_52 = V_52 * 2 + 10 ;\r\nfor ( V_48 = 0 ; V_46 && V_48 < V_47 ; V_48 ++ ) {\r\nunsigned int V_54 = F_16 ( V_46 ) & ~ 1U ;\r\nunsigned int V_55 = F_17 ( V_11 | V_8 ) & ~ 1U ;\r\nunsigned long V_56 ;\r\nif ( V_54 > V_55 )\r\nV_54 = V_55 ;\r\nif ( V_54 > V_52 )\r\nV_54 = V_52 ;\r\nV_56 = 1UL << V_54 ;\r\nF_4 ( V_48 , V_11 , V_8 , V_56 , V_57 , 0 ) ;\r\nV_46 -= V_56 ;\r\nV_51 += V_56 ;\r\nV_11 += V_56 ;\r\nV_8 += V_56 ;\r\n}\r\nV_7 = V_48 ;\r\nreturn V_51 ;\r\n}\r\nunsigned long T_2 F_18 ( unsigned long V_58 )\r\n{\r\nreturn V_2 [ V_7 - 1 ] . V_3 - V_49 + 1 ;\r\n}\r\nvoid T_2 F_19 ( void )\r\n{\r\nF_20 () ;\r\n}\r\nvoid T_2 F_21 ( void )\r\n{\r\nunsigned long V_46 ;\r\nint V_48 ;\r\nV_46 = F_22 ( ( T_1 ) V_59 , ( T_1 ) V_60 ) ;\r\nV_59 = F_14 ( V_46 , V_61 ) ;\r\nF_23 ( L_1 ) ;\r\nfor ( V_48 = 0 ; V_48 < V_7 - 1 ; V_48 ++ )\r\nF_24 ( L_2 , F_1 ( V_48 ) >> 20 ) ;\r\nF_24 ( L_3 , F_1 ( V_7 - 1 ) >> 20 ,\r\n( unsigned int ) ( ( V_60 - V_59 ) >> 20 ) ) ;\r\nF_25 ( V_50 + V_59 ) ;\r\n}\r\nvoid F_26 ( T_1 V_62 ,\r\nT_1 V_63 )\r\n{\r\nT_1 V_3 = V_62 + V_63 ;\r\nF_25 ( F_27 ( V_42 , V_3 , 0x04000000 ) ) ;\r\n}
