../../Task/Even-or-odd/Verilog