[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<271> s<270> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<func_width_scope_top> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:28>
n<inp> u<4> t<StringConst> p<7> s<6> l<1:29> el<1:32>
n<> u<5> t<Constant_bit_select> p<6> l<1:32> el<1:32>
n<> u<6> t<Constant_select> p<7> c<5> l<1:32> el<1:32>
n<> u<7> t<Port_reference> p<8> c<4> l<1:29> el<1:32>
n<> u<8> t<Port_expression> p<9> c<7> l<1:29> el<1:32>
n<> u<9> t<Port> p<22> c<8> s<15> l<1:29> el<1:32>
n<out1> u<10> t<StringConst> p<13> s<12> l<1:34> el<1:38>
n<> u<11> t<Constant_bit_select> p<12> l<1:38> el<1:38>
n<> u<12> t<Constant_select> p<13> c<11> l<1:38> el<1:38>
n<> u<13> t<Port_reference> p<14> c<10> l<1:34> el<1:38>
n<> u<14> t<Port_expression> p<15> c<13> l<1:34> el<1:38>
n<> u<15> t<Port> p<22> c<14> s<21> l<1:34> el<1:38>
n<out2> u<16> t<StringConst> p<19> s<18> l<1:40> el<1:44>
n<> u<17> t<Constant_bit_select> p<18> l<1:44> el<1:44>
n<> u<18> t<Constant_select> p<19> c<17> l<1:44> el<1:44>
n<> u<19> t<Port_reference> p<20> c<16> l<1:40> el<1:44>
n<> u<20> t<Port_expression> p<21> c<19> l<1:40> el<1:44>
n<> u<21> t<Port> p<22> c<20> l<1:40> el<1:44>
n<> u<22> t<List_of_ports> p<23> c<9> l<1:28> el<1:45>
n<> u<23> t<Module_nonansi_header> p<268> c<2> s<31> l<1:1> el<1:46>
n<> u<24> t<NetType_Wire> p<26> s<25> l<2:11> el<2:15>
n<> u<25> t<Data_type_or_implicit> p<26> l<2:16> el<2:16>
n<> u<26> t<Net_port_type> p<29> c<24> s<28> l<2:11> el<2:15>
n<inp> u<27> t<StringConst> p<28> l<2:16> el<2:19>
n<> u<28> t<List_of_port_identifiers> p<29> c<27> l<2:16> el<2:19>
n<> u<29> t<Input_declaration> p<30> c<26> l<2:5> el<2:19>
n<> u<30> t<Port_declaration> p<31> c<29> l<2:5> el<2:19>
n<> u<31> t<Module_item> p<268> c<30> s<48> l<2:5> el<2:20>
n<> u<32> t<Data_type_or_implicit> p<42> s<41> l<4:16> el<4:16>
n<WIDTH_A> u<33> t<StringConst> p<40> s<39> l<4:16> el<4:23>
n<5> u<34> t<IntConst> p<35> l<4:26> el<4:27>
n<> u<35> t<Primary_literal> p<36> c<34> l<4:26> el<4:27>
n<> u<36> t<Constant_primary> p<37> c<35> l<4:26> el<4:27>
n<> u<37> t<Constant_expression> p<38> c<36> l<4:26> el<4:27>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<4:26> el<4:27>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<4:26> el<4:27>
n<> u<40> t<Param_assignment> p<41> c<33> l<4:16> el<4:27>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<4:16> el<4:27>
n<> u<42> t<Local_parameter_declaration> p<43> c<32> l<4:5> el<4:27>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<4:5> el<4:28>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<4:5> el<4:28>
n<> u<45> t<Module_common_item> p<46> c<44> l<4:5> el<4:28>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<4:5> el<4:28>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<4:5> el<4:28>
n<> u<48> t<Module_item> p<268> c<47> s<117> l<4:5> el<4:28>
n<> u<49> t<Lifetime_Automatic> p<111> s<110> l<5:14> el<5:23>
n<WIDTH_A> u<50> t<StringConst> p<51> l<5:25> el<5:32>
n<> u<51> t<Primary_literal> p<52> c<50> l<5:25> el<5:32>
n<> u<52> t<Constant_primary> p<53> c<51> l<5:25> el<5:32>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<5:25> el<5:32>
n<1> u<54> t<IntConst> p<55> l<5:33> el<5:34>
n<> u<55> t<Primary_literal> p<56> c<54> l<5:33> el<5:34>
n<> u<56> t<Constant_primary> p<57> c<55> l<5:33> el<5:34>
n<> u<57> t<Constant_expression> p<59> c<56> l<5:33> el<5:34>
n<> u<58> t<BinOp_Minus> p<59> s<57> l<5:32> el<5:33>
n<> u<59> t<Constant_expression> p<64> c<53> s<63> l<5:25> el<5:34>
n<0> u<60> t<IntConst> p<61> l<5:35> el<5:36>
n<> u<61> t<Primary_literal> p<62> c<60> l<5:35> el<5:36>
n<> u<62> t<Constant_primary> p<63> c<61> l<5:35> el<5:36>
n<> u<63> t<Constant_expression> p<64> c<62> l<5:35> el<5:36>
n<> u<64> t<Constant_range> p<65> c<59> l<5:25> el<5:36>
n<> u<65> t<Packed_dimension> p<66> c<64> l<5:24> el<5:37>
n<> u<66> t<Function_data_type_or_implicit> p<110> c<65> s<67> l<5:24> el<5:37>
n<func1> u<67> t<StringConst> p<110> s<91> l<5:38> el<5:43>
n<> u<68> t<TfPortDir_Inp> p<90> s<87> l<6:9> el<6:14>
n<> u<69> t<IntVec_TypeReg> p<86> s<85> l<6:15> el<6:18>
n<WIDTH_A> u<70> t<StringConst> p<71> l<6:20> el<6:27>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:20> el<6:27>
n<> u<72> t<Constant_primary> p<73> c<71> l<6:20> el<6:27>
n<> u<73> t<Constant_expression> p<79> c<72> s<78> l<6:20> el<6:27>
n<1> u<74> t<IntConst> p<75> l<6:28> el<6:29>
n<> u<75> t<Primary_literal> p<76> c<74> l<6:28> el<6:29>
n<> u<76> t<Constant_primary> p<77> c<75> l<6:28> el<6:29>
n<> u<77> t<Constant_expression> p<79> c<76> l<6:28> el<6:29>
n<> u<78> t<BinOp_Minus> p<79> s<77> l<6:27> el<6:28>
n<> u<79> t<Constant_expression> p<84> c<73> s<83> l<6:20> el<6:29>
n<0> u<80> t<IntConst> p<81> l<6:30> el<6:31>
n<> u<81> t<Primary_literal> p<82> c<80> l<6:30> el<6:31>
n<> u<82> t<Constant_primary> p<83> c<81> l<6:30> el<6:31>
n<> u<83> t<Constant_expression> p<84> c<82> l<6:30> el<6:31>
n<> u<84> t<Constant_range> p<85> c<79> l<6:20> el<6:31>
n<> u<85> t<Packed_dimension> p<86> c<84> l<6:19> el<6:32>
n<> u<86> t<Data_type> p<87> c<69> l<6:15> el<6:32>
n<> u<87> t<Data_type_or_implicit> p<90> c<86> s<89> l<6:15> el<6:32>
n<s> u<88> t<StringConst> p<89> l<6:33> el<6:34>
n<> u<89> t<List_of_tf_variable_identifiers> p<90> c<88> l<6:33> el<6:34>
n<> u<90> t<Tf_port_declaration> p<91> c<68> l<6:9> el<6:35>
n<> u<91> t<Tf_item_declaration> p<110> c<90> s<108> l<6:9> el<6:35>
n<func1> u<92> t<StringConst> p<93> l<7:9> el<7:14>
n<> u<93> t<Ps_or_hierarchical_identifier> p<96> c<92> s<95> l<7:9> el<7:14>
n<> u<94> t<Bit_select> p<95> l<7:15> el<7:15>
n<> u<95> t<Select> p<96> c<94> l<7:15> el<7:15>
n<> u<96> t<Variable_lvalue> p<104> c<93> s<97> l<7:9> el<7:14>
n<> u<97> t<AssignOp_Assign> p<104> s<103> l<7:15> el<7:16>
n<s> u<98> t<StringConst> p<99> l<7:18> el<7:19>
n<> u<99> t<Primary_literal> p<100> c<98> l<7:18> el<7:19>
n<> u<100> t<Primary> p<101> c<99> l<7:18> el<7:19>
n<> u<101> t<Expression> p<103> c<100> l<7:18> el<7:19>
n<> u<102> t<Unary_Tilda> p<103> s<101> l<7:17> el<7:18>
n<> u<103> t<Expression> p<104> c<102> l<7:17> el<7:19>
n<> u<104> t<Operator_assignment> p<105> c<96> l<7:9> el<7:19>
n<> u<105> t<Blocking_assignment> p<106> c<104> l<7:9> el<7:19>
n<> u<106> t<Statement_item> p<107> c<105> l<7:9> el<7:20>
n<> u<107> t<Statement> p<108> c<106> l<7:9> el<7:20>
n<> u<108> t<Function_statement_or_null> p<110> c<107> s<109> l<7:9> el<7:20>
n<> u<109> t<Endfunction> p<110> l<8:5> el<8:16>
n<> u<110> t<Function_body_declaration> p<111> c<66> l<5:24> el<8:16>
n<> u<111> t<Function_declaration> p<112> c<49> l<5:5> el<8:16>
n<> u<112> t<Package_or_generate_item_declaration> p<113> c<111> l<5:5> el<8:16>
n<> u<113> t<Module_or_generate_item_declaration> p<114> c<112> l<5:5> el<8:16>
n<> u<114> t<Module_common_item> p<115> c<113> l<5:5> el<8:16>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<5:5> el<8:16>
n<> u<116> t<Non_port_module_item> p<117> c<115> l<5:5> el<8:16>
n<> u<117> t<Module_item> p<268> c<116> s<150> l<5:5> el<8:16>
n<> u<118> t<NetType_Wire> p<144> s<140> l<9:5> el<9:9>
n<func1> u<119> t<StringConst> p<125> s<124> l<9:11> el<9:16>
n<0> u<120> t<IntConst> p<121> l<9:17> el<9:18>
n<> u<121> t<Primary_literal> p<122> c<120> l<9:17> el<9:18>
n<> u<122> t<Primary> p<123> c<121> l<9:17> el<9:18>
n<> u<123> t<Expression> p<124> c<122> l<9:17> el<9:18>
n<> u<124> t<List_of_arguments> p<125> c<123> l<9:17> el<9:18>
n<> u<125> t<Subroutine_call> p<126> c<119> l<9:11> el<9:19>
n<> u<126> t<Constant_primary> p<127> c<125> l<9:11> el<9:19>
n<> u<127> t<Constant_expression> p<133> c<126> s<132> l<9:11> el<9:19>
n<1> u<128> t<IntConst> p<129> l<9:20> el<9:21>
n<> u<129> t<Primary_literal> p<130> c<128> l<9:20> el<9:21>
n<> u<130> t<Constant_primary> p<131> c<129> l<9:20> el<9:21>
n<> u<131> t<Constant_expression> p<133> c<130> l<9:20> el<9:21>
n<> u<132> t<BinOp_Minus> p<133> s<131> l<9:19> el<9:20>
n<> u<133> t<Constant_expression> p<138> c<127> s<137> l<9:11> el<9:21>
n<0> u<134> t<IntConst> p<135> l<9:22> el<9:23>
n<> u<135> t<Primary_literal> p<136> c<134> l<9:22> el<9:23>
n<> u<136> t<Constant_primary> p<137> c<135> l<9:22> el<9:23>
n<> u<137> t<Constant_expression> p<138> c<136> l<9:22> el<9:23>
n<> u<138> t<Constant_range> p<139> c<133> l<9:11> el<9:23>
n<> u<139> t<Packed_dimension> p<140> c<138> l<9:10> el<9:24>
n<> u<140> t<Data_type_or_implicit> p<144> c<139> s<143> l<9:10> el<9:24>
n<xc> u<141> t<StringConst> p<142> l<9:25> el<9:27>
n<> u<142> t<Net_decl_assignment> p<143> c<141> l<9:25> el<9:27>
n<> u<143> t<List_of_net_decl_assignments> p<144> c<142> l<9:25> el<9:27>
n<> u<144> t<Net_declaration> p<145> c<118> l<9:5> el<9:28>
n<> u<145> t<Package_or_generate_item_declaration> p<146> c<144> l<9:5> el<9:28>
n<> u<146> t<Module_or_generate_item_declaration> p<147> c<145> l<9:5> el<9:28>
n<> u<147> t<Module_common_item> p<148> c<146> l<9:5> el<9:28>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<9:5> el<9:28>
n<> u<149> t<Non_port_module_item> p<150> c<148> l<9:5> el<9:28>
n<> u<150> t<Module_item> p<268> c<149> s<166> l<9:5> el<9:28>
n<xc> u<151> t<StringConst> p<152> l<10:12> el<10:14>
n<> u<152> t<Ps_or_hierarchical_identifier> p<155> c<151> s<154> l<10:12> el<10:14>
n<> u<153> t<Constant_bit_select> p<154> l<10:15> el<10:15>
n<> u<154> t<Constant_select> p<155> c<153> l<10:15> el<10:15>
n<> u<155> t<Net_lvalue> p<160> c<152> s<159> l<10:12> el<10:14>
n<1'sb1> u<156> t<IntConst> p<157> l<10:17> el<10:22>
n<> u<157> t<Primary_literal> p<158> c<156> l<10:17> el<10:22>
n<> u<158> t<Primary> p<159> c<157> l<10:17> el<10:22>
n<> u<159> t<Expression> p<160> c<158> l<10:17> el<10:22>
n<> u<160> t<Net_assignment> p<161> c<155> l<10:12> el<10:22>
n<> u<161> t<List_of_net_assignments> p<162> c<160> l<10:12> el<10:22>
n<> u<162> t<Continuous_assign> p<163> c<161> l<10:5> el<10:23>
n<> u<163> t<Module_common_item> p<164> c<162> l<10:5> el<10:23>
n<> u<164> t<Module_or_generate_item> p<165> c<163> l<10:5> el<10:23>
n<> u<165> t<Non_port_module_item> p<166> c<164> l<10:5> el<10:23>
n<> u<166> t<Module_item> p<268> c<165> s<185> l<10:5> el<10:23>
n<> u<167> t<NetType_Wire> p<179> s<178> l<12:12> el<12:16>
n<1023> u<168> t<IntConst> p<169> l<12:18> el<12:22>
n<> u<169> t<Primary_literal> p<170> c<168> l<12:18> el<12:22>
n<> u<170> t<Constant_primary> p<171> c<169> l<12:18> el<12:22>
n<> u<171> t<Constant_expression> p<176> c<170> s<175> l<12:18> el<12:22>
n<0> u<172> t<IntConst> p<173> l<12:23> el<12:24>
n<> u<173> t<Primary_literal> p<174> c<172> l<12:23> el<12:24>
n<> u<174> t<Constant_primary> p<175> c<173> l<12:23> el<12:24>
n<> u<175> t<Constant_expression> p<176> c<174> l<12:23> el<12:24>
n<> u<176> t<Constant_range> p<177> c<171> l<12:18> el<12:24>
n<> u<177> t<Packed_dimension> p<178> c<176> l<12:17> el<12:25>
n<> u<178> t<Data_type_or_implicit> p<179> c<177> l<12:17> el<12:25>
n<> u<179> t<Net_port_type> p<183> c<167> s<182> l<12:12> el<12:25>
n<out1> u<180> t<StringConst> p<182> s<181> l<12:26> el<12:30>
n<out2> u<181> t<StringConst> p<182> l<12:32> el<12:36>
n<> u<182> t<List_of_port_identifiers> p<183> c<180> l<12:26> el<12:36>
n<> u<183> t<Output_declaration> p<184> c<179> l<12:5> el<12:36>
n<> u<184> t<Port_declaration> p<185> c<183> l<12:5> el<12:36>
n<> u<185> t<Module_item> p<268> c<184> s<213> l<12:5> el<12:37>
n<> u<186> t<NetType_Wire> p<207> s<203> l<13:5> el<13:9>
n<WIDTH_A> u<187> t<StringConst> p<188> l<13:11> el<13:18>
n<> u<188> t<Primary_literal> p<189> c<187> l<13:11> el<13:18>
n<> u<189> t<Constant_primary> p<190> c<188> l<13:11> el<13:18>
n<> u<190> t<Constant_expression> p<196> c<189> s<195> l<13:11> el<13:18>
n<1> u<191> t<IntConst> p<192> l<13:19> el<13:20>
n<> u<192> t<Primary_literal> p<193> c<191> l<13:19> el<13:20>
n<> u<193> t<Constant_primary> p<194> c<192> l<13:19> el<13:20>
n<> u<194> t<Constant_expression> p<196> c<193> l<13:19> el<13:20>
n<> u<195> t<BinOp_Minus> p<196> s<194> l<13:18> el<13:19>
n<> u<196> t<Constant_expression> p<201> c<190> s<200> l<13:11> el<13:20>
n<0> u<197> t<IntConst> p<198> l<13:21> el<13:22>
n<> u<198> t<Primary_literal> p<199> c<197> l<13:21> el<13:22>
n<> u<199> t<Constant_primary> p<200> c<198> l<13:21> el<13:22>
n<> u<200> t<Constant_expression> p<201> c<199> l<13:21> el<13:22>
n<> u<201> t<Constant_range> p<202> c<196> l<13:11> el<13:22>
n<> u<202> t<Packed_dimension> p<203> c<201> l<13:10> el<13:23>
n<> u<203> t<Data_type_or_implicit> p<207> c<202> s<206> l<13:10> el<13:23>
n<xn> u<204> t<StringConst> p<205> l<13:24> el<13:26>
n<> u<205> t<Net_decl_assignment> p<206> c<204> l<13:24> el<13:26>
n<> u<206> t<List_of_net_decl_assignments> p<207> c<205> l<13:24> el<13:26>
n<> u<207> t<Net_declaration> p<208> c<186> l<13:5> el<13:27>
n<> u<208> t<Package_or_generate_item_declaration> p<209> c<207> l<13:5> el<13:27>
n<> u<209> t<Module_or_generate_item_declaration> p<210> c<208> l<13:5> el<13:27>
n<> u<210> t<Module_common_item> p<211> c<209> l<13:5> el<13:27>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<13:5> el<13:27>
n<> u<212> t<Non_port_module_item> p<213> c<211> l<13:5> el<13:27>
n<> u<213> t<Module_item> p<268> c<212> s<234> l<13:5> el<13:27>
n<xn> u<214> t<StringConst> p<215> l<14:12> el<14:14>
n<> u<215> t<Ps_or_hierarchical_identifier> p<218> c<214> s<217> l<14:12> el<14:14>
n<> u<216> t<Constant_bit_select> p<217> l<14:15> el<14:15>
n<> u<217> t<Constant_select> p<218> c<216> l<14:15> el<14:15>
n<> u<218> t<Net_lvalue> p<228> c<215> s<227> l<14:12> el<14:14>
n<func1> u<219> t<StringConst> p<225> s<224> l<14:17> el<14:22>
n<inp> u<220> t<StringConst> p<221> l<14:23> el<14:26>
n<> u<221> t<Primary_literal> p<222> c<220> l<14:23> el<14:26>
n<> u<222> t<Primary> p<223> c<221> l<14:23> el<14:26>
n<> u<223> t<Expression> p<224> c<222> l<14:23> el<14:26>
n<> u<224> t<List_of_arguments> p<225> c<223> l<14:23> el<14:26>
n<> u<225> t<Complex_func_call> p<226> c<219> l<14:17> el<14:27>
n<> u<226> t<Primary> p<227> c<225> l<14:17> el<14:27>
n<> u<227> t<Expression> p<228> c<226> l<14:17> el<14:27>
n<> u<228> t<Net_assignment> p<229> c<218> l<14:12> el<14:27>
n<> u<229> t<List_of_net_assignments> p<230> c<228> l<14:12> el<14:27>
n<> u<230> t<Continuous_assign> p<231> c<229> l<14:5> el<14:28>
n<> u<231> t<Module_common_item> p<232> c<230> l<14:5> el<14:28>
n<> u<232> t<Module_or_generate_item> p<233> c<231> l<14:5> el<14:28>
n<> u<233> t<Non_port_module_item> p<234> c<232> l<14:5> el<14:28>
n<> u<234> t<Module_item> p<268> c<233> s<250> l<14:5> el<14:28>
n<out1> u<235> t<StringConst> p<236> l<15:12> el<15:16>
n<> u<236> t<Ps_or_hierarchical_identifier> p<239> c<235> s<238> l<15:12> el<15:16>
n<> u<237> t<Constant_bit_select> p<238> l<15:17> el<15:17>
n<> u<238> t<Constant_select> p<239> c<237> l<15:17> el<15:17>
n<> u<239> t<Net_lvalue> p<244> c<236> s<243> l<15:12> el<15:16>
n<xn> u<240> t<StringConst> p<241> l<15:19> el<15:21>
n<> u<241> t<Primary_literal> p<242> c<240> l<15:19> el<15:21>
n<> u<242> t<Primary> p<243> c<241> l<15:19> el<15:21>
n<> u<243> t<Expression> p<244> c<242> l<15:19> el<15:21>
n<> u<244> t<Net_assignment> p<245> c<239> l<15:12> el<15:21>
n<> u<245> t<List_of_net_assignments> p<246> c<244> l<15:12> el<15:21>
n<> u<246> t<Continuous_assign> p<247> c<245> l<15:5> el<15:22>
n<> u<247> t<Module_common_item> p<248> c<246> l<15:5> el<15:22>
n<> u<248> t<Module_or_generate_item> p<249> c<247> l<15:5> el<15:22>
n<> u<249> t<Non_port_module_item> p<250> c<248> l<15:5> el<15:22>
n<> u<250> t<Module_item> p<268> c<249> s<266> l<15:5> el<15:22>
n<out2> u<251> t<StringConst> p<252> l<16:12> el<16:16>
n<> u<252> t<Ps_or_hierarchical_identifier> p<255> c<251> s<254> l<16:12> el<16:16>
n<> u<253> t<Constant_bit_select> p<254> l<16:17> el<16:17>
n<> u<254> t<Constant_select> p<255> c<253> l<16:17> el<16:17>
n<> u<255> t<Net_lvalue> p<260> c<252> s<259> l<16:12> el<16:16>
n<xc> u<256> t<StringConst> p<257> l<16:19> el<16:21>
n<> u<257> t<Primary_literal> p<258> c<256> l<16:19> el<16:21>
n<> u<258> t<Primary> p<259> c<257> l<16:19> el<16:21>
n<> u<259> t<Expression> p<260> c<258> l<16:19> el<16:21>
n<> u<260> t<Net_assignment> p<261> c<255> l<16:12> el<16:21>
n<> u<261> t<List_of_net_assignments> p<262> c<260> l<16:12> el<16:21>
n<> u<262> t<Continuous_assign> p<263> c<261> l<16:5> el<16:22>
n<> u<263> t<Module_common_item> p<264> c<262> l<16:5> el<16:22>
n<> u<264> t<Module_or_generate_item> p<265> c<263> l<16:5> el<16:22>
n<> u<265> t<Non_port_module_item> p<266> c<264> l<16:5> el<16:22>
n<> u<266> t<Module_item> p<268> c<265> s<267> l<16:5> el<16:22>
n<> u<267> t<Endmodule> p<268> l<18:1> el<18:10>
n<> u<268> t<Module_declaration> p<269> c<23> l<1:1> el<18:10>
n<> u<269> t<Description> p<270> c<268> l<1:1> el<18:10>
n<> u<270> t<Source_text> p<271> c<269> l<1:1> el<18:10>
n<> u<271> t<Top_level_rule> c<1> l<1:1> el<19:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:1:1: No timescale set for "func_width_scope_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:1:1: Compile module "work@func_width_scope_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:1:1: Top level module "work@func_width_scope_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
constant                                              48
cont_assign                                            5
design                                                 1
func_call                                              3
function                                               1
int_typespec                                           6
io_decl                                                1
logic_net                                             10
logic_typespec                                        12
logic_var                                              2
module_inst                                            9
operation                                              8
param_assign                                           7
parameter                                              7
port                                                   6
range                                                 13
ref_obj                                               18
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
constant                                              48
cont_assign                                            9
design                                                 1
func_call                                              4
function                                               2
int_typespec                                           6
io_decl                                                2
logic_net                                             10
logic_typespec                                        12
logic_var                                              2
module_inst                                            9
operation                                              9
param_assign                                           7
parameter                                              7
port                                                   9
range                                                 13
ref_obj                                               30
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@func_width_scope_top)
|vpiElaborated:1
|vpiName:work@func_width_scope_top
|uhdmallModules:
\_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_design: (work@func_width_scope_top)
  |vpiFullName:work@func_width_scope_top
  |vpiParameter:
  \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: 
    |vpiLocalParam:1
    |vpiName:WIDTH_A
    |vpiFullName:work@func_width_scope_top.WIDTH_A
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
  |vpiDefName:work@func_width_scope_top
  |vpiTaskFunc:
  \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:func1
    |vpiFullName:work@func_width_scope_top.func1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:5:24, endln:5:37
      |vpiTypespec:
      \_logic_typespec: , line:5:24, endln:5:37
        |vpiRange:
        \_range: , line:5:24, endln:5:37
          |vpiLeftRange:
          \_operation: , line:5:25, endln:5:34
            |vpiParent:
            \_range: , line:5:24, endln:5:37
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (WIDTH_A), line:5:25, endln:5:32
              |vpiParent:
              \_operation: , line:5:25, endln:5:34
              |vpiName:WIDTH_A
              |vpiActual:
              \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
            |vpiOperand:
            \_constant: , line:5:33, endln:5:34
              |vpiParent:
              \_operation: , line:5:25, endln:5:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:35, endln:5:36
            |vpiParent:
            \_range: , line:5:24, endln:5:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiIODecl:
    \_io_decl: (s), line:6:33, endln:6:34
      |vpiParent:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiDirection:1
      |vpiName:s
      |vpiTypedef:
      \_logic_typespec: , line:6:15, endln:6:32
        |vpiRange:
        \_range: , line:6:19, endln:6:32
          |vpiParent:
          \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
          |vpiLeftRange:
          \_constant: , line:6:20, endln:6:27
            |vpiParent:
            \_range: , line:6:19, endln:6:32
            |vpiDecompile:4
            |vpiSize:64
            |INT:4
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:6:30, endln:6:31
            |vpiParent:
            \_range: , line:6:19, endln:6:32
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_assignment: , line:7:9, endln:7:19
      |vpiParent:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:7:17, endln:7:19
        |vpiParent:
        \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (work@func_width_scope_top.func1.s), line:7:18, endln:7:19
          |vpiParent:
          \_operation: , line:7:17, endln:7:19
          |vpiName:s
          |vpiFullName:work@func_width_scope_top.func1.s
          |vpiActual:
          \_io_decl: (s), line:6:33, endln:6:34
      |vpiLhs:
      \_ref_obj: (work@func_width_scope_top.func1.func1), line:7:9, endln:7:14
        |vpiParent:
        \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
        |vpiName:func1
        |vpiFullName:work@func_width_scope_top.func1.func1
        |vpiActual:
        \_logic_var: (func1), line:5:24, endln:5:37
    |vpiInstance:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:xc
    |vpiFullName:work@func_width_scope_top.xc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:xn
    |vpiFullName:work@func_width_scope_top.xn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:inp
    |vpiFullName:work@func_width_scope_top.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out1
    |vpiFullName:work@func_width_scope_top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out2
    |vpiFullName:work@func_width_scope_top.out2
    |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:15
  |vpiPort:
  \_port: (out1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:12:12, endln:12:25
      |vpiRange:
      \_range: , line:12:17, endln:12:25
        |vpiLeftRange:
        \_constant: , line:12:18, endln:12:22
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:1023
          |vpiSize:64
          |UINT:1023
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:23, endln:12:24
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
    |vpiTypedef:
    \_logic_typespec: , line:12:12, endln:12:25
      |vpiRange:
      \_range: , line:12:17, endln:12:25
        |vpiLeftRange:
        \_constant: , line:12:18, endln:12:22
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:1023
          |vpiSize:64
          |UINT:1023
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:23, endln:12:24
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:10:12, endln:10:22
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:10:17, endln:10:22
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:22
      |vpiDecompile:1'sb1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.xc), line:10:12, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:22
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_func_call: (func1), line:14:17, endln:14:27
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiArgument:
      \_ref_obj: (work@func_width_scope_top.inp), line:14:23, endln:14:26
        |vpiParent:
        \_func_call: (func1), line:14:17, endln:14:27
        |vpiTypespec:
        \_logic_typespec: , line:6:15, endln:6:32
        |vpiName:inp
        |vpiFullName:work@func_width_scope_top.inp
        |vpiActual:
        \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
      |vpiName:func1
      |vpiFunction:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.xn), line:14:12, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
  |vpiContAssign:
  \_cont_assign: , line:15:12, endln:15:21
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@func_width_scope_top.xn), line:15:19, endln:15:21
      |vpiParent:
      \_cont_assign: , line:15:12, endln:15:21
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.out1), line:15:12, endln:15:16
      |vpiParent:
      \_cont_assign: , line:15:12, endln:15:21
      |vpiName:out1
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:21
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@func_width_scope_top.xc), line:16:19, endln:16:21
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:21
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.out2), line:16:12, endln:16:16
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:21
      |vpiName:out2
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
|uhdmtopModules:
\_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiName:work@func_width_scope_top
  |vpiParameter:
  \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
    |vpiLocalParam:1
    |vpiName:WIDTH_A
    |vpiFullName:work@func_width_scope_top.WIDTH_A
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:23
  |vpiDefName:work@func_width_scope_top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:func1
    |vpiFullName:work@func_width_scope_top.func1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:5:24, endln:5:37
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiIODecl:
    \_io_decl: (s), line:6:33, endln:6:34
      |vpiParent:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiDirection:1
      |vpiName:s
      |vpiTypedef:
      \_logic_typespec: , line:6:15, endln:6:32
    |vpiStmt:
    \_assignment: , line:7:9, endln:7:19
      |vpiParent:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_operation: , line:7:17, endln:7:19
        |vpiParent:
        \_assignment: , line:7:9, endln:7:19
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (work@func_width_scope_top.func1.s), line:7:18, endln:7:19
          |vpiParent:
          \_operation: , line:7:17, endln:7:19
          |vpiName:s
          |vpiFullName:work@func_width_scope_top.func1.s
          |vpiActual:
          \_io_decl: (s), line:6:33, endln:6:34
      |vpiLhs:
      \_ref_obj: (work@func_width_scope_top.func1.func1), line:7:9, endln:7:14
        |vpiParent:
        \_assignment: , line:7:9, endln:7:19
        |vpiName:func1
        |vpiFullName:work@func_width_scope_top.func1.func1
        |vpiActual:
        \_logic_var: , line:5:24, endln:5:37
    |vpiInstance:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:9:5, endln:9:24
      |vpiRange:
      \_range: , line:9:10, endln:9:24
        |vpiLeftRange:
        \_constant: , line:9:11, endln:9:19
          |vpiParent:
          \_range: , line:9:10, endln:9:24
          |vpiDecompile:30
          |vpiSize:64
          |INT:30
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:9:22, endln:9:23
          |vpiParent:
          \_range: , line:9:10, endln:9:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:xc
    |vpiFullName:work@func_width_scope_top.xc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:13:5, endln:13:23
      |vpiRange:
      \_range: , line:13:10, endln:13:23
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:18
          |vpiParent:
          \_range: , line:13:10, endln:13:23
          |vpiDecompile:4
          |vpiSize:64
          |INT:4
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:13:21, endln:13:22
          |vpiParent:
          \_range: , line:13:10, endln:13:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:xn
    |vpiFullName:work@func_width_scope_top.xn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:15
    |vpiName:inp
    |vpiFullName:work@func_width_scope_top.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:12:12, endln:12:25
      |vpiRange:
      \_range: , line:12:17, endln:12:25
        |vpiLeftRange:
        \_constant: , line:12:18, endln:12:22
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:1023
          |vpiSize:64
          |UINT:1023
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:23, endln:12:24
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out1
    |vpiFullName:work@func_width_scope_top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_logic_typespec: , line:12:12, endln:12:25
    |vpiName:out2
    |vpiFullName:work@func_width_scope_top.out2
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (inp), line:1:29, endln:1:32
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@func_width_scope_top.inp), line:1:29, endln:1:32
      |vpiParent:
      \_port: (inp), line:1:29, endln:1:32
      |vpiName:inp
      |vpiFullName:work@func_width_scope_top.inp
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:15
    |vpiInstance:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiPort:
  \_port: (out1), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@func_width_scope_top.out1), line:1:34, endln:1:38
      |vpiParent:
      \_port: (out1), line:1:34, endln:1:38
      |vpiName:out1
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:12:12, endln:12:25
      |vpiRange:
      \_range: , line:12:17, endln:12:25
        |vpiParent:
        \_port: (out1), line:1:34, endln:1:38
        |vpiLeftRange:
        \_constant: , line:12:18, endln:12:22
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:1023
          |vpiSize:64
          |UINT:1023
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:23, endln:12:24
          |vpiParent:
          \_range: , line:12:17, endln:12:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiPort:
  \_port: (out2), line:1:40, endln:1:44
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@func_width_scope_top.out2), line:1:40, endln:1:44
      |vpiParent:
      \_port: (out2), line:1:40, endln:1:44
      |vpiName:out2
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
    |vpiTypedef:
    \_logic_typespec: , line:12:12, endln:12:25
    |vpiInstance:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiContAssign:
  \_cont_assign: , line:10:12, endln:10:22
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_constant: , line:10:17, endln:10:22
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:22
      |vpiDecompile:2147483647
      |vpiSize:31
      |UINT:2147483647
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_constant: , line:10:17, endln:10:22
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.xc), line:10:12, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:22
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:27
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_func_call: (func1), line:14:17, endln:14:27
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiArgument:
      \_ref_obj: (work@func_width_scope_top.inp), line:14:23, endln:14:26
        |vpiParent:
        \_func_call: (func1), line:14:17, endln:14:27
        |vpiTypespec:
        \_logic_typespec: , line:6:15, endln:6:32
        |vpiName:inp
        |vpiFullName:work@func_width_scope_top.inp
        |vpiActual:
        \_logic_net: (work@func_width_scope_top.inp), line:1:29, endln:1:32
      |vpiName:func1
      |vpiFunction:
      \_function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.xn), line:14:12, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
  |vpiContAssign:
  \_cont_assign: , line:15:12, endln:15:21
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@func_width_scope_top.xn), line:15:19, endln:15:21
      |vpiParent:
      \_cont_assign: , line:15:12, endln:15:21
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.out1), line:15:12, endln:15:16
      |vpiParent:
      \_cont_assign: , line:15:12, endln:15:21
      |vpiName:out1
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out1), line:1:34, endln:1:38
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:21
    |vpiParent:
    \_module_inst: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_ref_obj: (work@func_width_scope_top.xc), line:16:19, endln:16:21
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:21
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiLhs:
    \_ref_obj: (work@func_width_scope_top.out2), line:16:12, endln:16:16
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:21
      |vpiName:out2
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_logic_net: (work@func_width_scope_top.out2), line:1:40, endln:1:44
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv | ${SURELOG_DIR}/build/regression/FuncReturnRange/roundtrip/dut_000.sv | 6 | 18 |