70a057b7d425 ("drm/i915/icl: Calculate DPLL params for DSI")
f7a738fca03c ("drm/i915/icl: compute the TBT PLL registers")
5a0b385e1cb6 ("drm/i915: Nuke intel_trans_dp_port_sel()")
f67dc6d8869f ("drm/i915: Parametrize TRANS_DP_PORT_SEL")
f606bc6d9d41 ("drm/i915: Move intel_ddi_get_crtc_new_encoder() out from ddi code")
bb82139b4bbf ("drm/i915/icl: compute the combo PHY (DPLL) DP registers")
febafb93181e ("drm/i915/icl: compute the combo PHY (DPLL) HDMI registers")
c27e917e2bda ("drm/i915/icl: add basic support for the ICL clocks")
2320175feb74 ("drm/i915: Implement HDCP for HDMI")
8edcda1266f9 ("drm/i915: Protect DDI port to DPLL map from theoretical race.")
063c886197f6 ("drm/i915/cnl: Fix wrpll math for higher freqs.")
5eca81de8892 ("drm/i915/cnl: Fix, simplify and unify wrpll variable sizes.")
ecc2069a025e ("drm/i915/cnl: Remove useless conversion.")
8f4f27970723 ("drm/i915: Nuke intel_digital_port->port")
adc103047e58 ("drm/i915: Eliminate some encoder->crtc usage from DP code")
436009b578ab ("drm/i915/cnl: Force DDI_A_4_LANES when needed.")
081dfcfafcbb ("drm/i915: Pass the encoder type explicitly to skl_set_iboost()")
975786ee0e25 ("drm/i915: Extract intel_ddi_get_buf_trans_hdmi()")
d8fe2c7f3365 ("drm/i915: Relocate intel_ddi_get_buf_trans_*() functions")
1210d3889077 ("drm/i915: Use bdw_ddi_translations_fdi for Broadwell")
6b8506d575e3 ("drm/i915: Extract intel_ddi_clk_disable()")
2de3813880bf ("drm/i915: add the BXT and CNL DPLL registers to pipe_config_compare")
3daa3cee6ebc ("drm/i915: push DDI CRT underrun reporting on disable to encoder")
51c4fa6903f9 ("drm/i915: push DDI CRT underrun reporting on enable to encoder")
ed69cd40685c ("drm/i915/glk, cnl: Implement WaDisableScalarClockGating")
1a8ff6076e8f ("drm/i915: Reorganize .disable hooks for pre-DDI DP")
76a4b41d654c ("drm/i915: Drop useless HAS_PSR() check")
bf5035564579 ("drm/i915/cnl: Fix DDI hdmi level selection.")
cf3e0fb48cdb ("drm/i915/cnl: Move ddi buf trans related functions up.")
cc9cabfdec38 ("drm/i915/cnl: Move voltage check into ddi buf trans functions.")
2f7460a75aa4 ("drm/i915: Align vswing sequences with old ddi buffer registers.")
d509af6c85bb ("drm/i915: decouple gen9 and gen10 dp signal levels.")
1b6e2fd2896a ("drm/i915: Introduce intel_ddi_dp_level.")
d2419ffc10e4 ("drm/i915: Plumb crtc_state to PSR enable/disable")
f761bef2f341 ("drm/i915: Introduce intel_hpd_pin function.")
256cfdde42c0 ("drm/i915: Simplify hpd pin to port")
d907b6658a7b ("drm/i915/cnl: Add allowed DP rates for Cannonlake.")
50946c89850d ("drm/i915: Return correct EDP voltage swing table for 0.85V")
2901215920aa ("drm/i915: Pass enum pipe to intel_set_pch_fifo_underrun_reporting()")
93e5f0b65ab8 ("drm/i915: Make intel_digital_port_connected() work for any port")
da411a48bdeb ("drm/i915/cfl: Basic DDI plumbing for Coffee Lake.")
1fa62e1b76d6 ("drm/i915/cnl: Enable wrpll computation for CNL")
0091abc3a621 ("drm/i915/cnl: Enable loadgen_select bit for vswing sequence")
cf54ca8bc567 ("drm/i915/cnl: Implement voltage swing sequence.")
a927c927de34 ("drm/i915/cnl: Initialize PLLs")
555e38d27317 ("drm/i915/cnl: DDI - PLL mapping")
d8d4a512a6ff ("drm/i915/cnl: Implement CNL display init/unit sequence")
ef4f7a689ac5 ("drm/i915/cnl: Implement .set_cdclk() for CNL")
945f2672ccbb ("drm/i915/cnl: Implement .get_display_clock_speed() for CNL")
b037d58f9762 ("drm/i915: Pass crtc_state and connector state to backlight enable/disable functions")
