

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_318_1_proc'
================================================================
* Date:           Thu Dec  7 19:36:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.513 us|  0.513 us|   77|   77|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_318_1  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    470|    -|
|Register         |        -|    -|     175|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     175|    525|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln318_fu_145_p2        |         +|   0|  0|  10|           3|           1|
    |num_chunks_1_fu_167_p2     |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln318_fu_151_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln319_fu_162_p2       |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  55|          35|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  389|         74|    1|         74|
    |ap_done                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_109_p4  |    9|          2|    3|          6|
    |aximm1_blk_n_AR             |    9|          2|    1|          2|
    |aximm1_blk_n_R              |    9|          2|    1|          2|
    |i_reg_105                   |    9|          2|    3|          6|
    |input_length_blk_n          |    9|          2|    1|          2|
    |num_chunks_fu_70            |    9|          2|    8|         16|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  470|         92|   21|        114|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln318_reg_191         |   3|   0|    3|          0|
    |ap_CS_fsm                 |  73|   0|   73|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |aximm1_addr_read_reg_200  |  16|   0|   16|          0|
    |aximm1_addr_reg_185       |  64|   0|   64|          0|
    |i_reg_105                 |   3|   0|    3|          0|
    |i_reg_105_pp0_iter1_reg   |   3|   0|    3|          0|
    |icmp_ln318_reg_196        |   1|   0|    1|          0|
    |num_chunks_fu_70          |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 175|   0|  175|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|ap_return                   |  out|    8|  ap_ctrl_hs|  Loop_VITIS_LOOP_318_1_proc|  return value|
|input_length_temp_address0  |  out|    2|   ap_memory|           input_length_temp|         array|
|input_length_temp_ce0       |  out|    1|   ap_memory|           input_length_temp|         array|
|input_length_temp_we0       |  out|    1|   ap_memory|           input_length_temp|         array|
|input_length_temp_d0        |  out|   16|   ap_memory|           input_length_temp|         array|
|input_length_dout           |   in|   64|     ap_fifo|                input_length|       pointer|
|input_length_empty_n        |   in|    1|     ap_fifo|                input_length|       pointer|
|input_length_read           |  out|    1|     ap_fifo|                input_length|       pointer|
|m_axi_aximm1_AWVALID        |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWREADY        |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWADDR         |  out|   64|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWID           |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWLEN          |  out|   32|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWSIZE         |  out|    3|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWBURST        |  out|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWLOCK         |  out|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWCACHE        |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWPROT         |  out|    3|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWQOS          |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWREGION       |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_AWUSER         |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WVALID         |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WREADY         |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WDATA          |  out|   16|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WSTRB          |  out|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WLAST          |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WID            |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_WUSER          |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARVALID        |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARREADY        |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARADDR         |  out|   64|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARID           |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARLEN          |  out|   32|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARSIZE         |  out|    3|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARBURST        |  out|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARLOCK         |  out|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARCACHE        |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARPROT         |  out|    3|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARQOS          |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARREGION       |  out|    4|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_ARUSER         |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RVALID         |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RREADY         |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RDATA          |   in|   16|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RLAST          |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RID            |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RUSER          |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_RRESP          |   in|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_BVALID         |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_BREADY         |  out|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_BRESP          |   in|    2|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_BID            |   in|    1|       m_axi|                      aximm1|       pointer|
|m_axi_aximm1_BUSER          |   in|    1|       m_axi|                      aximm1|       pointer|
+----------------------------+-----+-----+------------+----------------------------+--------------+

