* Z:\mnt\design.r\spice\examples\3643.asc
XU1 N016 N010 N003 N013 N002 N011 N002 N007 N004 N017 N005 N009 N006 N014 N015 N008 0 LTC3643
R1 N002 N003 10m
L1 N004 N005 4.7
C1 N006 N005 .1
M쬞1 N001 N007 N002 N002 Si4427DY
C2 N003 0 47
C3 0 N009 4.7
R2 N014 N016 392K
R3 N016 0 6.04K
C4 N014 0 2
R4 N012 N011 400K
C5 0 N012 470p
R5 N002 N013 44.2K
R6 N013 0 6.04K
R7 N001 N010 35.7K
R8 N010 0 12.1K
Rload N003 0 20
R10 N003 N015 20K
R11 N003 N008 20K
V1 N001 0 PWL(0 0 1u 5 1m 5 +20u 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5m
.lib LTC3643.sub
.backanno
.end
