{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670574426101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670574426106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 16:27:05 2022 " "Processing started: Fri Dec 09 16:27:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670574426106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574426106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rep_Mid -c Rep_Mid " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rep_Mid -c Rep_Mid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574426107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670574427180 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1670574427180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rep_mid.v 1 1 " "Found 1 design units, including 1 entities, in source file rep_mid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rep_Mid " "Found entity 1: Rep_Mid" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670574442188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574442188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670574442196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574442196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sib.v 1 1 " "Found 1 design units, including 1 entities, in source file sib.v" { { "Info" "ISGN_ENTITY_NAME" "1 sib " "Found entity 1: sib" {  } { { "sib.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/sib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670574442202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574442202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Found entity 1: clkdivider" {  } { { "clkdivider.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/clkdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670574442209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574442209 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(13) " "Verilog HDL Instantiation warning at Rep_Mid.v(13): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(14) " "Verilog HDL Instantiation warning at Rep_Mid.v(14): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(15) " "Verilog HDL Instantiation warning at Rep_Mid.v(15): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(16) " "Verilog HDL Instantiation warning at Rep_Mid.v(16): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(17) " "Verilog HDL Instantiation warning at Rep_Mid.v(17): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(18) " "Verilog HDL Instantiation warning at Rep_Mid.v(18): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(19) " "Verilog HDL Instantiation warning at Rep_Mid.v(19): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442215 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Rep_Mid.v(20) " "Verilog HDL Instantiation warning at Rep_Mid.v(20): instance has no name" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670574442216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rep_Mid " "Elaborating entity \"Rep_Mid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670574442371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Rep_Mid.v(26) " "Verilog HDL assignment warning at Rep_Mid.v(26): truncated value with size 32 to match size of target (26)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442384 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(33) " "Verilog HDL assignment warning at Rep_Mid.v(33): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442385 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(39) " "Verilog HDL assignment warning at Rep_Mid.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442386 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(48) " "Verilog HDL assignment warning at Rep_Mid.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442387 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(54) " "Verilog HDL assignment warning at Rep_Mid.v(54): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442387 "|Rep_Mid"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Rep_Mid.v(28) " "Verilog HDL Case Statement information at Rep_Mid.v(28): all case item expressions in this case statement are onehot" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670574442388 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(68) " "Verilog HDL assignment warning at Rep_Mid.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442389 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(78) " "Verilog HDL assignment warning at Rep_Mid.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442390 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(82) " "Verilog HDL assignment warning at Rep_Mid.v(82): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442390 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(85) " "Verilog HDL assignment warning at Rep_Mid.v(85): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442391 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(99) " "Verilog HDL assignment warning at Rep_Mid.v(99): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442392 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(109) " "Verilog HDL assignment warning at Rep_Mid.v(109): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442393 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(113) " "Verilog HDL assignment warning at Rep_Mid.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442394 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rep_Mid.v(116) " "Verilog HDL assignment warning at Rep_Mid.v(116): truncated value with size 32 to match size of target (4)" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442394 "|Rep_Mid"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Rep_Mid.v(3) " "Output port \"LED\" at Rep_Mid.v(3) has no driver" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670574442400 "|Rep_Mid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sib sib:comb_3 " "Elaborating entity \"sib\" for hierarchy \"sib:comb_3\"" {  } { { "Rep_Mid.v" "comb_3" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670574442471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:comb_7 " "Elaborating entity \"debounce\" for hierarchy \"debounce:comb_7\"" {  } { { "Rep_Mid.v" "comb_7" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670574442499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 debounce.v(10) " "Verilog HDL assignment warning at debounce.v(10): truncated value with size 32 to match size of target (26)" {  } { { "debounce.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/debounce.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670574442516 "|Rep_Mid|debounce:comb_8"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "Rep_Mid.v" "" { Text "C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Mid/Rep_Mid.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670574444035 "|Rep_Mid|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670574444035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670574444225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670574446309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670574446309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670574447410 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670574447410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "342 " "Implemented 342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670574447410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670574447410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670574447451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 16:27:27 2022 " "Processing ended: Fri Dec 09 16:27:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670574447451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670574447451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670574447451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670574447451 ""}
