#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 30 14:53:06 2023
# Process ID: 7432
# Current directory: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1
# Command line: vivado -log Processeur.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processeur.tcl
# Log file: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/Processeur.vds
# Journal file: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Processeur.tcl -notrace
Command: synth_design -top Processeur -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7443 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.812 ; free physical = 11658 ; free virtual = 22608
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processeur' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:42]
INFO: [Synth 8-3491] module 'Instruction_Memory' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:34' bound to instance 'main_instruction_mem' of component 'Instruction_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (1#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:41]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_lidi' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:216]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (2#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:48]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_diex' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:231]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_exmem' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:244]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_memre' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:257]
INFO: [Synth 8-3491] module 'Banc_Registre' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:34' bound to instance 'main_banc_reg' of component 'Banc_Registre' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:271]
INFO: [Synth 8-638] synthesizing module 'Banc_Registre' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Banc_Registre' (3#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:46]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:28' bound to instance 'main_alu' of component 'ALU' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:282]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'Data_Memory' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:34' bound to instance 'main_data_mem' of component 'Data_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (5#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:43]
INFO: [Synth 8-3491] module 'Compteur_IP' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:34' bound to instance 'main_ip' of component 'Compteur_IP' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:297]
INFO: [Synth 8-638] synthesizing module 'Compteur_IP' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Compteur_IP' (6#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Processeur' (7#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1313.898 ; gain = 142.438 ; free physical = 11638 ; free virtual = 22590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1313.898 ; gain = 142.438 ; free physical = 11639 ; free virtual = 22591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1313.898 ; gain = 142.438 ; free physical = 11639 ; free virtual = 22591
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/constrs_1/new/Test_Freq_Max.xdc]
Finished Parsing XDC File [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/constrs_1/new/Test_Freq_Max.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/constrs_1/new/Test_Freq_Max.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processeur_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processeur_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.758 ; gain = 0.000 ; free physical = 11349 ; free virtual = 22336
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11437 ; free virtual = 22425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11437 ; free virtual = 22425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11437 ; free virtual = 22425
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "registre_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registre_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'diex2exmem_LC_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:285]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11417 ; free virtual = 22405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 288   
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	 256 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 276   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Processeur 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	 256 Input      3 Bit        Muxes := 1     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module Banc_Registre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module Compteur_IP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pip_exmem/C_out_reg was removed.  [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element pip_memre/C_out_reg was removed.  [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:66]
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[16]' (FDE) to 'main_instruction_mem/OUT_instr_reg[9]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[17]' (FDE) to 'main_instruction_mem/OUT_instr_reg[10]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[18]' (FDE) to 'main_instruction_mem/OUT_instr_reg[24]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[19]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[20]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[21]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[22]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[23]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[14]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[15]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[11]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[12]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[13]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[6]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[7]' (FDE) to 'main_instruction_mem/OUT_instr_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[0]' (FDE) to 'main_instruction_mem/OUT_instr_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[1]' (FDE) to 'main_instruction_mem/OUT_instr_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[2]' (FDE) to 'main_instruction_mem/OUT_instr_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[3]' (FDE) to 'main_instruction_mem/OUT_instr_reg[4]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[4]' (FDE) to 'main_instruction_mem/OUT_instr_reg[5]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[5]' (FDE) to 'main_instruction_mem/OUT_instr_reg[27]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[25]' (FDE) to 'main_instruction_mem/OUT_instr_reg[26]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[27]' (FDE) to 'main_instruction_mem/OUT_instr_reg[28]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[28]' (FDE) to 'main_instruction_mem/OUT_instr_reg[29]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[29]' (FDE) to 'main_instruction_mem/OUT_instr_reg[30]'
INFO: [Synth 8-3886] merging instance 'main_instruction_mem/OUT_instr_reg[31]' (FDE) to 'main_instruction_mem/OUT_instr_reg[30]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[0]' (FDR) to 'pip_lidi/B_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[1]' (FDR) to 'pip_lidi/B_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[2]' (FDR) to 'pip_lidi/Op_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[3]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[4]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[5]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[6]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[7]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[4]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[5]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[6]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/A_out_reg[7]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/B_out_reg[6]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/B_out_reg[5]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/B_out_reg[4]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[3]' (FDR) to 'pip_lidi/C_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[0]' (FDR) to 'pip_lidi/C_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[1]' (FDR) to 'pip_lidi/C_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/C_out_reg[2]' (FDR) to 'pip_lidi/B_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/B_out_reg[3]' (FDR) to 'pip_lidi/B_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/B_out_reg[7]' (FDR) to 'pip_lidi/Op_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/Op_out_reg[2]' (FDR) to 'pip_lidi/Op_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/Op_out_reg[3]' (FDR) to 'pip_lidi/Op_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/Op_out_reg[4]' (FDR) to 'pip_lidi/Op_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/Op_out_reg[5]' (FDR) to 'pip_lidi/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_lidi/Op_out_reg[6]' (FDR) to 'pip_lidi/Op_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[2]' (FDR) to 'pip_diex/Op_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[3]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[4]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[5]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[6]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/A_out_reg[7]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex2exmem_LC_reg[2] )
INFO: [Synth 8-3886] merging instance 'pip_diex/Op_out_reg[2]' (FDR) to 'pip_diex/Op_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pip_diex/Op_out_reg[3]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/Op_out_reg[4]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/Op_out_reg[5]' (FDR) to 'pip_diex/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_diex/Op_out_reg[6]' (FDR) to 'pip_diex/Op_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[2]' (FDR) to 'pip_exmem/Op_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[3]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[4]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[5]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[6]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/A_out_reg[7]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/Op_out_reg[2]' (FDR) to 'pip_exmem/Op_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/Op_out_reg[3]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/Op_out_reg[4]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/Op_out_reg[5]' (FDR) to 'pip_exmem/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_exmem/Op_out_reg[6]' (FDR) to 'pip_exmem/Op_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[2]' (FDR) to 'pip_memre/Op_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pip_memre/Op_out_reg[2]' (FDR) to 'pip_memre/Op_out_reg[1]'
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[255][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[254][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[253][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[252][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[251][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[250][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[249][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[248][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[247][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[246][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[245][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][4]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][3]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][2]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][1]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[244][0]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[243][7]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[243][6]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[243][5]) is unused and will be removed from module Processeur.
WARNING: [Synth 8-3332] Sequential element (main_data_mem/memory_reg[243][4]) is unused and will be removed from module Processeur.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[6]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[7]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[5]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[4]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/A_out_reg[3]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/Op_out_reg[4]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/Op_out_reg[5]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/Op_out_reg[7]' (FDR) to 'pip_memre/Op_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'pip_memre/Op_out_reg[6]' (FDR) to 'pip_memre/Op_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_instruction_mem/OUT_instr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_banc_reg/registre_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\diex2exmem_LC_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11390 ; free virtual = 22384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11281 ; free virtual = 22283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Processeur  | pip_memre/A_out_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |     8|
|6     |LUT4   |     9|
|7     |LUT5   |    22|
|8     |LUT6   |    33|
|9     |MUXF7  |     1|
|10    |SRL16E |     2|
|11    |FDRE   |   126|
|12    |IBUF   |     2|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   226|
|2     |  main_alu             |ALU                |     2|
|3     |  main_banc_reg        |Banc_Registre      |    88|
|4     |  main_instruction_mem |Instruction_Memory |     5|
|5     |  main_ip              |Compteur_IP        |    14|
|6     |  pip_diex             |Pipeline           |    36|
|7     |  pip_exmem            |Pipeline_0         |    14|
|8     |  pip_lidi             |Pipeline_1         |    15|
|9     |  pip_memre            |Pipeline_2         |    41|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11269 ; free virtual = 22270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1673.758 ; gain = 142.438 ; free physical = 11328 ; free virtual = 22330
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1673.758 ; gain = 502.297 ; free physical = 11336 ; free virtual = 22337
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 1673.758 ; gain = 513.938 ; free physical = 11322 ; free virtual = 22323
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/Processeur.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processeur_utilization_synth.rpt -pb Processeur_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1697.770 ; gain = 0.000 ; free physical = 11312 ; free virtual = 22314
INFO: [Common 17-206] Exiting Vivado at Tue May 30 14:53:53 2023...
