MAND_1__RESETLANEMUX__SHIFT 0x2
#define SWRST_COMMAND_1__RESETWRAPREGS_MASK 0x8
#define SWRST_COMMAND_1__RESETWRAPREGS__SHIFT 0x3
#define SWRST_COMMAND_1__RESETSRBM0_MASK 0x10
#define SWRST_COMMAND_1__RESETSRBM0__SHIFT 0x4
#define SWRST_COMMAND_1__RESETSRBM1_MASK 0x20
#define SWRST_COMMAND_1__RESETSRBM1__SHIFT 0x5
#define SWRST_COMMAND_1__RESETLC_MASK 0x40
#define SWRST_COMMAND_1__RESETLC__SHIFT 0x6
#define SWRST_COMMAND_1__SYNCIDLEPIF0_MASK 0x100
#define SWRST_COMMAND_1__SYNCIDLEPIF0__SHIFT 0x8
#define SWRST_COMMAND_1__SYNCIDLEPIF1_MASK 0x200
#define SWRST_COMMAND_1__SYNCIDLEPIF1__SHIFT 0x9
#define SWRST_COMMAND_1__RESETMNTR_MASK 0x2000
#define SWRST_COMMAND_1__RESETMNTR__SHIFT 0xd
#define SWRST_COMMAND_1__RESETHLTR_MASK 0x4000
#define SWRST_COMMAND_1__RESETHLTR__SHIFT 0xe
#define SWRST_COMMAND_1__RESETCPM_MASK 0x8000
#define SWRST_COMMAND_1__RESETCPM__SHIFT 0xf
#define SWRST_COMMAND_1__RESETPIF0_MASK 0x10000
#define SWRST_COMMAND_1__RESETPIF0__SHIFT 0x10
#define SWRST_COMMAND_1__RESETPIF1_MASK 0x20000
#define SWRST_COMMAND_1__RESETPIF1__SHIFT 0x11
#define SWRST_COMMAND_1__RESETIMPARB0_MASK 0x100000
#define SWRST_COMMAND_1__RESETIMPARB0__SHIFT 0x14
#define SWRST_COMMAND_1__RESETIMPARB1_MASK 0x200000
#define SWRST_COMMAND_1__RESETIMPARB1__SHIFT 0x15
#define SWRST_COMMAND_1__RESETPHY0_MASK 0x1000000
#define SWRST_COMMAND_1__RESETPHY0__SHIFT 0x18
#define SWRST_COMMAND_1__RESETPHY1_MASK 0x2000000
#define SWRST_COMMAND_1__RESETPHY1__SHIFT 0x19
#define SWRST_COMMAND_1__TOGGLESTRAP_MASK 0x10000000
#define SWRST_COMMAND_1__TOGGLESTRAP__SHIFT 0x1c
#define SWRST_COMMAND_1__CMDCFGEN_MASK 0x20000000
#define SWRST_COMMAND_1__CMDCFGEN__SHIFT 0x1d
#define SWRST_CONTROL_0__BIF_STRAPREG_RESETRCEN_MASK 0x8000
#define SWRST_CONTROL_0__BIF_STRAPREG_RESETRCEN__SHIFT 0xf
#define SWRST_CONTROL_0__BIF0_GLOBAL_RESETRCEN_MASK 0x10000
#define SWRST_CONTROL_0__BIF0_GLOBAL_RESETRCEN__SHIFT 0x10
#define SWRST_CONTROL_0__BIF0_CALIB_RESETRCEN_MASK 0x20000
#define SWRST_CONTROL_0__BIF0_CALIB_RESETRCEN__SHIFT 0x11
#define SWRST_CONTROL_0__BIF0_CORE_RESETRCEN_MASK 0x40000
#define SWRST_CONTROL_0__BIF0_CORE_RESETRCEN__SHIFT 0x12
#define SWRST_CONTROL_0__BIF0_REGISTER_RESETRCEN_MASK 0x80000
#define SWRST_CONTROL_0__BIF0_REGISTER_RESETRCEN__SHIFT 0x13
#define SWRST_CONTROL_0__BIF0_PHY_RESETRCEN_MASK 0x100000
#define SWRST_CONTROL_0__BIF0_PHY_RESETRCEN__SHIFT 0x14
#define SWRST_CONTROL_0__BIF0_STICKY_RESETRCEN_MASK 0x200000
#define SWRST_CONTROL_0__BIF0_STICKY_RESETRCEN__SHIFT 0x15
#define SWRST_CONTROL_0__BIF0_CONFIG_RESETRCEN_MASK 0x400000
#define SWRST_CONTROL_0__BIF0_CONFIG_RESETRCEN__SHIFT 0x16
#define SWRST_CONTROL_1__SWITCHCLK_RCEN_MASK 0x1
#define SWRST_CONTROL_1__SWITCHCLK_RCEN__SHIFT 0x0
#define SWRST_CONTROL_1__RESETPCFG_RCEN_MASK 0x2
#define SWRST_CONTROL_1__RESETPCFG_RCEN__SHIFT 0x1
#define SWRST_CONTROL_1__RESETLANEMUX_RCEN_MASK 0x4
#define SWRST_CONTROL_1__RESETLANEMUX_RCEN__SHIFT 0x2
#define SWRST_CONTROL_1__RESETWRAPREGS_RCEN_MASK 0x8
#define SWRST_CONTROL_1__RESETWRAPREGS_RCEN__SHIFT 0x3
#define SWRST_CONTROL_1__RESETSRBM0_RCEN_MASK 0x10
#define SWRST_CONTROL_1__RESETSRBM0_RCEN__SHIFT 0x4
#define SWRST_CONTROL_1__RESETSRBM1_RCEN_MASK 0x20
#define SWRST_CONTROL_1__RESETSRBM1_RCEN__SHIFT 0x5
#define SWRST_CONTROL_1__RESETLC_RCEN_MASK 0x40
#define SWRST_CONTROL_1__RESETLC_RCEN__SHIFT 0x6
#define SWRST_CONTROL_1__SYNCIDLEPIF0_RCEN_MASK 0x100
#define SWRST_CONTROL_1__SYNCIDLEPIF0_RCEN__SHIFT 0x8
#define SWRST_CONTROL_1__SYNCIDLEPIF1_RCEN_MASK 0x200
#define SWRST_CONTROL_1__SYNCIDLEPIF1_RCEN__SHIFT 0x9
#define SWRST_CONTROL_1__RESETMNTR_RCEN_MASK 0x2000
#define SWRST_CONTROL_1__RESETMNTR_RCEN__SHIFT 0xd
#define SWRST_CONTROL_1__RESETHLTR_RCEN_MASK 0x4000
#define SWRST_CONTROL_1__RESETHLTR_RCEN__SHIFT 0xe
#define SWRST_CONTROL_1__RESETCPM_RCEN_MASK 0x8000
#define SWRST_CONTROL_1__RESETCPM_RCEN__SHIFT 0xf
#define SWRST_CONTROL_1__RESETPIF0_RCEN_MASK 0x10000
#define SWRST_CONTROL_1__RESETPIF0_RCEN__SHIFT 0x10
#define SWRST_CONTROL_1__RESETPIF1_RCEN_MASK 0x20000
#define SWRST_CONTROL_1__RESETPIF1_RCEN__SHIFT 0x11
#define SWRST_CONTROL_1__RESETIMPARB0_RCEN_MASK 0x100000
#define SWRST_CONTROL_1__RESETIMPARB0_RCEN__SHIFT 0x14
#define SWRST_CONTROL_1__RESETIMPARB1_RCEN_MASK 0x200000
#define SWRST_CONTROL_1__RESETIMPARB1_RCEN__SHIFT 0x15
#define SWRST_CONTROL_1__RESETPHY0_RCEN_MASK 0x1000000
#define SWRST_CONTROL_1__RESETPHY0_RCEN__SHIFT 0x18
#define SWRST_CONTROL_1__RESETPHY1_RCEN_MASK 0x2000000
#define SWRST_CONTROL_1__RESETPHY1_RCEN__SHIFT 0x19
#define SWRST_CONTROL_1__STRAPVLD_RCEN_MASK 0x10000000
#define SWRST_CONTROL_1__STRAPVLD_RCEN__SHIFT 0x1c
#define SWRST_CONTROL_1__CMDCFG_RCEN_MASK 0x20000000
#define SWRST_CONTROL_1__CMDCFG_RCEN__SHIFT 0x1d
#define SWRST_CONTROL_2__BIF_STRAPREG_RESETATEN_MASK 0x8000
#define SWRST_CONTROL_2__BIF_STRAPREG_RESETATEN__SHIFT 0xf
#define SWRST_CONTROL_2__BIF0_GLOBAL_RESETATEN_MASK 0x10000
#define SWRST_CONTROL_2__BIF0_GLOBAL_RESETATEN__SHIFT 0x10
#define SWRST_CONTROL_2__BIF0_CALIB_RESETATEN_MASK 0x20000
#define SWRST_CONTROL_2__BIF0_CALIB_RESETATEN__SHIFT 0x11
#define SWRST_CONTROL_2__BIF0_CORE_RESETATEN_MASK 0x40000
#define SWRST_CONTROL_2__BIF0_CORE_RESETATEN__SHIFT 0x12
#define SWRST_CONTROL_2__BIF0_REGISTER_RESETATEN_MASK 0x80000
#define SWRST_CONTROL_2__BIF0_REGISTER_RESETATEN__SHIFT 0x13
#define SWRST_CONTROL_2__BIF0_PHY_RESETATEN_MASK 0x100000
#define SWRST_CONTROL_2__BIF0_PHY_RESETATEN__SHIFT 0x14
#define SWRST_CONTROL_2__BIF0_STICKY_RESETATEN_MASK 0x200000
#define SWRST_CONTROL_2__BIF0_STICKY_RESETATEN__SHIFT 0x15
#define SWRST_CONTROL_2__BIF0_CONFIG_RESETATEN_MASK 0x400000
#define SWRST_CONTROL_2__BIF0_CONFIG_RESETATEN__SHIFT 0x16
#define SWRST_CONTROL_3__SWITCHCLK_ATEN_MASK 0x1
#define SWRST_CONTROL_3__SWITCHCLK_ATEN__SHIFT 0x0
#define SWRST_CONTROL_3__RESETPCFG_ATEN_MASK 0x2
#define SWRST_CONTROL_3__RESETPCFG_ATEN__SHIFT 0x1
#define SWRST_CONTROL_3__RESETLANEMUX_ATEN_MASK 0x4
#define SWRST_CONTROL_3__RESETLANEMUX_ATEN__SHIFT 0x2
#define SWRST_CONTROL_3__RESETWRAPREGS_ATEN_MASK 0x8
#define SWRST_CONTROL_3__RESETWRAPREGS_ATEN__SHIFT 0x3
#define SWRST_CONTROL_3__RESETSRBM0_ATEN_MASK 0x10
#define SWRST_CONTROL_3__RESETSRBM0_ATEN__SHIFT 0x4
#define SWRST_CONTROL_3__RESETSRBM1_ATEN_MASK 0x20
#define SWRST_CONTROL_3__RESETSRBM1_ATEN__SHIFT 0x5
#define SWRST_CONTROL_3__RESETLC_ATEN_MASK 0x40
#define SWRST_CONTROL_3__RESETLC_ATEN__SHIFT 0x6
#define SWRST_CONTROL_3__SYNCIDLEPIF0_ATEN_MASK 0x100
#define SWRST_CONTROL_3__SYNCIDLEPIF0_ATEN__SHIFT 0x8
#define SWRST_CONTROL_3__SYNCIDLEPIF1_ATEN_MASK 0x200
#define SWRST_CONTROL_3__SYNCIDLEPIF1_ATEN__SHIFT 0x9
#define SWRST_CONTROL_3__RESETMNTR_ATEN_MASK 0x2000
#define SWRST_CONTROL_3__RESETMNTR_ATEN__SHIFT 0xd
#define SWRST_CONTROL_3__RESETHLTR_ATEN_MASK 0x4000
#define SWRST_CONTROL_3__RESETHLTR_ATEN__SHIFT 0xe
#define SWRST_CONTROL_3__RESETCPM_ATEN_MASK 0x8000
#define SWRST_CONTROL_3__RESETCPM_ATEN__SHIFT 0xf
#define SWRST_CONTROL_3__RESETPIF0_ATEN_MASK 0x10000
#define SWRST_CONTROL_3__RESETPIF0_ATEN__SHIFT 0x10
#define SWRST_CONTROL_3__RESETPIF1_ATEN_MASK 0x20000
#define SWRST_CONTROL_3__RESETPIF1_ATEN__SHIFT 0x11
#define SWRST_CONTROL_3__RESETIMPARB0_ATEN_MASK 0x100000
#define SWRST_CONTROL_3__RESETIMPARB0_ATEN__SHIFT 0x14
#define SWRST_CONTROL_3__RESETIMPARB1_ATEN_MASK 0x200000
#define SWRST_CONTROL_3__RESETIMPARB1_ATEN__SHIFT 0x15
#define SWRST_CONTROL_3__RESETPHY0_ATEN_MASK 0x1000000
#define SWRST_CONTROL_3__RESETPHY0_ATEN__SHIFT 0x18
#define SWRST_CONTROL_3__RESETPHY1_ATEN_MASK 0x2000000
#define SWRST_CONTROL_3__RESETPHY1_ATEN__SHIFT 0x19
#define SWRST_CONTROL_3__STRAPVLD_ATEN_MASK 0x10000000
#define SWRST_CONTROL_3__STRAPVLD_ATEN__SHIFT 0x1c
#define SWRST_CONTROL_3__CMDCFG_ATEN_MASK 0x20000000
#define SWRST_CONTROL_3__CMDCFG_ATEN__SHIFT 0x1d
#define SWRST_CONTROL_4__BIF_STRAPREG_WRRESETEN_MASK 0x4000
#define SWRST_CONTROL_4__BIF_STRAPREG_WRRESETEN__SHIFT 0xe
#define SWRST_CONTROL_4__BIF0_GLOBAL_WRRESETEN_MASK 0x10000
#define SWRST_CONTROL_4__BIF0_GLOBAL_WRRESETEN__SHIFT 0x10
#define SWRST_CONTROL_4__BIF0_CALIB_WRRESETEN_MASK 0x20000
#define SWRST_CONTROL_4__BIF0_CALIB_WRRESETEN__SHIFT 0x11
#define SWRST_CONTROL_4__BIF0_CORE_WRRESETEN_MASK 0x40000
#define SWRST_CONTROL_4__BIF0_CORE_WRRESETEN__SHIFT 0x12
#define SWRST_CONTROL_4__BIF0_REGISTER_WRRESETEN_MASK 0x80000
#define SWRST_CONTROL_4__BIF0_REGISTER_WRRESETEN__SHIFT 0x13
#define SWRST_CONTROL_4__BIF0_PHY_WRRESETEN_MASK 0x100000
#define SWRST_CONTROL_4__BIF0_PHY_WRRESETEN__SHIFT 0x14
#define SWRST_CONTROL_4__BIF0_STICKY_WRRESETEN_MASK 0x200000
#define SWRST_CONTROL_4__BIF0_STICKY_WRRESETEN__SHIFT 0x15
#define SWRST_CONTROL_4__BIF0_CONFIG_WRRESETEN_MASK 0x400000
#define SWRST_CONTROL_4__BIF0_CONFIG_WRRESETEN__SHIFT 0x16
#define SWRST_CONTROL_5__WRSWITCHCLK_EN_MASK 0x1
#define SWRST_CONTROL_5__WRSWITCHCLK_EN__SHIFT 0x0
#define SWRST_CONTROL_5__WRRESETPCFG_EN_MASK 0x2
#define SWRST_CONTROL_5__WRRESETPCFG_EN__SHIFT 0x1
#define SWRST_CONTROL_5__WRRESETLANEMUX_EN_MASK 0x4
#define SWRST_CONTROL_5__WRRESETLANEMUX_EN__SHIFT 0x2
#define SWRST_CONTROL_5__WRRESETWRAPREGS_EN_MASK 0x8
#define SWRST_CONTROL_5__WRRESETWRAPREGS_EN__SHIFT 0x3
#define SWRST_CONTROL_5__WRRESETSRBM0_EN_MASK 0x10
#define SWRST_CONTROL_5__WRRESETSRBM0_EN__SHIFT 0x4
#define SWRST_CONTROL_5__WRRESETSRBM1_EN_MASK 0x20
#define SWRST_CONTROL_5__WRRESETSRBM1_EN__SHIFT 0x5
#define SWRST_CONTROL_5__WRRESETLC_EN_MASK 0x40
#define SWRST_CONTROL_5__WRRESETLC_EN__SHIFT 0x6
#define SWRST_CONTROL_5__WRSYNCIDLEPIF0_EN_MASK 0x100
#define SWRST_CONTROL_5__WRSYNCIDLEPIF0_EN__SHIFT 0x8
#define SWRST_CONTROL_5__WRSYNCIDLEPIF1_EN_MASK 0x200
#define SWRST_CONTROL_5__WRSYNCIDLEPIF1_EN__SHIFT 0x9
#define SWRST_CONTROL_5__WRRESETMNTR_EN_MASK 0x2000
#define SWRST_CONTROL_5__WRRESETMNTR_EN__SHIFT 0xd
#define SWRST_CONTROL_5__WRRESETHLTR_EN_MASK 0x4000
#define SWRST_CONTROL_5__WRRESETHLTR_EN__SHIFT 0xe
#define SWRST_CONTROL_5__WRRESETCPM_EN_MASK 0x8000
#define SWRST_CONTROL_5__WRRESETCPM_EN__SHIFT 0xf
#define SWRST_CONTROL_5__WRRESETPIF0_EN_MASK 0x10000
#define SWRST_CONTROL_5__WRRESETPIF0_EN__SHIFT 0x10
#define SWRST_CONTROL_5__WRRESETPIF1_EN_MASK 0x20000
#define SWRST_CONTROL_5__WRRESETPIF1_EN__SHIFT 0x11
#define SWRST_CONTROL_5__WRRESETIMPARB0_EN_MASK 0x100000
#define SWRST_CONTROL_5__WRRESETIMPARB0_EN__SHIFT 0x14
#define SWRST_CONTROL_5__WRRESETIMPARB1_EN_MASK 0x200000
#define SWRST_CONTROL_5__WRRESETIMPARB1_EN__SHIFT 0x15
#define SWRST_CONTROL_5__WRRESETPHY0_EN_MASK 0x1000000
#define SWRST_CONTROL_5__WRRESETPHY0_EN__SHIFT 0x18
#define SWRST_CONTROL_5__WRRESETPHY1_EN_MASK 0x2000000
#define SWRST_CONTROL_5__WRRESETPHY1_EN__SHIFT 0x19
#define SWRST_CONTROL_5__WRSTRAPVLD_EN_MASK 0x10000000
#define SWRST_CONTROL_5__WRSTRAPVLD_EN__SHIFT 0x1c
#define SWRST_CONTROL_5__WRCMDCFG_EN_MASK 0x20000000
#define SWRST_CONTROL_5__WRCMDCFG_EN__SHIFT 0x1d
#define SWRST_CONTROL_6__WARMRESET_EN_MASK 0x1
#define SWRST_CONTROL_6__WARMRESET_EN__SHIFT 0x0
#define SWRST_CONTROL_6__CONNECTWITHWRAPREGS_EN_MASK 0x100
#define SWRST_CONTROL_6__CONNECTWITHWRAPREGS_EN__SHIFT 0x8
#define SWRST_EP_COMMAND_0__EP_CFG_RESET_ONLY_MASK 0x1
#define SWRST_EP_COMMAND_0__EP_CFG_RESET_ONLY__SHIFT 0x0
#define SWRST_EP_COMMAND_0__EP_SOFT_RESET_MASK 0x2
#define SWRST_EP_COMMAND_0__EP_SOFT_RESET__SHIFT 0x1
#define SWRST_EP_COMMAND_0__EP_DRV_RESET_MASK 0x4
#define SWRST_EP_COMMAND_0__EP_DRV_RESET__SHIFT 0x2
#define SWRST_EP_COMMAND_0__EP_HOT_RESET_MASK 0x100
#define SWRST_EP_COMMAND_0__EP_HOT_RESET__SHIFT 0x8
#define SWRST_EP_COMMAND_0__EP_LNKDWN_RESET_MASK 0x200
#define SWRST_EP_COMMAND_0__EP_LNKDWN_RESET__SHIFT 0x9
#define SWRST_EP_COMMAND_0__EP_LNKDIS_RESET_MASK 0x400
#define SWRST_EP_COMMAND_0__EP_LNKDIS_RESET__SHIFT 0xa
#define SWRST_EP_COMMAND_0__EP_FLR0_RESET_MASK 0x10000
#define SWRST_EP_COMMAND_0__EP_FLR0_RESET__SHIFT 0x10
#define SWRST_EP_COMMAND_0__EP_FLR1_RESET_MASK 0x20000
#define SWRST_EP_COMMAND_0__EP_FLR1_RESET__SHIFT 0x11
#define SWRST_EP_COMMAND_0__EP_FLR2_RESET_MASK 0x40000
#define SWRST_EP_COMMAND_0__EP_FLR2_RESET__SHIFT 0x12
#define SWRST_EP_CONTROL_0__EP_CFG_RESET_ONLY_EN_MASK 0x1
#define SWRST_EP_CONTROL_0__EP_CFG_RESET_ONLY_EN__SHIFT 0x0
#define SWRST_EP_CONTROL_0__EP_SOFT_RESET_EN_MASK 0x2
#define SWRST_EP_CONTROL_0__EP_SOFT_RESET_EN__SHIFT 0x1
#define SWRST_EP_CONTROL_0__EP_DRV_RESET_EN_MASK 0x4
#define SWRST_EP_CONTROL_0__EP_DRV_RESET_EN__SHIFT 0x2
#define SWRST_EP_CONTROL_0__EP_HOT_RESET_EN_MASK 0x100
#define SWRST_EP_CONTROL_0__EP_HOT_RESET_EN__SHIFT 0x8
#define SWRST_EP_CONTROL_0__EP_LNKDWN_RESET_EN_MASK 0x200
#define SWRST_EP_CONTROL_0__EP_LNKDWN_RESET_EN__SHIFT 0x9
#define SWRST_EP_CONTROL_0__EP_LNKDIS_RESET_EN_MASK 0x400
#define SWRST_EP_CONTROL_0__EP_LNKDIS_RESET_EN__SHIFT 0xa
#define SWRST_EP_CONTROL_0__EP_FLR0_RESET_EN_MASK 0x10000
#define SWRST_EP_CONTROL_0__EP_FLR0_RESET_EN__SHIFT 0x10
#define SWRST_EP_CONTROL_0__EP_FLR1_RESET_EN_MASK 0x20000
#define SWRST_EP_CONTROL_0__EP_FLR1_RESET_EN__SHIFT 0x11
#define SWRST_EP_CONTROL_0__EP_FLR2_RESET_EN_MASK 0x40000
#define SWRST_EP_CONTROL_0__EP_FLR2_RESET_EN__SHIFT 0x12
#define SWRST_EP_CONTROL_0__EP_CFG_WR_RESET_EN_MASK 0x80000
#define SWRST_EP_CONTROL_0__EP_CFG_WR_RESET_EN__SHIFT 0x13
#define SWRST_EP_CONTROL_0__EP_FLR_DISABLE_CFG_RST_MASK 0xf00000
#define SWRST_EP_CONTROL_0__EP_FLR_DISABLE_CFG_RST__SHIFT 0x14
#define CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK 0x1
#define CPM_CONTROL__LCLK_DYN_GATE_ENABLE__SHIFT 0x0
#define CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK 0x2
#define CPM_CONTROL__TXCLK_DYN_GATE_ENABLE__SHIFT 0x1
#define CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK 0x4
#define CPM_CONTROL__TXCLK_PERM_GATE_ENABLE__SHIFT 0x2
#define CPM_CONTROL__TXCLK_PIF_GATE_ENABLE_MASK 0x8
#define CPM_CONTROL__TXCLK_PIF_GATE_ENABLE__SHIFT 0x3
#define CPM_CONTROL__TXCLK_GSKT_GATE_ENABLE_MASK 0x10
#define CPM_CONTROL__TXCLK_GSKT_GATE_ENABLE__SHIFT 0x4
#define CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK 0x20
#define CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE__SHIFT 0x5
#define CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK 0x40
#define CPM_CONTROL__TXCLK_REGS_GATE_ENABLE__SHIFT 0x6
#define CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK 0x80
#define CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE__SHIFT 0x7
#define CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK 0x100
#define CPM_CONTROL__REFCLK_REGS_GATE_ENABLE__SHIFT 0x8
#defi