// Seed: 487997480
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri  id_2
    , id_6,
    input wire id_3,
    input tri0 id_4
);
  assign id_6 = 1;
  assign id_6 = id_6;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    output uwire id_7,
    output tri id_8,
    input tri id_9,
    output supply1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    inout wand id_14
);
  id_16(
      .id_0(id_13 | id_8 | 1'b0 | 1'b0), .id_1(1)
  ); module_0(
      id_6, id_9, id_14, id_1, id_1
  );
  wire id_17;
  wire id_18;
  assign id_14 = 1;
endmodule
