`timescale 1ns/1ps

module test_alu();

	reg [3:0] A,B;
	reg [1:0] op_code;
	wire [3:0] result;
	wire carry;

	alu uut(A,B,op_code,result,carry);

	initial begin

		op_code=2'b00;
		A=15;B=3;#5;
		A=3;B=6;#5;

		op_code=2'b01;
		A=14;B=15;#5;
		A=10;B=2;#5;

		op_code=2'b10;
		A=15;B=15;#5;
		A=10;B=2;#5;
		A=1;B=5;#5;

		op_code=2'b11;
		A=5;#5;
		A=3;#5;
	
		$finish;
	end

endmodule
