// Seed: 394337382
module module_0 ();
  assign id_1 = 1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5
);
  static reg id_7;
  final begin : LABEL_0
    if (id_7) begin : LABEL_0
      id_7 <= 1;
    end
    id_7 = 1;
    $display(!1, 1, 1, id_4, 1, id_5, 1'b0, 1);
    id_7 <= 1'b0;
  end
  module_0 modCall_1 ();
endmodule
