Classic Timing Analyzer report for Ozy_Janus
Sat Apr 18 16:13:21 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'IFCLK'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'PCLK_12MHZ'
  9. Clock Setup: 'MCLK_12MHZ'
 10. Clock Setup: 'SPI_SCK'
 11. Clock Setup: 'FX2_CLK'
 12. Clock Hold: 'IFCLK'
 13. Clock Hold: 'CLK_12MHZ'
 14. Clock Hold: 'PCLK_12MHZ'
 15. Clock Hold: 'MCLK_12MHZ'
 16. Clock Hold: 'SPI_SCK'
 17. Clock Hold: 'FX2_CLK'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                               ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.826 ns                         ; FLAGC                                                                              ; SLWR~reg0                                               ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 22.436 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.565 ns                        ; SDOBACK                                                                            ; FX2_PE1                                                 ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.404 ns                         ; CDOUT_P                                                                            ; Tx_q[0]                                                 ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -0.359 ns ; 48.00 MHz ( period = 20.833 ns ) ; 46.40 MHz ( period = 21.550 ns ) ; CCcount[2]                                                                         ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 1            ;
; Clock Setup: 'MCLK_12MHZ'    ; -0.047 ns ; 48.00 MHz ( period = 20.833 ns ) ; 47.79 MHz ( period = 20.926 ns ) ; CCcount[2]                                                                         ; PCC~reg0                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 1            ;
; Clock Setup: 'SPI_SCK'       ; 11.711 ns ; 48.00 MHz ( period = 20.833 ns ) ; 109.63 MHz ( period = 9.122 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.789 ns ; 48.00 MHz ( period = 20.833 ns ) ; 247.28 MHz ( period = 4.044 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                              ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 29.509 ns ; 12.50 MHz ( period = 80.000 ns ) ; 47.66 MHz ( period = 20.982 ns ) ; CCcount[2]                                                                         ; PCC~reg0                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 29.527 ns ; 12.29 MHz ( period = 81.380 ns ) ; 44.79 MHz ( period = 22.326 ns ) ; CCcount[2]                                                                         ; PCC~reg0                                                ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -6.095 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; division:division_phoenix|quotient[1]                                              ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 374          ;
; Clock Hold: 'CLK_12MHZ'      ; -5.067 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AK_reset~reg0                                                                      ; DFS1~reg0                                               ; CLK_12MHZ  ; CLK_12MHZ  ; 465          ;
; Clock Hold: 'PCLK_12MHZ'     ; -4.395 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AK_reset~reg0                                                                      ; DFS1~reg0                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 294          ;
; Clock Hold: 'MCLK_12MHZ'     ; -4.367 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AK_reset~reg0                                                                      ; DFS1~reg0                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 288          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.205 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                    ;                                                         ;            ;            ; 1423         ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_qqj1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_qqj1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                 ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.359 ns                               ; 46.40 MHz ( period = 21.550 ns )                    ; CCcount[2]                                                                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.580 ns                  ; 7.939 ns                ;
; 0.494 ns                                ; 50.39 MHz ( period = 19.844 ns )                    ; CCcount[3]                                                                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.573 ns                  ; 7.079 ns                ;
; 0.793 ns                                ; 51.96 MHz ( period = 19.246 ns )                    ; CCcount[2]~_Duplicate_35                                                                                             ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.580 ns                  ; 6.787 ns                ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.894 ns                 ; 14.581 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.894 ns                 ; 14.581 ns               ;
; 1.313 ns                                ; 51.23 MHz ( period = 19.520 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.601 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.903 ns                 ; 14.547 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.903 ns                 ; 14.547 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.567 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.894 ns                 ; 14.454 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.894 ns                 ; 14.454 ns               ;
; 1.440 ns                                ; 51.56 MHz ( period = 19.393 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.914 ns                 ; 14.474 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.903 ns                 ; 14.420 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.903 ns                 ; 14.420 ns               ;
; 1.483 ns                                ; 51.68 MHz ( period = 19.350 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.923 ns                 ; 14.440 ns               ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.478 ns                  ; 3.961 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.478 ns                  ; 3.961 ns                ;
; 1.517 ns                                ; 56.19 MHz ( period = 17.798 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.498 ns                  ; 3.981 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.487 ns                  ; 3.927 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.487 ns                  ; 3.927 ns                ;
; 1.560 ns                                ; 56.46 MHz ( period = 17.712 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.507 ns                  ; 3.947 ns                ;
; 1.648 ns                                ; 57.03 MHz ( period = 17.536 ns )                    ; CCcount[1]                                                                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.572 ns                  ; 5.924 ns                ;
; 1.666 ns                                ; 57.14 MHz ( period = 17.500 ns )                    ; CCcount[0]                                                                                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.580 ns                  ; 5.914 ns                ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.911 ns                 ; 14.175 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.911 ns                 ; 14.175 ns               ;
; 1.736 ns                                ; 52.36 MHz ( period = 19.097 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.195 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.916 ns                 ; 14.142 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.916 ns                 ; 14.142 ns               ;
; 1.774 ns                                ; 52.47 MHz ( period = 19.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.162 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.911 ns                 ; 14.048 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.911 ns                 ; 14.048 ns               ;
; 1.863 ns                                ; 52.71 MHz ( period = 18.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.931 ns                 ; 14.068 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.916 ns                 ; 14.015 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.916 ns                 ; 14.015 ns               ;
; 1.901 ns                                ; 52.82 MHz ( period = 18.932 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.936 ns                 ; 14.035 ns               ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.495 ns                  ; 3.555 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.495 ns                  ; 3.555 ns                ;
; 1.940 ns                                ; 58.99 MHz ( period = 16.952 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.515 ns                  ; 3.575 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.500 ns                  ; 3.522 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.500 ns                  ; 3.522 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.520 ns                  ; 3.542 ns                ;
; 2.044 ns                                ; 59.72 MHz ( period = 16.744 ns )                    ; CCcount[0]                                                                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.601 ns                  ; 5.557 ns                ;
; 2.076 ns                                ; 53.31 MHz ( period = 18.757 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[1]                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.881 ns                 ; 13.805 ns               ;
; 2.168 ns                                ; 53.58 MHz ( period = 18.665 ns )                    ; loop_counter[4]                                                                                                      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.880 ns                 ; 13.712 ns               ;
; 2.183 ns                                ; 60.73 MHz ( period = 16.466 ns )                    ; CCcount[1]                                                                                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.593 ns                  ; 5.410 ns                ;
; 2.194 ns                                ; 53.65 MHz ( period = 18.639 ns )                    ; loop_counter[1]                                                                                                      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.880 ns                 ; 13.686 ns               ;
; 2.203 ns                                ; 53.68 MHz ( period = 18.630 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[1]                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.881 ns                 ; 13.678 ns               ;
; 2.224 ns                                ; 53.74 MHz ( period = 18.609 ns )                    ; loop_counter[0]                                                                                                      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.880 ns                 ; 13.656 ns               ;
; 2.239 ns                                ; 53.78 MHz ( period = 18.594 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[0]                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.881 ns                 ; 13.642 ns               ;
; 2.317 ns                                ; 61.74 MHz ( period = 16.198 ns )                    ; CCcount[1]~_Duplicate_18                                                                                             ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.573 ns                  ; 5.256 ns                ;
; 2.353 ns                                ; 54.11 MHz ( period = 18.480 ns )                    ; loop_counter[4]                                                                                                      ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.880 ns                 ; 13.527 ns               ;
; 2.363 ns                                ; 62.09 MHz ( period = 16.106 ns )                    ; CCcount[0]~_Duplicate_32                                                                                             ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.600 ns                  ; 5.237 ns                ;
; 2.366 ns                                ; 54.15 MHz ( period = 18.467 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[0]                                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.881 ns                 ; 13.515 ns               ;
; 2.379 ns                                ; 54.19 MHz ( period = 18.454 ns )                    ; loop_counter[1]                                                                                                      ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.880 ns                 ; 13.501 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.897 ns                 ; 13.506 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.897 ns                 ; 13.506 ns               ;
; 2.391 ns                                ; 54.22 MHz ( period = 18.442 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.917 ns                 ; 13.526 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                      ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                               ; To                                                                                                                                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 29.527 ns                               ; 44.79 MHz ( period = 22.326 ns )                    ; CCcount[2]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 7.939 ns                ;
; 30.380 ns                               ; 48.50 MHz ( period = 20.620 ns )                    ; CCcount[3]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.459 ns                 ; 7.079 ns                ;
; 30.679 ns                               ; 49.95 MHz ( period = 20.022 ns )                    ; CCcount[2]~_Duplicate_35                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 6.787 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.364 ns                 ; 3.961 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.364 ns                 ; 3.961 ns                ;
; 31.403 ns                               ; 53.84 MHz ( period = 18.574 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 3.981 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.373 ns                 ; 3.927 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.373 ns                 ; 3.927 ns                ;
; 31.446 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.393 ns                 ; 3.947 ns                ;
; 31.534 ns                               ; 54.61 MHz ( period = 18.312 ns )                    ; CCcount[1]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 5.924 ns                ;
; 31.552 ns                               ; 54.72 MHz ( period = 18.276 ns )                    ; CCcount[0]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.914 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.381 ns                 ; 3.555 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.381 ns                 ; 3.555 ns                ;
; 31.826 ns                               ; 56.41 MHz ( period = 17.728 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.401 ns                 ; 3.575 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.386 ns                 ; 3.522 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.386 ns                 ; 3.522 ns                ;
; 31.864 ns                               ; 56.65 MHz ( period = 17.652 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 3.542 ns                ;
; 31.930 ns                               ; 57.08 MHz ( period = 17.520 ns )                    ; CCcount[0]                                                                         ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.487 ns                 ; 5.557 ns                ;
; 32.069 ns                               ; 58.00 MHz ( period = 17.242 ns )                    ; CCcount[1]                                                                         ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 5.410 ns                ;
; 32.203 ns                               ; 58.91 MHz ( period = 16.974 ns )                    ; CCcount[1]~_Duplicate_18                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.459 ns                 ; 5.256 ns                ;
; 32.249 ns                               ; 59.23 MHz ( period = 16.882 ns )                    ; CCcount[0]~_Duplicate_32                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.486 ns                 ; 5.237 ns                ;
; 32.319 ns                               ; 59.73 MHz ( period = 16.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 5.835 ns                ;
; 32.448 ns                               ; 60.66 MHz ( period = 16.484 ns )                    ; CCcount[0]~_Duplicate_37                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 5.018 ns                ;
; 32.449 ns                               ; 60.67 MHz ( period = 16.482 ns )                    ; CCcount[0]~_Duplicate_15                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 5.030 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.367 ns                 ; 2.886 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.367 ns                 ; 2.886 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.387 ns                 ; 2.906 ns                ;
; 32.507 ns                               ; 61.10 MHz ( period = 16.366 ns )                    ; CCcount[0]~_Duplicate_17                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 4.951 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.376 ns                 ; 2.851 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.376 ns                 ; 2.851 ns                ;
; 32.525 ns                               ; 61.24 MHz ( period = 16.330 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.396 ns                 ; 2.871 ns                ;
; 32.532 ns                               ; 61.29 MHz ( period = 16.316 ns )                    ; CCcount[1]~_Duplicate_20                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 4.926 ns                ;
; 32.643 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; CCcount[1]~_Duplicate_39                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.446 ns                 ; 4.803 ns                ;
; 32.681 ns                               ; 62.43 MHz ( period = 16.018 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.452 ns                ;
; 32.718 ns                               ; 62.72 MHz ( period = 15.944 ns )                    ; CCcount[1]~_Duplicate_28                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.461 ns                 ; 4.743 ns                ;
; 32.734 ns                               ; 62.85 MHz ( period = 15.912 ns )                    ; CCcount[5]                                                                         ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 4.745 ns                ;
; 32.747 ns                               ; 62.95 MHz ( period = 15.886 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.386 ns                ;
; 32.748 ns                               ; 62.96 MHz ( period = 15.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55  ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.385 ns                ;
; 32.767 ns                               ; 63.11 MHz ( period = 15.846 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 4.699 ns                ;
; 32.801 ns                               ; 63.38 MHz ( period = 15.778 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53  ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.332 ns                ;
; 32.867 ns                               ; 63.91 MHz ( period = 15.646 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.266 ns                ;
; 32.913 ns                               ; 64.29 MHz ( period = 15.554 ns )                    ; CCcount[1]~_Duplicate_18                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.480 ns                 ; 4.567 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 2.440 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.384 ns                 ; 2.440 ns                ;
; 32.944 ns                               ; 64.55 MHz ( period = 15.492 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.404 ns                 ; 2.460 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.389 ns                 ; 2.441 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.389 ns                 ; 2.441 ns                ;
; 32.948 ns                               ; 64.58 MHz ( period = 15.484 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.409 ns                 ; 2.461 ns                ;
; 32.982 ns                               ; 64.87 MHz ( period = 15.416 ns )                    ; CCcount[0]~_Duplicate_17                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 4.497 ns                ;
; 33.000 ns                               ; 65.02 MHz ( period = 15.380 ns )                    ; CCcount[5]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 4.458 ns                ;
; 33.014 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 4.452 ns                ;
; 33.034 ns                               ; 65.31 MHz ( period = 15.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.099 ns                ;
; 33.065 ns                               ; 65.57 MHz ( period = 15.250 ns )                    ; CCcount[1]~_Duplicate_34                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.510 ns                 ; 4.445 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51  ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 5.055 ns                ;
; 33.123 ns                               ; 66.08 MHz ( period = 15.134 ns )                    ; register[4]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.432 ns                 ; 2.309 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; CCcount[1]~_Duplicate_30                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 4.354 ns                ;
; 33.163 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 4.970 ns                ;
; 33.169 ns                               ; 66.48 MHz ( period = 15.042 ns )                    ; CCcount[1]~_Duplicate_24                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.536 ns                 ; 4.367 ns                ;
; 33.202 ns                               ; 66.77 MHz ( period = 14.976 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.180 ns                 ; 4.978 ns                ;
; 33.204 ns                               ; 66.79 MHz ( period = 14.972 ns )                    ; register[3]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.196 ns                ;
; 33.207 ns                               ; 66.82 MHz ( period = 14.966 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.133 ns                 ; 4.926 ns                ;
; 33.215 ns                               ; 66.89 MHz ( period = 14.950 ns )                    ; register[15]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.185 ns                ;
; 33.215 ns                               ; 66.89 MHz ( period = 14.950 ns )                    ; register[6]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.406 ns                 ; 2.191 ns                ;
; 33.216 ns                               ; 66.90 MHz ( period = 14.948 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55  ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.938 ns                ;
; 33.221 ns                               ; 66.94 MHz ( period = 14.938 ns )                    ; register[2]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.179 ns                ;
; 33.223 ns                               ; 66.96 MHz ( period = 14.934 ns )                    ; register[13]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.177 ns                ;
; 33.223 ns                               ; 66.96 MHz ( period = 14.934 ns )                    ; register[12]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.177 ns                ;
; 33.231 ns                               ; 67.03 MHz ( period = 14.918 ns )                    ; register[14]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.400 ns                 ; 2.169 ns                ;
; 33.233 ns                               ; 67.05 MHz ( period = 14.914 ns )                    ; CCcount[1]~_Duplicate_30                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.510 ns                 ; 4.277 ns                ;
; 33.269 ns                               ; 67.38 MHz ( period = 14.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53  ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.885 ns                ;
; 33.334 ns                               ; 67.97 MHz ( period = 14.712 ns )                    ; CCcount[4]                                                                         ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 4.145 ns                ;
; 33.376 ns                               ; 68.36 MHz ( period = 14.628 ns )                    ; CCcount[4]                                                                         ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 4.082 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; CCcount[0]~_Duplicate_26                                                           ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.536 ns                 ; 4.132 ns                ;
; 33.415 ns                               ; 68.73 MHz ( period = 14.550 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; state_PWM~8_OTERM35                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.440 ns                 ; 4.025 ns                ;
; 33.418 ns                               ; 68.76 MHz ( period = 14.544 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.736 ns                ;
; 33.445 ns                               ; 69.01 MHz ( period = 14.490 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 4.021 ns                ;
; 33.474 ns                               ; 69.29 MHz ( period = 14.432 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 3.992 ns                ;
; 33.481 ns                               ; 69.36 MHz ( period = 14.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; state_PWM~8_OTERM35                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.440 ns                 ; 3.959 ns                ;
; 33.484 ns                               ; 69.39 MHz ( period = 14.412 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.670 ns                ;
; 33.490 ns                               ; 69.44 MHz ( period = 14.400 ns )                    ; CCcount[0]~_Duplicate_41                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.437 ns                 ; 3.947 ns                ;
; 33.537 ns                               ; 69.90 MHz ( period = 14.306 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.359 ns                 ; 1.822 ns                ;
; 33.542 ns                               ; 69.95 MHz ( period = 14.296 ns )                    ; I2SAudioOut:I2SIQO|data[7]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.467 ns                 ; 3.925 ns                ;
; 33.546 ns                               ; 69.99 MHz ( period = 14.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51  ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.608 ns                ;
; 33.551 ns                               ; 70.04 MHz ( period = 14.278 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                          ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.466 ns                 ; 3.915 ns                ;
; 33.566 ns                               ; 70.19 MHz ( period = 14.248 ns )                    ; register[8]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.436 ns                 ; 1.870 ns                ;
; 33.579 ns                               ; 70.31 MHz ( period = 14.222 ns )                    ; register[5]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.414 ns                 ; 1.835 ns                ;
; 33.590 ns                               ; 70.42 MHz ( period = 14.200 ns )                    ; register[9]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.436 ns                 ; 1.846 ns                ;
; 33.622 ns                               ; 70.74 MHz ( period = 14.136 ns )                    ; CCcount[1]~_Duplicate_24                                                           ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.515 ns                 ; 3.893 ns                ;
; 33.622 ns                               ; 70.74 MHz ( period = 14.136 ns )                    ; I2SAudioOut:I2SIQO|data[6]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.467 ns                 ; 3.845 ns                ;
; 33.675 ns                               ; 71.28 MHz ( period = 14.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49 ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.154 ns                 ; 4.479 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.488 ns                 ; 3.800 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.689 ns                               ; 71.42 MHz ( period = 14.002 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.771 ns                ;
; 33.715 ns                               ; 71.68 MHz ( period = 13.950 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.484 ns                 ; 3.769 ns                ;
; 33.723 ns                               ; 71.77 MHz ( period = 13.934 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.479 ns                 ; 3.756 ns                ;
; 33.750 ns                               ; 72.05 MHz ( period = 13.880 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37 ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.159 ns                 ; 4.409 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; 33.757 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.504 ns                 ; 3.747 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                    ;                                                                                                                                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                               ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 29.509 ns                               ; 47.66 MHz ( period = 20.982 ns )                    ; CCcount[2]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 7.939 ns                ;
; 30.362 ns                               ; 51.88 MHz ( period = 19.276 ns )                    ; CCcount[3]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.441 ns                 ; 7.079 ns                ;
; 30.661 ns                               ; 53.54 MHz ( period = 18.678 ns )                    ; CCcount[2]~_Duplicate_35                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 6.787 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.346 ns                 ; 3.961 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.346 ns                 ; 3.961 ns                ;
; 31.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 3.981 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.355 ns                 ; 3.927 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.355 ns                 ; 3.927 ns                ;
; 31.428 ns                               ; 58.33 MHz ( period = 17.144 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.375 ns                 ; 3.947 ns                ;
; 31.516 ns                               ; 58.93 MHz ( period = 16.968 ns )                    ; CCcount[1]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.440 ns                 ; 5.924 ns                ;
; 31.534 ns                               ; 59.06 MHz ( period = 16.932 ns )                    ; CCcount[0]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 5.914 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.363 ns                 ; 3.555 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.363 ns                 ; 3.555 ns                ;
; 31.808 ns                               ; 61.04 MHz ( period = 16.384 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.383 ns                 ; 3.575 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.368 ns                 ; 3.522 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.368 ns                 ; 3.522 ns                ;
; 31.846 ns                               ; 61.32 MHz ( period = 16.308 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 3.542 ns                ;
; 31.912 ns                               ; 61.82 MHz ( period = 16.176 ns )                    ; CCcount[0]                                                                         ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.469 ns                 ; 5.557 ns                ;
; 32.051 ns                               ; 62.90 MHz ( period = 15.898 ns )                    ; CCcount[1]                                                                         ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 5.410 ns                ;
; 32.185 ns                               ; 63.98 MHz ( period = 15.630 ns )                    ; CCcount[1]~_Duplicate_18                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.441 ns                 ; 5.256 ns                ;
; 32.231 ns                               ; 64.36 MHz ( period = 15.538 ns )                    ; CCcount[0]~_Duplicate_32                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.468 ns                 ; 5.237 ns                ;
; 32.301 ns                               ; 64.94 MHz ( period = 15.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 5.835 ns                ;
; 32.430 ns                               ; 66.05 MHz ( period = 15.140 ns )                    ; CCcount[0]~_Duplicate_37                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 5.018 ns                ;
; 32.431 ns                               ; 66.06 MHz ( period = 15.138 ns )                    ; CCcount[0]~_Duplicate_15                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 5.030 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.349 ns                 ; 2.886 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.349 ns                 ; 2.886 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.369 ns                 ; 2.906 ns                ;
; 32.489 ns                               ; 66.57 MHz ( period = 15.022 ns )                    ; CCcount[0]~_Duplicate_17                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.440 ns                 ; 4.951 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.358 ns                 ; 2.851 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.358 ns                 ; 2.851 ns                ;
; 32.507 ns                               ; 66.73 MHz ( period = 14.986 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.378 ns                 ; 2.871 ns                ;
; 32.514 ns                               ; 66.79 MHz ( period = 14.972 ns )                    ; CCcount[1]~_Duplicate_20                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.440 ns                 ; 4.926 ns                ;
; 32.625 ns                               ; 67.80 MHz ( period = 14.750 ns )                    ; CCcount[1]~_Duplicate_39                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.428 ns                 ; 4.803 ns                ;
; 32.663 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.452 ns                ;
; 32.700 ns                               ; 68.49 MHz ( period = 14.600 ns )                    ; CCcount[1]~_Duplicate_28                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.443 ns                 ; 4.743 ns                ;
; 32.716 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; CCcount[5]                                                                         ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 4.745 ns                ;
; 32.729 ns                               ; 68.77 MHz ( period = 14.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.386 ns                ;
; 32.730 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55  ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.385 ns                ;
; 32.749 ns                               ; 68.96 MHz ( period = 14.502 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 4.699 ns                ;
; 32.783 ns                               ; 69.28 MHz ( period = 14.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53  ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.332 ns                ;
; 32.849 ns                               ; 69.92 MHz ( period = 14.302 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.266 ns                ;
; 32.895 ns                               ; 70.37 MHz ( period = 14.210 ns )                    ; CCcount[1]~_Duplicate_18                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.462 ns                 ; 4.567 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 2.440 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.366 ns                 ; 2.440 ns                ;
; 32.926 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.386 ns                 ; 2.460 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.371 ns                 ; 2.441 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.371 ns                 ; 2.441 ns                ;
; 32.930 ns                               ; 70.72 MHz ( period = 14.140 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.391 ns                 ; 2.461 ns                ;
; 32.964 ns                               ; 71.06 MHz ( period = 14.072 ns )                    ; CCcount[0]~_Duplicate_17                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 4.497 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; CCcount[5]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.440 ns                 ; 4.458 ns                ;
; 32.996 ns                               ; 71.39 MHz ( period = 14.008 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 4.452 ns                ;
; 33.016 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.099 ns                ;
; 33.047 ns                               ; 71.91 MHz ( period = 13.906 ns )                    ; CCcount[1]~_Duplicate_34                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.492 ns                 ; 4.445 ns                ;
; 33.060 ns                               ; 72.05 MHz ( period = 13.880 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51  ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 5.055 ns                ;
; 33.105 ns                               ; 72.52 MHz ( period = 13.790 ns )                    ; register[4]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.414 ns                 ; 2.309 ns                ;
; 33.117 ns                               ; 72.64 MHz ( period = 13.766 ns )                    ; CCcount[1]~_Duplicate_30                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.471 ns                 ; 4.354 ns                ;
; 33.145 ns                               ; 72.94 MHz ( period = 13.710 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 4.970 ns                ;
; 33.151 ns                               ; 73.00 MHz ( period = 13.698 ns )                    ; CCcount[1]~_Duplicate_24                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.518 ns                 ; 4.367 ns                ;
; 33.184 ns                               ; 73.36 MHz ( period = 13.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.162 ns                 ; 4.978 ns                ;
; 33.186 ns                               ; 73.38 MHz ( period = 13.628 ns )                    ; register[3]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.196 ns                ;
; 33.189 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.115 ns                 ; 4.926 ns                ;
; 33.197 ns                               ; 73.50 MHz ( period = 13.606 ns )                    ; register[15]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.185 ns                ;
; 33.197 ns                               ; 73.50 MHz ( period = 13.606 ns )                    ; register[6]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.388 ns                 ; 2.191 ns                ;
; 33.198 ns                               ; 73.51 MHz ( period = 13.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55  ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.938 ns                ;
; 33.203 ns                               ; 73.56 MHz ( period = 13.594 ns )                    ; register[2]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.179 ns                ;
; 33.205 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; register[13]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.177 ns                ;
; 33.205 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; register[12]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.177 ns                ;
; 33.213 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; register[14]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.382 ns                 ; 2.169 ns                ;
; 33.215 ns                               ; 73.69 MHz ( period = 13.570 ns )                    ; CCcount[1]~_Duplicate_30                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.492 ns                 ; 4.277 ns                ;
; 33.251 ns                               ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53  ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.885 ns                ;
; 33.316 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; CCcount[4]                                                                         ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 4.145 ns                ;
; 33.358 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; CCcount[4]                                                                         ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.440 ns                 ; 4.082 ns                ;
; 33.386 ns                               ; 75.60 MHz ( period = 13.228 ns )                    ; CCcount[0]~_Duplicate_26                                                           ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.518 ns                 ; 4.132 ns                ;
; 33.397 ns                               ; 75.72 MHz ( period = 13.206 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; state_PWM~8_OTERM35                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.422 ns                 ; 4.025 ns                ;
; 33.400 ns                               ; 75.76 MHz ( period = 13.200 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.736 ns                ;
; 33.427 ns                               ; 76.07 MHz ( period = 13.146 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2]                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 4.021 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                     ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 3.992 ns                ;
; 33.463 ns                               ; 76.49 MHz ( period = 13.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; state_PWM~8_OTERM35                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.422 ns                 ; 3.959 ns                ;
; 33.466 ns                               ; 76.52 MHz ( period = 13.068 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.670 ns                ;
; 33.472 ns                               ; 76.59 MHz ( period = 13.056 ns )                    ; CCcount[0]~_Duplicate_41                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.419 ns                 ; 3.947 ns                ;
; 33.519 ns                               ; 77.15 MHz ( period = 12.962 ns )                    ; Tx_fifo_enable                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.341 ns                 ; 1.822 ns                ;
; 33.524 ns                               ; 77.21 MHz ( period = 12.952 ns )                    ; I2SAudioOut:I2SIQO|data[7]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.449 ns                 ; 3.925 ns                ;
; 33.528 ns                               ; 77.26 MHz ( period = 12.944 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51  ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.608 ns                ;
; 33.533 ns                               ; 77.32 MHz ( period = 12.934 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                          ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.448 ns                 ; 3.915 ns                ;
; 33.548 ns                               ; 77.50 MHz ( period = 12.904 ns )                    ; register[8]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.418 ns                 ; 1.870 ns                ;
; 33.561 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; register[5]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.396 ns                 ; 1.835 ns                ;
; 33.572 ns                               ; 77.78 MHz ( period = 12.856 ns )                    ; register[9]                                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.418 ns                 ; 1.846 ns                ;
; 33.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; CCcount[1]~_Duplicate_24                                                           ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.497 ns                 ; 3.893 ns                ;
; 33.604 ns                               ; 78.17 MHz ( period = 12.792 ns )                    ; I2SAudioOut:I2SIQO|data[6]                                                         ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.449 ns                 ; 3.845 ns                ;
; 33.657 ns                               ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49 ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.136 ns                 ; 4.479 ns                ;
; 33.670 ns                               ; 78.99 MHz ( period = 12.660 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.470 ns                 ; 3.800 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.671 ns                               ; 79.00 MHz ( period = 12.658 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.442 ns                 ; 3.771 ns                ;
; 33.697 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.466 ns                 ; 3.769 ns                ;
; 33.705 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.461 ns                 ; 3.756 ns                ;
; 33.732 ns                               ; 79.77 MHz ( period = 12.536 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37 ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.141 ns                 ; 4.409 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; 33.739 ns                               ; 79.86 MHz ( period = 12.522 ns )                    ; fifo_enable                                                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.486 ns                 ; 3.747 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                    ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                 ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; -0.047 ns                               ; 47.79 MHz ( period = 20.926 ns )                    ; CCcount[2]                                                                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.892 ns                  ; 7.939 ns                ;
; 0.806 ns                                ; 52.03 MHz ( period = 19.220 ns )                    ; CCcount[3]                                                                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.885 ns                  ; 7.079 ns                ;
; 1.105 ns                                ; 53.70 MHz ( period = 18.622 ns )                    ; CCcount[2]~_Duplicate_35                                                                                             ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.892 ns                  ; 6.787 ns                ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.206 ns                 ; 14.581 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.206 ns                 ; 14.581 ns               ;
; 1.625 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.601 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.215 ns                 ; 14.547 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.215 ns                 ; 14.547 ns               ;
; 1.668 ns                                ; 52.18 MHz ( period = 19.165 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.567 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.206 ns                 ; 14.454 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.206 ns                 ; 14.454 ns               ;
; 1.752 ns                                ; 52.41 MHz ( period = 19.081 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.226 ns                 ; 14.474 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.215 ns                 ; 14.420 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.215 ns                 ; 14.420 ns               ;
; 1.795 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.235 ns                 ; 14.440 ns               ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.790 ns                  ; 3.961 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.790 ns                  ; 3.961 ns                ;
; 1.829 ns                                ; 58.23 MHz ( period = 17.174 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.810 ns                  ; 3.981 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.799 ns                  ; 3.927 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.799 ns                  ; 3.927 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.819 ns                  ; 3.947 ns                ;
; 1.960 ns                                ; 59.13 MHz ( period = 16.912 ns )                    ; CCcount[1]                                                                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.884 ns                  ; 5.924 ns                ;
; 1.978 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; CCcount[0]                                                                                                           ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.892 ns                  ; 5.914 ns                ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.223 ns                 ; 14.175 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.223 ns                 ; 14.175 ns               ;
; 2.048 ns                                ; 53.23 MHz ( period = 18.785 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.195 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.228 ns                 ; 14.142 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.228 ns                 ; 14.142 ns               ;
; 2.086 ns                                ; 53.34 MHz ( period = 18.747 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.162 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.223 ns                 ; 14.048 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.223 ns                 ; 14.048 ns               ;
; 2.175 ns                                ; 53.60 MHz ( period = 18.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.243 ns                 ; 14.068 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.228 ns                 ; 14.015 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.228 ns                 ; 14.015 ns               ;
; 2.213 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.248 ns                 ; 14.035 ns               ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.807 ns                  ; 3.555 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.807 ns                  ; 3.555 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.827 ns                  ; 3.575 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.812 ns                  ; 3.522 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.812 ns                  ; 3.522 ns                ;
; 2.290 ns                                ; 61.53 MHz ( period = 16.252 ns )                    ; Tx_fifo_enable                                                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.832 ns                  ; 3.542 ns                ;
; 2.356 ns                                ; 62.03 MHz ( period = 16.120 ns )                    ; CCcount[0]                                                                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.913 ns                  ; 5.557 ns                ;
; 2.388 ns                                ; 54.22 MHz ( period = 18.445 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[1]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.193 ns                 ; 13.805 ns               ;
; 2.480 ns                                ; 54.49 MHz ( period = 18.353 ns )                    ; loop_counter[4]                                                                                                      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.192 ns                 ; 13.712 ns               ;
; 2.495 ns                                ; 63.12 MHz ( period = 15.842 ns )                    ; CCcount[1]                                                                                                           ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.905 ns                  ; 5.410 ns                ;
; 2.506 ns                                ; 54.56 MHz ( period = 18.327 ns )                    ; loop_counter[1]                                                                                                      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.192 ns                 ; 13.686 ns               ;
; 2.515 ns                                ; 54.59 MHz ( period = 18.318 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[1]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.193 ns                 ; 13.678 ns               ;
; 2.536 ns                                ; 54.65 MHz ( period = 18.297 ns )                    ; loop_counter[0]                                                                                                      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.192 ns                 ; 13.656 ns               ;
; 2.551 ns                                ; 54.70 MHz ( period = 18.282 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.193 ns                 ; 13.642 ns               ;
; 2.629 ns                                ; 64.21 MHz ( period = 15.574 ns )                    ; CCcount[1]~_Duplicate_18                                                                                             ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.885 ns                  ; 5.256 ns                ;
; 2.665 ns                                ; 55.04 MHz ( period = 18.168 ns )                    ; loop_counter[4]                                                                                                      ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.192 ns                 ; 13.527 ns               ;
; 2.675 ns                                ; 64.59 MHz ( period = 15.482 ns )                    ; CCcount[0]~_Duplicate_32                                                                                             ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.912 ns                  ; 5.237 ns                ;
; 2.678 ns                                ; 55.08 MHz ( period = 18.155 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.193 ns                 ; 13.515 ns               ;
; 2.691 ns                                ; 55.12 MHz ( period = 18.142 ns )                    ; loop_counter[1]                                                                                                      ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.192 ns                 ; 13.501 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.209 ns                 ; 13.506 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.209 ns                 ; 13.506 ns               ;
; 2.703 ns                                ; 55.16 MHz ( period = 18.130 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.229 ns                 ; 13.526 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                      ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 11.711 ns                               ; 109.63 MHz ( period = 9.122 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.757 ns                ;
; 12.071 ns                               ; 114.13 MHz ( period = 8.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.397 ns                ;
; 12.073 ns                               ; 114.16 MHz ( period = 8.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.395 ns                ;
; 12.140 ns                               ; 115.04 MHz ( period = 8.693 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.328 ns                ;
; 12.169 ns                               ; 115.42 MHz ( period = 8.664 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.299 ns                ;
; 12.181 ns                               ; 115.58 MHz ( period = 8.652 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.287 ns                ;
; 12.320 ns                               ; 117.47 MHz ( period = 8.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 8.148 ns                ;
; 12.454 ns                               ; 119.35 MHz ( period = 8.379 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 8.077 ns                ;
; 12.468 ns                               ; 119.55 MHz ( period = 8.365 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 8.063 ns                ;
; 12.490 ns                               ; 119.86 MHz ( period = 8.343 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.978 ns                ;
; 12.490 ns                               ; 119.86 MHz ( period = 8.343 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 8.041 ns                ;
; 12.513 ns                               ; 120.19 MHz ( period = 8.320 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.955 ns                ;
; 12.523 ns                               ; 120.34 MHz ( period = 8.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.945 ns                ;
; 12.529 ns                               ; 120.42 MHz ( period = 8.304 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.939 ns                ;
; 12.531 ns                               ; 120.45 MHz ( period = 8.302 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.937 ns                ;
; 12.541 ns                               ; 120.60 MHz ( period = 8.292 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.927 ns                ;
; 12.543 ns                               ; 120.63 MHz ( period = 8.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.925 ns                ;
; 12.570 ns                               ; 121.02 MHz ( period = 8.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.898 ns                ;
; 12.598 ns                               ; 121.43 MHz ( period = 8.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.870 ns                ;
; 12.600 ns                               ; 121.46 MHz ( period = 8.233 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.868 ns                ;
; 12.608 ns                               ; 121.58 MHz ( period = 8.225 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.860 ns                ;
; 12.610 ns                               ; 121.61 MHz ( period = 8.223 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.858 ns                ;
; 12.861 ns                               ; 125.44 MHz ( period = 7.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.670 ns                ;
; 12.883 ns                               ; 125.79 MHz ( period = 7.950 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.585 ns                ;
; 12.885 ns                               ; 125.82 MHz ( period = 7.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.583 ns                ;
; 12.912 ns                               ; 126.25 MHz ( period = 7.921 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.619 ns                ;
; 12.924 ns                               ; 126.44 MHz ( period = 7.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.607 ns                ;
; 12.926 ns                               ; 126.47 MHz ( period = 7.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.605 ns                ;
; 12.933 ns                               ; 126.58 MHz ( period = 7.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.598 ns                ;
; 12.937 ns                               ; 126.65 MHz ( period = 7.896 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.531 ns                ;
; 12.938 ns                               ; 126.66 MHz ( period = 7.895 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.593 ns                ;
; 12.948 ns                               ; 126.82 MHz ( period = 7.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.583 ns                ;
; 12.952 ns                               ; 126.89 MHz ( period = 7.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.516 ns                ;
; 12.960 ns                               ; 127.02 MHz ( period = 7.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.571 ns                ;
; 13.078 ns                               ; 128.95 MHz ( period = 7.755 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.468 ns                 ; 7.390 ns                ;
; 13.078 ns                               ; 128.95 MHz ( period = 7.755 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.453 ns                ;
; 13.266 ns                               ; 132.15 MHz ( period = 7.567 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.265 ns                ;
; 13.280 ns                               ; 132.40 MHz ( period = 7.553 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.251 ns                ;
; 13.302 ns                               ; 132.78 MHz ( period = 7.531 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.229 ns                ;
; 13.319 ns                               ; 133.08 MHz ( period = 7.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.212 ns                ;
; 13.319 ns                               ; 133.08 MHz ( period = 7.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.212 ns                ;
; 13.331 ns                               ; 133.30 MHz ( period = 7.502 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.200 ns                ;
; 13.337 ns                               ; 133.40 MHz ( period = 7.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 7.194 ns                ;
; 13.536 ns                               ; 137.04 MHz ( period = 7.297 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 6.995 ns                ;
; 13.673 ns                               ; 139.66 MHz ( period = 7.160 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 6.858 ns                ;
; 13.704 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 6.827 ns                ;
; 13.823 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 6.708 ns                ;
; 13.845 ns                               ; 143.10 MHz ( period = 6.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.531 ns                 ; 6.686 ns                ;
; 14.425 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.148 ns                ;
; 14.425 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.148 ns                ;
; 14.425 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.148 ns                ;
; 14.425 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.148 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.129 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.129 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.129 ns                ;
; 14.444 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 7.129 ns                ;
; 14.696 ns                               ; 162.95 MHz ( period = 6.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.877 ns                ;
; 14.696 ns                               ; 162.95 MHz ( period = 6.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.877 ns                ;
; 14.696 ns                               ; 162.95 MHz ( period = 6.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.877 ns                ;
; 14.696 ns                               ; 162.95 MHz ( period = 6.137 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.877 ns                ;
; 14.876 ns                               ; 167.87 MHz ( period = 5.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.697 ns                ;
; 14.876 ns                               ; 167.87 MHz ( period = 5.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.697 ns                ;
; 14.876 ns                               ; 167.87 MHz ( period = 5.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.697 ns                ;
; 14.876 ns                               ; 167.87 MHz ( period = 5.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.697 ns                ;
; 14.942 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.631 ns                ;
; 14.942 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.631 ns                ;
; 14.942 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.631 ns                ;
; 14.942 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.631 ns                ;
; 15.017 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.556 ns                ;
; 15.017 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.556 ns                ;
; 15.017 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.556 ns                ;
; 15.017 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.556 ns                ;
; 15.135 ns                               ; 175.50 MHz ( period = 5.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.375 ns                ;
; 15.135 ns                               ; 175.50 MHz ( period = 5.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.375 ns                ;
; 15.135 ns                               ; 175.50 MHz ( period = 5.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.375 ns                ;
; 15.135 ns                               ; 175.50 MHz ( period = 5.698 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.375 ns                ;
; 15.154 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.356 ns                ;
; 15.154 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.356 ns                ;
; 15.154 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.356 ns                ;
; 15.154 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.356 ns                ;
; 15.198 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.375 ns                ;
; 15.198 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.375 ns                ;
; 15.198 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.375 ns                ;
; 15.198 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.375 ns                ;
; 15.278 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.295 ns                ;
; 15.278 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.295 ns                ;
; 15.278 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.295 ns                ;
; 15.278 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 6.295 ns                ;
; 15.406 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.104 ns                ;
; 15.406 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.104 ns                ;
; 15.406 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.104 ns                ;
; 15.406 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 6.104 ns                ;
; 15.586 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.924 ns                ;
; 15.586 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.924 ns                ;
; 15.586 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.924 ns                ;
; 15.586 ns                               ; 190.59 MHz ( period = 5.247 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.924 ns                ;
; 15.652 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.858 ns                ;
; 15.652 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.858 ns                ;
; 15.652 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.858 ns                ;
; 15.652 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.858 ns                ;
; 15.727 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.783 ns                ;
; 15.727 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.783 ns                ;
; 15.727 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.783 ns                ;
; 15.727 ns                               ; 195.85 MHz ( period = 5.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.783 ns                ;
; 15.908 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.602 ns                ;
; 15.908 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.602 ns                ;
; 15.908 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.602 ns                ;
; 15.908 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.602 ns                ;
; 15.988 ns                               ; 206.40 MHz ( period = 4.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.522 ns                ;
; 15.988 ns                               ; 206.40 MHz ( period = 4.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.522 ns                ;
; 15.988 ns                               ; 206.40 MHz ( period = 4.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.522 ns                ;
; 15.988 ns                               ; 206.40 MHz ( period = 4.845 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 5.522 ns                ;
; 15.999 ns                               ; 206.87 MHz ( period = 4.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 5.574 ns                ;
; 15.999 ns                               ; 206.87 MHz ( period = 4.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 5.574 ns                ;
; 15.999 ns                               ; 206.87 MHz ( period = 4.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 5.574 ns                ;
; 15.999 ns                               ; 206.87 MHz ( period = 4.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.573 ns                 ; 5.574 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 4.801 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 4.801 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 4.801 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.510 ns                 ; 4.801 ns                ;
; 17.706 ns                               ; 319.80 MHz ( period = 3.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.863 ns                ;
; 17.707 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.862 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.760 ns                               ; 325.41 MHz ( period = 3.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.851 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.832 ns                ;
; 17.781 ns                               ; 327.65 MHz ( period = 3.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.788 ns                ;
; 17.782 ns                               ; 327.76 MHz ( period = 3.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.787 ns                ;
; 17.831 ns                               ; 333.11 MHz ( period = 3.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.738 ns                ;
; 17.832 ns                               ; 333.22 MHz ( period = 3.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.962 ns                               ; 348.31 MHz ( period = 2.871 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.607 ns                ;
; 17.963 ns                               ; 348.43 MHz ( period = 2.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.606 ns                ;
; 17.989 ns                               ; 351.62 MHz ( period = 2.844 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.580 ns                ;
; 18.030 ns                               ; 356.76 MHz ( period = 2.803 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.539 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.031 ns                               ; 356.89 MHz ( period = 2.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.580 ns                ;
; 18.042 ns                               ; 358.29 MHz ( period = 2.791 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.527 ns                ;
; 18.043 ns                               ; 358.42 MHz ( period = 2.790 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.526 ns                ;
; 18.154 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.415 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.211 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.400 ns                ;
; 18.232 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.337 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.242 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.369 ns                ;
; 18.286 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.527 ns                 ; 1.241 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.317 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.294 ns                ;
; 18.346 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.223 ns                ;
; 18.432 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.137 ns                ;
; 18.444 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.125 ns                ;
; 18.477 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.092 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.498 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.113 ns                ;
; 18.518 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.051 ns                ;
; 18.518 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.051 ns                ;
; 18.563 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.006 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.578 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 3.033 ns                ;
; 18.604 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 1.965 ns                ;
; 18.640 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.611 ns                 ; 2.971 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.789 ns ; 247.28 MHz ( period = 4.044 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.792 ns                ;
; 16.827 ns ; 249.63 MHz ( period = 4.006 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.754 ns                ;
; 16.827 ns ; 249.63 MHz ( period = 4.006 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.754 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 16.830 ns ; 249.81 MHz ( period = 4.003 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.751 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.028 ns ; 262.81 MHz ( period = 3.805 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.553 ns                ;
; 17.066 ns ; 265.46 MHz ( period = 3.767 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.515 ns                ;
; 17.066 ns ; 265.46 MHz ( period = 3.767 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.515 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.069 ns ; 265.67 MHz ( period = 3.764 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.512 ns                ;
; 17.137 ns ; 270.56 MHz ( period = 3.696 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.444 ns                ;
; 17.137 ns ; 270.56 MHz ( period = 3.696 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.444 ns                ;
; 17.376 ns ; 289.27 MHz ( period = 3.457 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.205 ns                ;
; 17.376 ns ; 289.27 MHz ( period = 3.457 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.581 ns                 ; 3.205 ns                ;
; 19.362 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.207 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -6.095 ns                               ; division:division_phoenix|quotient[1]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.584 ns                  ; 4.489 ns                 ;
; -5.935 ns                               ; division:division_phoenix|quotient[0]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.584 ns                  ; 4.649 ns                 ;
; -5.901 ns                               ; division:division_phoenix|quotient[29]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 4.713 ns                 ;
; -5.613 ns                               ; division:division_phoenix|quotient[16]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 5.001 ns                 ;
; -5.590 ns                               ; division:division_phoenix|quotient[28]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 5.024 ns                 ;
; -5.520 ns                               ; division:division_phoenix|quotient[30]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.584 ns                  ; 5.064 ns                 ;
; -5.433 ns                               ; division:division_phoenix|quotient[26]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 5.181 ns                 ;
; -5.195 ns                               ; division:division_phoenix|quotient[8]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 5.419 ns                 ;
; -5.186 ns                               ; division:division_phoenix|quotient[3]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 5.455 ns                 ;
; -5.139 ns                               ; division:division_phoenix|quotient[27]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 5.475 ns                 ;
; -5.123 ns                               ; division:division_phoenix|quotient[4]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.610 ns                  ; 5.487 ns                 ;
; -5.046 ns                               ; division:division_phoenix|quotient[12]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 5.595 ns                 ;
; -4.774 ns                               ; division:division_phoenix|quotient[23]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 5.867 ns                 ;
; -4.679 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS1~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.494 ns                   ; 1.815 ns                 ;
; -4.679 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.494 ns                   ; 1.815 ns                 ;
; -4.466 ns                               ; division:division_phoenix|quotient[25]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 6.175 ns                 ;
; -4.403 ns                               ; division:division_phoenix|quotient[2]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 6.238 ns                 ;
; -4.392 ns                               ; division:division_phoenix|quotient[18]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 6.222 ns                 ;
; -4.280 ns                               ; division:division_phoenix|quotient[24]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 6.361 ns                 ;
; -4.181 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.501 ns                 ;
; -4.181 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.501 ns                 ;
; -4.181 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.501 ns                 ;
; -4.181 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.501 ns                 ;
; -3.948 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.734 ns                 ;
; -3.946 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.736 ns                 ;
; -3.945 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.737 ns                 ;
; -3.790 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.892 ns                 ;
; -3.785 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.897 ns                 ;
; -3.781 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.901 ns                 ;
; -3.778 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.904 ns                 ;
; -3.778 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.904 ns                 ;
; -3.778 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.904 ns                 ;
; -3.777 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.905 ns                 ;
; -3.773 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.909 ns                 ;
; -3.772 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 0.910 ns                 ;
; -3.477 ns                               ; rx_avail[4]                                                                                                                                             ; Tx_control_3[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.205 ns                 ;
; -3.435 ns                               ; division:division_phoenix|quotient[20]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 7.206 ns                 ;
; -3.387 ns                               ; division:division_phoenix|quotient[15]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.614 ns                  ; 7.227 ns                 ;
; -3.370 ns                               ; q[13]                                                                                                                                                   ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.312 ns                 ;
; -3.357 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.325 ns                 ;
; -3.353 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.329 ns                 ;
; -3.284 ns                               ; q[0]                                                                                                                                                    ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.663 ns                   ; 1.379 ns                 ;
; -3.264 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.680 ns                   ; 1.416 ns                 ;
; -3.251 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.710 ns                   ; 1.459 ns                 ;
; -3.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.689 ns                   ; 1.443 ns                 ;
; -3.184 ns                               ; loop_counter[6]                                                                                                                                         ; loop_counter[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.498 ns                 ;
; -3.168 ns                               ; register[13]                                                                                                                                            ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.514 ns                 ;
; -3.149 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.533 ns                 ;
; -3.104 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.693 ns                   ; 1.589 ns                 ;
; -3.102 ns                               ; AD_state[6]                                                                                                                                             ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.681 ns                   ; 1.579 ns                 ;
; -3.088 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.594 ns                 ;
; -3.088 ns                               ; AD_state[6]                                                                                                                                             ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.594 ns                 ;
; -3.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.669 ns                   ; 1.639 ns                 ;
; -2.997 ns                               ; division:division_phoenix|quotient[11]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.610 ns                  ; 7.613 ns                 ;
; -2.988 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                                                      ; rx_avail[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.469 ns                   ; 1.481 ns                 ;
; -2.966 ns                               ; division:division_phoenix|quotient[21]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.610 ns                  ; 7.644 ns                 ;
; -2.957 ns                               ; division:division_phoenix|quotient[13]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.610 ns                  ; 7.653 ns                 ;
; -2.939 ns                               ; AD_state[3]                                                                                                                                             ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.655 ns                   ; 1.716 ns                 ;
; -2.924 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.758 ns                 ;
; -2.898 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.703 ns                 ;
; -2.812 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.789 ns                 ;
; -2.790 ns                               ; AD_state[5]                                                                                                                                             ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.691 ns                   ; 1.901 ns                 ;
; -2.787 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[0]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.895 ns                 ;
; -2.783 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.672 ns                   ; 1.889 ns                 ;
; -2.777 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.681 ns                   ; 1.904 ns                 ;
; -2.752 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.849 ns                 ;
; -2.749 ns                               ; division:division_phoenix|quotient[6]                                                                                                                   ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 7.892 ns                 ;
; -2.745 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 1.909 ns                 ;
; -2.726 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.875 ns                 ;
; -2.718 ns                               ; division:division_phoenix|quotient[14]                                                                                                                  ; PCC~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 10.641 ns                  ; 7.923 ns                 ;
; -2.711 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 1.971 ns                 ;
; -2.685 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.674 ns                   ; 1.989 ns                 ;
; -2.676 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.701 ns                   ; 2.025 ns                 ;
; -2.676 ns                               ; AD_state[6]                                                                                                                                             ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.701 ns                   ; 2.025 ns                 ;
; -2.668 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.656 ns                   ; 1.988 ns                 ;
; -2.666 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.935 ns                 ;
; -2.640 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 1.961 ns                 ;
; -2.628 ns                               ; AD_state[4]                                                                                                                                             ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.674 ns                   ; 2.046 ns                 ;
; -2.624 ns                               ; q[1]                                                                                                                                                    ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.681 ns                   ; 2.057 ns                 ;
; -2.580 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.021 ns                 ;
; -2.554 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.047 ns                 ;
; -2.529 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.664 ns                   ; 2.135 ns                 ;
; -2.525 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[9]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.674 ns                   ; 2.149 ns                 ;
; -2.494 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.107 ns                 ;
; -2.468 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.133 ns                 ;
; -2.457 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.462 ns                   ; 2.005 ns                 ;
; -2.455 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.227 ns                 ;
; -2.408 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.193 ns                 ;
; -2.357 ns                               ; AD_state[6]                                                                                                                                             ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.708 ns                   ; 2.351 ns                 ;
; -2.357 ns                               ; AD_state[6]                                                                                                                                             ; register[14]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.708 ns                   ; 2.351 ns                 ;
; -2.322 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.601 ns                   ; 2.279 ns                 ;
; -2.320 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.691 ns                   ; 2.371 ns                 ;
; -2.311 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM9                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.371 ns                 ;
; -2.309 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.664 ns                   ; 2.355 ns                 ;
; -2.302 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.665 ns                   ; 2.363 ns                 ;
; -2.288 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.394 ns                 ;
; -2.285 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.397 ns                 ;
; -2.284 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.830 ns                   ; 1.546 ns                 ;
; -2.284 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.677 ns                   ; 2.393 ns                 ;
; -2.283 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.681 ns                   ; 2.398 ns                 ;
; -2.271 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 2.383 ns                 ;
; -2.262 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.700 ns                   ; 2.438 ns                 ;
; -2.250 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.672 ns                   ; 2.422 ns                 ;
; -2.245 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.699 ns                   ; 2.454 ns                 ;
; -2.221 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.461 ns                 ;
; -2.199 ns                               ; AD_state[1]                                                                                                                                             ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.664 ns                   ; 2.465 ns                 ;
; -2.114 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.674 ns                   ; 2.560 ns                 ;
; -2.073 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; TX_state[1]                                                                                                                                             ; TX_state[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.073 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.501 ns                 ;
; -2.025 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.831 ns                   ; 1.806 ns                 ;
; -2.018 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.830 ns                   ; 1.812 ns                 ;
; -2.005 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.717 ns                   ; 2.712 ns                 ;
; -2.003 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.679 ns                 ;
; -2.001 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.802 ns                   ; 1.801 ns                 ;
; -1.988 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.716 ns                   ; 2.728 ns                 ;
; -1.988 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.716 ns                   ; 2.728 ns                 ;
; -1.961 ns                               ; register[8]                                                                                                                                             ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.721 ns                 ;
; -1.951 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.830 ns                   ; 1.879 ns                 ;
; -1.935 ns                               ; AD_state[3]                                                                                                                                             ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.689 ns                   ; 2.754 ns                 ;
; -1.914 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.663 ns                   ; 2.749 ns                 ;
; -1.894 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.691 ns                   ; 2.797 ns                 ;
; -1.835 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.847 ns                 ;
; -1.829 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.745 ns                 ;
; -1.827 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.747 ns                 ;
; -1.826 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~8_OTERM35                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.748 ns                 ;
; -1.822 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.752 ns                 ;
; -1.807 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.767 ns                 ;
; -1.790 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.784 ns                 ;
; -1.780 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.902 ns                 ;
; -1.768 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 2.914 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.650 ns                   ; 2.913 ns                 ;
; -1.708 ns                               ; AD_state[5]                                                                                                                                             ; register[11]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.684 ns                   ; 2.976 ns                 ;
; -1.686 ns                               ; AD_state[4]                                                                                                                                             ; register[13]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.689 ns                   ; 3.003 ns                 ;
; -1.681 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[4]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.893 ns                 ;
; -1.666 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.908 ns                 ;
; -1.662 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_data[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.912 ns                 ;
; -1.660 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.698 ns                   ; 3.038 ns                 ;
; -1.658 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.916 ns                 ;
; -1.645 ns                               ; Tx_data[12]                                                                                                                                             ; register[12]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.838 ns                   ; 2.193 ns                 ;
; -1.638 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.936 ns                 ;
; -1.634 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 0.940 ns                 ;
; -1.625 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.692 ns                   ; 3.067 ns                 ;
; -1.623 ns                               ; Tx_data[15]                                                                                                                                             ; register[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.828 ns                   ; 2.205 ns                 ;
; -1.601 ns                               ; Tx_data[4]                                                                                                                                              ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.812 ns                   ; 2.211 ns                 ;
; -1.570 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.710 ns                   ; 3.140 ns                 ;
; -1.568 ns                               ; Tx_data[8]                                                                                                                                              ; register[8]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.802 ns                   ; 2.234 ns                 ;
; -1.567 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.691 ns                   ; 3.124 ns                 ;
; -1.562 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.732 ns                   ; 3.170 ns                 ;
; -1.545 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 3.137 ns                 ;
; -1.506 ns                               ; register[4]                                                                                                                                             ; register[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.682 ns                   ; 3.176 ns                 ;
; -1.498 ns                               ; debounce:de_dash|clean_pb                                                                                                                               ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.846 ns                  ; 10.348 ns                ;
; -1.486 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.681 ns                   ; 3.195 ns                 ;
; -1.434 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_data[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.576 ns                   ; 1.142 ns                 ;
; -1.420 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.543 ns                   ; 1.123 ns                 ;
; -1.417 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.543 ns                   ; 1.126 ns                 ;
; -1.417 ns                               ; ad_count[6]                                                                                                                                             ; ad_count[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.157 ns                 ;
; -1.417 ns                               ; ad_count[15]                                                                                                                                            ; ad_count[15]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.157 ns                 ;
; -1.414 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.160 ns                 ;
; -1.408 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.672 ns                   ; 3.264 ns                 ;
; -1.407 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.672 ns                   ; 3.265 ns                 ;
; -1.399 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.175 ns                 ;
; -1.391 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM83                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.183 ns                 ;
; -1.386 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.188 ns                 ;
; -1.368 ns                               ; ad_count[5]                                                                                                                                             ; ad_count[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.206 ns                 ;
; -1.360 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.576 ns                   ; 1.216 ns                 ;
; -1.357 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_data[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.573 ns                   ; 1.216 ns                 ;
; -1.353 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.573 ns                   ; 1.220 ns                 ;
; -1.351 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.223 ns                 ;
; -1.351 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.573 ns                   ; 1.222 ns                 ;
; -1.349 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[4]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.674 ns                   ; 3.325 ns                 ;
; -1.332 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[4]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.574 ns                   ; 1.242 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -5.067 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS1~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.882 ns                   ; 1.815 ns                 ;
; -5.067 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.882 ns                   ; 1.815 ns                 ;
; -4.569 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.501 ns                 ;
; -4.569 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.501 ns                 ;
; -4.569 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.501 ns                 ;
; -4.569 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.501 ns                 ;
; -4.336 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.734 ns                 ;
; -4.334 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.736 ns                 ;
; -4.333 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.737 ns                 ;
; -4.178 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.892 ns                 ;
; -4.173 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.897 ns                 ;
; -4.169 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.901 ns                 ;
; -4.166 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.904 ns                 ;
; -4.166 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.904 ns                 ;
; -4.166 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.904 ns                 ;
; -4.165 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.905 ns                 ;
; -4.161 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.909 ns                 ;
; -4.160 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 0.910 ns                 ;
; -3.865 ns                               ; rx_avail[4]                                                                                                                                             ; Tx_control_3[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.205 ns                 ;
; -3.758 ns                               ; q[13]                                                                                                                                                   ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.312 ns                 ;
; -3.745 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.325 ns                 ;
; -3.741 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.329 ns                 ;
; -3.672 ns                               ; q[0]                                                                                                                                                    ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.051 ns                   ; 1.379 ns                 ;
; -3.652 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.068 ns                   ; 1.416 ns                 ;
; -3.639 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.098 ns                   ; 1.459 ns                 ;
; -3.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 1.443 ns                 ;
; -3.572 ns                               ; loop_counter[6]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.498 ns                 ;
; -3.556 ns                               ; register[13]                                                                                                                                            ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.514 ns                 ;
; -3.537 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.533 ns                 ;
; -3.492 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.081 ns                   ; 1.589 ns                 ;
; -3.490 ns                               ; AD_state[6]                                                                                                                                             ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.069 ns                   ; 1.579 ns                 ;
; -3.476 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.594 ns                 ;
; -3.476 ns                               ; AD_state[6]                                                                                                                                             ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.594 ns                 ;
; -3.418 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.057 ns                   ; 1.639 ns                 ;
; -3.376 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                                                      ; rx_avail[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.857 ns                   ; 1.481 ns                 ;
; -3.327 ns                               ; AD_state[3]                                                                                                                                             ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.043 ns                   ; 1.716 ns                 ;
; -3.312 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.758 ns                 ;
; -3.286 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.703 ns                 ;
; -3.200 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.789 ns                 ;
; -3.178 ns                               ; AD_state[5]                                                                                                                                             ; register[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.079 ns                   ; 1.901 ns                 ;
; -3.175 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.895 ns                 ;
; -3.171 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.060 ns                   ; 1.889 ns                 ;
; -3.165 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.069 ns                   ; 1.904 ns                 ;
; -3.140 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.849 ns                 ;
; -3.133 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.042 ns                   ; 1.909 ns                 ;
; -3.114 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.875 ns                 ;
; -3.099 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 1.971 ns                 ;
; -3.073 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.062 ns                   ; 1.989 ns                 ;
; -3.064 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.089 ns                   ; 2.025 ns                 ;
; -3.064 ns                               ; AD_state[6]                                                                                                                                             ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.089 ns                   ; 2.025 ns                 ;
; -3.056 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.044 ns                   ; 1.988 ns                 ;
; -3.054 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.935 ns                 ;
; -3.028 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 1.961 ns                 ;
; -3.016 ns                               ; AD_state[4]                                                                                                                                             ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.062 ns                   ; 2.046 ns                 ;
; -3.012 ns                               ; q[1]                                                                                                                                                    ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.069 ns                   ; 2.057 ns                 ;
; -2.968 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.021 ns                 ;
; -2.942 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.047 ns                 ;
; -2.917 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.052 ns                   ; 2.135 ns                 ;
; -2.913 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[9]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.062 ns                   ; 2.149 ns                 ;
; -2.882 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.107 ns                 ;
; -2.856 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.133 ns                 ;
; -2.845 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.850 ns                   ; 2.005 ns                 ;
; -2.843 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.227 ns                 ;
; -2.796 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.193 ns                 ;
; -2.745 ns                               ; AD_state[6]                                                                                                                                             ; register[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.096 ns                   ; 2.351 ns                 ;
; -2.745 ns                               ; AD_state[6]                                                                                                                                             ; register[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.096 ns                   ; 2.351 ns                 ;
; -2.710 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.989 ns                   ; 2.279 ns                 ;
; -2.708 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.079 ns                   ; 2.371 ns                 ;
; -2.699 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM9                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.371 ns                 ;
; -2.697 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.052 ns                   ; 2.355 ns                 ;
; -2.690 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.053 ns                   ; 2.363 ns                 ;
; -2.676 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.394 ns                 ;
; -2.673 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.397 ns                 ;
; -2.672 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.218 ns                   ; 1.546 ns                 ;
; -2.672 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.065 ns                   ; 2.393 ns                 ;
; -2.671 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.069 ns                   ; 2.398 ns                 ;
; -2.659 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.042 ns                   ; 2.383 ns                 ;
; -2.650 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.088 ns                   ; 2.438 ns                 ;
; -2.638 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.060 ns                   ; 2.422 ns                 ;
; -2.633 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 2.454 ns                 ;
; -2.609 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.461 ns                 ;
; -2.587 ns                               ; AD_state[1]                                                                                                                                             ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.052 ns                   ; 2.465 ns                 ;
; -2.502 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.062 ns                   ; 2.560 ns                 ;
; -2.461 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; TX_state[1]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.461 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.501 ns                 ;
; -2.413 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.219 ns                   ; 1.806 ns                 ;
; -2.406 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.218 ns                   ; 1.812 ns                 ;
; -2.393 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.105 ns                   ; 2.712 ns                 ;
; -2.391 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.679 ns                 ;
; -2.389 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 1.801 ns                 ;
; -2.376 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.104 ns                   ; 2.728 ns                 ;
; -2.376 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.104 ns                   ; 2.728 ns                 ;
; -2.349 ns                               ; register[8]                                                                                                                                             ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.721 ns                 ;
; -2.339 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.218 ns                   ; 1.879 ns                 ;
; -2.323 ns                               ; AD_state[3]                                                                                                                                             ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 2.754 ns                 ;
; -2.302 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.051 ns                   ; 2.749 ns                 ;
; -2.282 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.079 ns                   ; 2.797 ns                 ;
; -2.223 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.847 ns                 ;
; -2.217 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.745 ns                 ;
; -2.215 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.747 ns                 ;
; -2.214 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~8_OTERM35                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.748 ns                 ;
; -2.210 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.752 ns                 ;
; -2.195 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.767 ns                 ;
; -2.178 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.784 ns                 ;
; -2.168 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.902 ns                 ;
; -2.156 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 2.914 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.125 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.038 ns                   ; 2.913 ns                 ;
; -2.096 ns                               ; AD_state[5]                                                                                                                                             ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.072 ns                   ; 2.976 ns                 ;
; -2.074 ns                               ; AD_state[4]                                                                                                                                             ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.077 ns                   ; 3.003 ns                 ;
; -2.069 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.893 ns                 ;
; -2.054 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.908 ns                 ;
; -2.050 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_data[11]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.912 ns                 ;
; -2.048 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 3.038 ns                 ;
; -2.046 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.916 ns                 ;
; -2.033 ns                               ; Tx_data[12]                                                                                                                                             ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.226 ns                   ; 2.193 ns                 ;
; -2.026 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.936 ns                 ;
; -2.022 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 0.940 ns                 ;
; -2.013 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.080 ns                   ; 3.067 ns                 ;
; -2.011 ns                               ; Tx_data[15]                                                                                                                                             ; register[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.216 ns                   ; 2.205 ns                 ;
; -1.989 ns                               ; Tx_data[4]                                                                                                                                              ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.200 ns                   ; 2.211 ns                 ;
; -1.958 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.098 ns                   ; 3.140 ns                 ;
; -1.956 ns                               ; Tx_data[8]                                                                                                                                              ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.190 ns                   ; 2.234 ns                 ;
; -1.955 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.079 ns                   ; 3.124 ns                 ;
; -1.950 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.120 ns                   ; 3.170 ns                 ;
; -1.933 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.137 ns                 ;
; -1.894 ns                               ; register[4]                                                                                                                                             ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.176 ns                 ;
; -1.874 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.069 ns                   ; 3.195 ns                 ;
; -1.822 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_data[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.964 ns                   ; 1.142 ns                 ;
; -1.808 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.931 ns                   ; 1.123 ns                 ;
; -1.805 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.931 ns                   ; 1.126 ns                 ;
; -1.805 ns                               ; ad_count[6]                                                                                                                                             ; ad_count[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.157 ns                 ;
; -1.805 ns                               ; ad_count[15]                                                                                                                                            ; ad_count[15]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.157 ns                 ;
; -1.802 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.160 ns                 ;
; -1.796 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.060 ns                   ; 3.264 ns                 ;
; -1.795 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.060 ns                   ; 3.265 ns                 ;
; -1.787 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.175 ns                 ;
; -1.779 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM83                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.183 ns                 ;
; -1.774 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.188 ns                 ;
; -1.756 ns                               ; ad_count[5]                                                                                                                                             ; ad_count[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.206 ns                 ;
; -1.748 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.964 ns                   ; 1.216 ns                 ;
; -1.745 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_data[10]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.961 ns                   ; 1.216 ns                 ;
; -1.741 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.961 ns                   ; 1.220 ns                 ;
; -1.739 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.223 ns                 ;
; -1.739 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.961 ns                   ; 1.222 ns                 ;
; -1.737 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[4]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.062 ns                   ; 3.325 ns                 ;
; -1.720 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.242 ns                 ;
; -1.717 ns                               ; AD_state[3]                                                                                                                                             ; register[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.353 ns                 ;
; -1.704 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.042 ns                   ; 3.338 ns                 ;
; -1.683 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.387 ns                 ;
; -1.667 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.403 ns                 ;
; -1.604 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.358 ns                 ;
; -1.585 ns                               ; q[6]                                                                                                                                                    ; register[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.079 ns                   ; 3.494 ns                 ;
; -1.544 ns                               ; AD_state[1]                                                                                                                                             ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.086 ns                   ; 3.542 ns                 ;
; -1.535 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.427 ns                 ;
; -1.524 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 3.563 ns                 ;
; -1.524 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 3.563 ns                 ;
; -1.524 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 3.563 ns                 ;
; -1.524 ns                               ; AD_state[6]                                                                                                                                             ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 3.563 ns                 ;
; -1.524 ns                               ; AD_state[6]                                                                                                                                             ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.087 ns                   ; 3.563 ns                 ;
; -1.495 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.053 ns                   ; 3.558 ns                 ;
; -1.469 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.043 ns                   ; 3.574 ns                 ;
; -1.444 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.518 ns                 ;
; -1.437 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.525 ns                 ;
; -1.419 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.097 ns                   ; 3.678 ns                 ;
; -1.403 ns                               ; I2SAudioOut:I2SIQO|TLV_state~6                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.962 ns                   ; 1.559 ns                 ;
; -1.393 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.098 ns                   ; 3.705 ns                 ;
; -1.391 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.097 ns                   ; 3.706 ns                 ;
; -1.373 ns                               ; AD_state[2]                                                                                                                                             ; register[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.043 ns                   ; 3.670 ns                 ;
; -1.341 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 3.826 ns                 ;
; -1.329 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.070 ns                   ; 3.741 ns                 ;
; -1.327 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.979 ns                   ; 1.652 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -4.395 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS1~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.210 ns                   ; 1.815 ns                 ;
; -4.395 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.210 ns                   ; 1.815 ns                 ;
; -3.897 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.501 ns                 ;
; -3.897 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.501 ns                 ;
; -3.897 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.501 ns                 ;
; -3.897 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.501 ns                 ;
; -3.664 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.734 ns                 ;
; -3.662 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.736 ns                 ;
; -3.661 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.737 ns                 ;
; -3.506 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.892 ns                 ;
; -3.501 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.897 ns                 ;
; -3.497 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.901 ns                 ;
; -3.494 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.904 ns                 ;
; -3.494 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.904 ns                 ;
; -3.494 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.904 ns                 ;
; -3.493 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.905 ns                 ;
; -3.489 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.909 ns                 ;
; -3.488 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 0.910 ns                 ;
; -3.193 ns                               ; rx_avail[4]                                                                                                                                             ; Tx_control_3[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.205 ns                 ;
; -3.086 ns                               ; q[13]                                                                                                                                                   ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.312 ns                 ;
; -3.073 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.325 ns                 ;
; -3.069 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.329 ns                 ;
; -3.000 ns                               ; q[0]                                                                                                                                                    ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 1.379 ns                 ;
; -2.980 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.396 ns                   ; 1.416 ns                 ;
; -2.967 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.426 ns                   ; 1.459 ns                 ;
; -2.962 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.405 ns                   ; 1.443 ns                 ;
; -2.900 ns                               ; loop_counter[6]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.498 ns                 ;
; -2.884 ns                               ; register[13]                                                                                                                                            ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.514 ns                 ;
; -2.865 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.533 ns                 ;
; -2.820 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.409 ns                   ; 1.589 ns                 ;
; -2.818 ns                               ; AD_state[6]                                                                                                                                             ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 1.579 ns                 ;
; -2.804 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.594 ns                 ;
; -2.804 ns                               ; AD_state[6]                                                                                                                                             ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.594 ns                 ;
; -2.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.385 ns                   ; 1.639 ns                 ;
; -2.704 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                                                      ; rx_avail[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.185 ns                   ; 1.481 ns                 ;
; -2.655 ns                               ; AD_state[3]                                                                                                                                             ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.371 ns                   ; 1.716 ns                 ;
; -2.640 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.758 ns                 ;
; -2.614 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.703 ns                 ;
; -2.528 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.789 ns                 ;
; -2.506 ns                               ; AD_state[5]                                                                                                                                             ; register[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.407 ns                   ; 1.901 ns                 ;
; -2.503 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.895 ns                 ;
; -2.499 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.388 ns                   ; 1.889 ns                 ;
; -2.493 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 1.904 ns                 ;
; -2.468 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.849 ns                 ;
; -2.461 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.909 ns                 ;
; -2.442 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.875 ns                 ;
; -2.427 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.971 ns                 ;
; -2.401 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.390 ns                   ; 1.989 ns                 ;
; -2.392 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.417 ns                   ; 2.025 ns                 ;
; -2.392 ns                               ; AD_state[6]                                                                                                                                             ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.417 ns                   ; 2.025 ns                 ;
; -2.384 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.372 ns                   ; 1.988 ns                 ;
; -2.382 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.935 ns                 ;
; -2.356 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 1.961 ns                 ;
; -2.344 ns                               ; AD_state[4]                                                                                                                                             ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.390 ns                   ; 2.046 ns                 ;
; -2.340 ns                               ; q[1]                                                                                                                                                    ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 2.057 ns                 ;
; -2.296 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.021 ns                 ;
; -2.270 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.047 ns                 ;
; -2.245 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.380 ns                   ; 2.135 ns                 ;
; -2.241 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[9]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.390 ns                   ; 2.149 ns                 ;
; -2.210 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.107 ns                 ;
; -2.184 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.133 ns                 ;
; -2.173 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.178 ns                   ; 2.005 ns                 ;
; -2.171 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.227 ns                 ;
; -2.124 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.193 ns                 ;
; -2.073 ns                               ; AD_state[6]                                                                                                                                             ; register[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.424 ns                   ; 2.351 ns                 ;
; -2.073 ns                               ; AD_state[6]                                                                                                                                             ; register[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.424 ns                   ; 2.351 ns                 ;
; -2.038 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.317 ns                   ; 2.279 ns                 ;
; -2.036 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.407 ns                   ; 2.371 ns                 ;
; -2.027 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM9                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.371 ns                 ;
; -2.025 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.380 ns                   ; 2.355 ns                 ;
; -2.018 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.381 ns                   ; 2.363 ns                 ;
; -2.004 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.394 ns                 ;
; -2.001 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.397 ns                 ;
; -2.000 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.546 ns                   ; 1.546 ns                 ;
; -2.000 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.393 ns                   ; 2.393 ns                 ;
; -1.999 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 2.398 ns                 ;
; -1.987 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.383 ns                 ;
; -1.978 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.416 ns                   ; 2.438 ns                 ;
; -1.966 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.388 ns                   ; 2.422 ns                 ;
; -1.961 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 2.454 ns                 ;
; -1.937 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.461 ns                 ;
; -1.915 ns                               ; AD_state[1]                                                                                                                                             ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.380 ns                   ; 2.465 ns                 ;
; -1.830 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.390 ns                   ; 2.560 ns                 ;
; -1.789 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; TX_state[1]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.789 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.501 ns                 ;
; -1.741 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.547 ns                   ; 1.806 ns                 ;
; -1.734 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.546 ns                   ; 1.812 ns                 ;
; -1.721 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.433 ns                   ; 2.712 ns                 ;
; -1.719 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.679 ns                 ;
; -1.717 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.518 ns                   ; 1.801 ns                 ;
; -1.704 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.432 ns                   ; 2.728 ns                 ;
; -1.704 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.432 ns                   ; 2.728 ns                 ;
; -1.677 ns                               ; register[8]                                                                                                                                             ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.721 ns                 ;
; -1.667 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.546 ns                   ; 1.879 ns                 ;
; -1.651 ns                               ; AD_state[3]                                                                                                                                             ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.405 ns                   ; 2.754 ns                 ;
; -1.630 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 2.749 ns                 ;
; -1.610 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.407 ns                   ; 2.797 ns                 ;
; -1.551 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.847 ns                 ;
; -1.545 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.745 ns                 ;
; -1.543 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.747 ns                 ;
; -1.542 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~8_OTERM35                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.748 ns                 ;
; -1.538 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.752 ns                 ;
; -1.523 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.767 ns                 ;
; -1.506 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.784 ns                 ;
; -1.496 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.902 ns                 ;
; -1.484 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 2.914 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.453 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.366 ns                   ; 2.913 ns                 ;
; -1.424 ns                               ; AD_state[5]                                                                                                                                             ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.400 ns                   ; 2.976 ns                 ;
; -1.402 ns                               ; AD_state[4]                                                                                                                                             ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.405 ns                   ; 3.003 ns                 ;
; -1.397 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.893 ns                 ;
; -1.382 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.908 ns                 ;
; -1.378 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_data[11]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.912 ns                 ;
; -1.376 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.414 ns                   ; 3.038 ns                 ;
; -1.374 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.916 ns                 ;
; -1.361 ns                               ; Tx_data[12]                                                                                                                                             ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.554 ns                   ; 2.193 ns                 ;
; -1.354 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.936 ns                 ;
; -1.350 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 0.940 ns                 ;
; -1.341 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.408 ns                   ; 3.067 ns                 ;
; -1.339 ns                               ; Tx_data[15]                                                                                                                                             ; register[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.544 ns                   ; 2.205 ns                 ;
; -1.317 ns                               ; Tx_data[4]                                                                                                                                              ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.528 ns                   ; 2.211 ns                 ;
; -1.286 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.426 ns                   ; 3.140 ns                 ;
; -1.284 ns                               ; Tx_data[8]                                                                                                                                              ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.518 ns                   ; 2.234 ns                 ;
; -1.283 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.407 ns                   ; 3.124 ns                 ;
; -1.278 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.448 ns                   ; 3.170 ns                 ;
; -1.261 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.137 ns                 ;
; -1.222 ns                               ; register[4]                                                                                                                                             ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.176 ns                 ;
; -1.202 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 3.195 ns                 ;
; -1.150 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_data[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.292 ns                   ; 1.142 ns                 ;
; -1.136 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.259 ns                   ; 1.123 ns                 ;
; -1.133 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.259 ns                   ; 1.126 ns                 ;
; -1.133 ns                               ; ad_count[6]                                                                                                                                             ; ad_count[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.157 ns                 ;
; -1.133 ns                               ; ad_count[15]                                                                                                                                            ; ad_count[15]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.157 ns                 ;
; -1.130 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.160 ns                 ;
; -1.124 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.388 ns                   ; 3.264 ns                 ;
; -1.123 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.388 ns                   ; 3.265 ns                 ;
; -1.115 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.175 ns                 ;
; -1.107 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM83                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.183 ns                 ;
; -1.102 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.188 ns                 ;
; -1.084 ns                               ; ad_count[5]                                                                                                                                             ; ad_count[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.206 ns                 ;
; -1.076 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.292 ns                   ; 1.216 ns                 ;
; -1.073 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_data[10]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.289 ns                   ; 1.216 ns                 ;
; -1.069 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.289 ns                   ; 1.220 ns                 ;
; -1.067 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.223 ns                 ;
; -1.067 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.289 ns                   ; 1.222 ns                 ;
; -1.065 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[4]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.390 ns                   ; 3.325 ns                 ;
; -1.048 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.242 ns                 ;
; -1.045 ns                               ; AD_state[3]                                                                                                                                             ; register[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.353 ns                 ;
; -1.032 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.338 ns                 ;
; -1.011 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.387 ns                 ;
; -0.995 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.403 ns                 ;
; -0.932 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.358 ns                 ;
; -0.913 ns                               ; q[6]                                                                                                                                                    ; register[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.407 ns                   ; 3.494 ns                 ;
; -0.872 ns                               ; AD_state[1]                                                                                                                                             ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.414 ns                   ; 3.542 ns                 ;
; -0.863 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.427 ns                 ;
; -0.852 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 3.563 ns                 ;
; -0.852 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 3.563 ns                 ;
; -0.852 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 3.563 ns                 ;
; -0.852 ns                               ; AD_state[6]                                                                                                                                             ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 3.563 ns                 ;
; -0.852 ns                               ; AD_state[6]                                                                                                                                             ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.415 ns                   ; 3.563 ns                 ;
; -0.823 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.381 ns                   ; 3.558 ns                 ;
; -0.797 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.371 ns                   ; 3.574 ns                 ;
; -0.772 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.518 ns                 ;
; -0.765 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.525 ns                 ;
; -0.747 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.425 ns                   ; 3.678 ns                 ;
; -0.731 ns                               ; I2SAudioOut:I2SIQO|TLV_state~6                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.290 ns                   ; 1.559 ns                 ;
; -0.721 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.426 ns                   ; 3.705 ns                 ;
; -0.719 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.425 ns                   ; 3.706 ns                 ;
; -0.701 ns                               ; AD_state[2]                                                                                                                                             ; register[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.371 ns                   ; 3.670 ns                 ;
; -0.669 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.495 ns                   ; 3.826 ns                 ;
; -0.657 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.741 ns                 ;
; -0.655 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.307 ns                   ; 1.652 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -4.367 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS1~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.182 ns                   ; 1.815 ns                 ;
; -4.367 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.182 ns                   ; 1.815 ns                 ;
; -3.869 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.501 ns                 ;
; -3.869 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.501 ns                 ;
; -3.869 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.501 ns                 ;
; -3.869 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.501 ns                 ;
; -3.636 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.734 ns                 ;
; -3.634 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.736 ns                 ;
; -3.633 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.737 ns                 ;
; -3.478 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.892 ns                 ;
; -3.473 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.897 ns                 ;
; -3.469 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.901 ns                 ;
; -3.466 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.904 ns                 ;
; -3.466 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.904 ns                 ;
; -3.466 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.904 ns                 ;
; -3.465 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.905 ns                 ;
; -3.461 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.909 ns                 ;
; -3.460 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 0.910 ns                 ;
; -3.165 ns                               ; rx_avail[4]                                                                                                                                             ; Tx_control_3[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.205 ns                 ;
; -3.058 ns                               ; q[13]                                                                                                                                                   ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.312 ns                 ;
; -3.045 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.325 ns                 ;
; -3.041 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.329 ns                 ;
; -2.972 ns                               ; q[0]                                                                                                                                                    ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.351 ns                   ; 1.379 ns                 ;
; -2.952 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.368 ns                   ; 1.416 ns                 ;
; -2.939 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 1.459 ns                 ;
; -2.934 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.377 ns                   ; 1.443 ns                 ;
; -2.872 ns                               ; loop_counter[6]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.498 ns                 ;
; -2.856 ns                               ; register[13]                                                                                                                                            ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.514 ns                 ;
; -2.837 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.533 ns                 ;
; -2.792 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.381 ns                   ; 1.589 ns                 ;
; -2.790 ns                               ; AD_state[6]                                                                                                                                             ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.369 ns                   ; 1.579 ns                 ;
; -2.776 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.594 ns                 ;
; -2.776 ns                               ; AD_state[6]                                                                                                                                             ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.594 ns                 ;
; -2.718 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.357 ns                   ; 1.639 ns                 ;
; -2.676 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                                                      ; rx_avail[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.157 ns                   ; 1.481 ns                 ;
; -2.627 ns                               ; AD_state[3]                                                                                                                                             ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.343 ns                   ; 1.716 ns                 ;
; -2.612 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.758 ns                 ;
; -2.586 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.703 ns                 ;
; -2.500 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.789 ns                 ;
; -2.478 ns                               ; AD_state[5]                                                                                                                                             ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 1.901 ns                 ;
; -2.475 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.895 ns                 ;
; -2.471 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.360 ns                   ; 1.889 ns                 ;
; -2.465 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.369 ns                   ; 1.904 ns                 ;
; -2.440 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.849 ns                 ;
; -2.433 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.342 ns                   ; 1.909 ns                 ;
; -2.414 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.875 ns                 ;
; -2.399 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 1.971 ns                 ;
; -2.373 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.362 ns                   ; 1.989 ns                 ;
; -2.364 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.389 ns                   ; 2.025 ns                 ;
; -2.364 ns                               ; AD_state[6]                                                                                                                                             ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.389 ns                   ; 2.025 ns                 ;
; -2.356 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.344 ns                   ; 1.988 ns                 ;
; -2.354 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.935 ns                 ;
; -2.328 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 1.961 ns                 ;
; -2.316 ns                               ; AD_state[4]                                                                                                                                             ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.362 ns                   ; 2.046 ns                 ;
; -2.312 ns                               ; q[1]                                                                                                                                                    ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.369 ns                   ; 2.057 ns                 ;
; -2.268 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.021 ns                 ;
; -2.242 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.047 ns                 ;
; -2.217 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.352 ns                   ; 2.135 ns                 ;
; -2.213 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[9]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.362 ns                   ; 2.149 ns                 ;
; -2.182 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.107 ns                 ;
; -2.156 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.133 ns                 ;
; -2.145 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.150 ns                   ; 2.005 ns                 ;
; -2.143 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.227 ns                 ;
; -2.096 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.193 ns                 ;
; -2.045 ns                               ; AD_state[6]                                                                                                                                             ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.396 ns                   ; 2.351 ns                 ;
; -2.045 ns                               ; AD_state[6]                                                                                                                                             ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.396 ns                   ; 2.351 ns                 ;
; -2.010 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.289 ns                   ; 2.279 ns                 ;
; -2.008 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 2.371 ns                 ;
; -1.999 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[7]_OTERM9                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.371 ns                 ;
; -1.997 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.352 ns                   ; 2.355 ns                 ;
; -1.990 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.353 ns                   ; 2.363 ns                 ;
; -1.976 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.394 ns                 ;
; -1.973 ns                               ; loop_counter[5]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.397 ns                 ;
; -1.972 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.518 ns                   ; 1.546 ns                 ;
; -1.972 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.365 ns                   ; 2.393 ns                 ;
; -1.971 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.369 ns                   ; 2.398 ns                 ;
; -1.959 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.342 ns                   ; 2.383 ns                 ;
; -1.950 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.388 ns                   ; 2.438 ns                 ;
; -1.938 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.360 ns                   ; 2.422 ns                 ;
; -1.933 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 2.454 ns                 ;
; -1.909 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.461 ns                 ;
; -1.887 ns                               ; AD_state[1]                                                                                                                                             ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.352 ns                   ; 2.465 ns                 ;
; -1.802 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.362 ns                   ; 2.560 ns                 ;
; -1.761 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; TX_state[1]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.761 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.501 ns                 ;
; -1.713 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.519 ns                   ; 1.806 ns                 ;
; -1.706 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.518 ns                   ; 1.812 ns                 ;
; -1.693 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.405 ns                   ; 2.712 ns                 ;
; -1.691 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.679 ns                 ;
; -1.689 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.490 ns                   ; 1.801 ns                 ;
; -1.676 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.404 ns                   ; 2.728 ns                 ;
; -1.676 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.404 ns                   ; 2.728 ns                 ;
; -1.649 ns                               ; register[8]                                                                                                                                             ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.721 ns                 ;
; -1.639 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.518 ns                   ; 1.879 ns                 ;
; -1.623 ns                               ; AD_state[3]                                                                                                                                             ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.377 ns                   ; 2.754 ns                 ;
; -1.602 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.351 ns                   ; 2.749 ns                 ;
; -1.582 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 2.797 ns                 ;
; -1.523 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.847 ns                 ;
; -1.517 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.745 ns                 ;
; -1.515 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.747 ns                 ;
; -1.514 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~8_OTERM35                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.748 ns                 ;
; -1.510 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM75                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.752 ns                 ;
; -1.495 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.767 ns                 ;
; -1.478 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.784 ns                 ;
; -1.468 ns                               ; loop_counter[3]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.902 ns                 ;
; -1.456 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 2.914 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.338 ns                   ; 2.913 ns                 ;
; -1.396 ns                               ; AD_state[5]                                                                                                                                             ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.372 ns                   ; 2.976 ns                 ;
; -1.374 ns                               ; AD_state[4]                                                                                                                                             ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.377 ns                   ; 3.003 ns                 ;
; -1.369 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[4]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.893 ns                 ;
; -1.354 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.908 ns                 ;
; -1.350 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_data[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.912 ns                 ;
; -1.348 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.386 ns                   ; 3.038 ns                 ;
; -1.346 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.916 ns                 ;
; -1.333 ns                               ; Tx_data[12]                                                                                                                                             ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.526 ns                   ; 2.193 ns                 ;
; -1.326 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.936 ns                 ;
; -1.322 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 0.940 ns                 ;
; -1.313 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.380 ns                   ; 3.067 ns                 ;
; -1.311 ns                               ; Tx_data[15]                                                                                                                                             ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.516 ns                   ; 2.205 ns                 ;
; -1.289 ns                               ; Tx_data[4]                                                                                                                                              ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.500 ns                   ; 2.211 ns                 ;
; -1.258 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.140 ns                 ;
; -1.256 ns                               ; Tx_data[8]                                                                                                                                              ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.490 ns                   ; 2.234 ns                 ;
; -1.255 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 3.124 ns                 ;
; -1.250 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.420 ns                   ; 3.170 ns                 ;
; -1.233 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.137 ns                 ;
; -1.194 ns                               ; register[4]                                                                                                                                             ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.176 ns                 ;
; -1.174 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.369 ns                   ; 3.195 ns                 ;
; -1.122 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_data[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.264 ns                   ; 1.142 ns                 ;
; -1.108 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.231 ns                   ; 1.123 ns                 ;
; -1.105 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.231 ns                   ; 1.126 ns                 ;
; -1.105 ns                               ; ad_count[6]                                                                                                                                             ; ad_count[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.157 ns                 ;
; -1.105 ns                               ; ad_count[15]                                                                                                                                            ; ad_count[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.157 ns                 ;
; -1.102 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.160 ns                 ;
; -1.096 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.360 ns                   ; 3.264 ns                 ;
; -1.095 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.360 ns                   ; 3.265 ns                 ;
; -1.087 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.175 ns                 ;
; -1.079 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]_OTERM83                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.183 ns                 ;
; -1.074 ns                               ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                         ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.188 ns                 ;
; -1.056 ns                               ; ad_count[5]                                                                                                                                             ; ad_count[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.206 ns                 ;
; -1.048 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.264 ns                   ; 1.216 ns                 ;
; -1.045 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_data[10]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.261 ns                   ; 1.216 ns                 ;
; -1.041 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.261 ns                   ; 1.220 ns                 ;
; -1.039 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.223 ns                 ;
; -1.039 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.261 ns                   ; 1.222 ns                 ;
; -1.037 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[4]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.362 ns                   ; 3.325 ns                 ;
; -1.020 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.242 ns                 ;
; -1.017 ns                               ; AD_state[3]                                                                                                                                             ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.353 ns                 ;
; -1.004 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.342 ns                   ; 3.338 ns                 ;
; -0.983 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.387 ns                 ;
; -0.967 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[1]_OTERM21                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.403 ns                 ;
; -0.904 ns                               ; TX_state[4]                                                                                                                                             ; TX_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.358 ns                 ;
; -0.885 ns                               ; q[6]                                                                                                                                                    ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.379 ns                   ; 3.494 ns                 ;
; -0.844 ns                               ; AD_state[1]                                                                                                                                             ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.386 ns                   ; 3.542 ns                 ;
; -0.835 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.427 ns                 ;
; -0.824 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 3.563 ns                 ;
; -0.824 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 3.563 ns                 ;
; -0.824 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 3.563 ns                 ;
; -0.824 ns                               ; AD_state[6]                                                                                                                                             ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 3.563 ns                 ;
; -0.824 ns                               ; AD_state[6]                                                                                                                                             ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.387 ns                   ; 3.563 ns                 ;
; -0.795 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.353 ns                   ; 3.558 ns                 ;
; -0.769 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.343 ns                   ; 3.574 ns                 ;
; -0.744 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.518 ns                 ;
; -0.737 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff_OTERM85                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.525 ns                 ;
; -0.719 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 3.678 ns                 ;
; -0.703 ns                               ; I2SAudioOut:I2SIQO|TLV_state~6                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.262 ns                   ; 1.559 ns                 ;
; -0.693 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.398 ns                   ; 3.705 ns                 ;
; -0.691 ns                               ; AD_state[6]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.397 ns                   ; 3.706 ns                 ;
; -0.673 ns                               ; AD_state[2]                                                                                                                                             ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.343 ns                   ; 3.670 ns                 ;
; -0.641 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[5]_OTERM13                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.467 ns                   ; 3.826 ns                 ;
; -0.629 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.370 ns                   ; 3.741 ns                 ;
; -0.627 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[9]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.279 ns                   ; 1.652 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.769 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 1.053 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.192 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.660 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.741 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.748 ns                 ;
; 1.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.065 ns                   ; 1.829 ns                 ;
; 1.791 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.827 ns                 ;
; 1.839 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.918 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.920 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.922 ns                 ;
; 1.925 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 2.971 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 1.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.033 ns                 ;
; 2.004 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.006 ns                 ;
; 2.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.065 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.109 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.069 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.113 ns                 ;
; 2.090 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.092 ns                 ;
; 2.123 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.125 ns                 ;
; 2.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.126 ns                 ;
; 2.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.137 ns                 ;
; 2.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.223 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.294 ns                 ;
; 2.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -1.040 ns                  ; 1.241 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.369 ns                 ;
; 2.335 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.337 ns                 ;
; 2.336 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.338 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.356 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.400 ns                 ;
; 2.524 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.526 ns                 ;
; 2.525 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.527 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.536 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.580 ns                 ;
; 2.604 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.606 ns                 ;
; 2.605 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.607 ns                 ;
; 2.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.711 ns                 ;
; 2.735 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.787 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.044 ns                   ; 3.851 ns                 ;
; 2.860 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.862 ns                 ;
; 2.861 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.863 ns                 ;
; 3.308 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.251 ns                 ;
; 3.308 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.251 ns                 ;
; 3.699 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.642 ns                 ;
; 3.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.643 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.801 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.801 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.801 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 4.801 ns                 ;
; 4.067 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.010 ns                 ;
; 4.067 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.010 ns                 ;
; 4.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.090 ns                 ;
; 4.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.090 ns                 ;
; 4.328 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.271 ns                 ;
; 4.328 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.271 ns                 ;
; 4.403 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.346 ns                 ;
; 4.403 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.346 ns                 ;
; 4.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.417 ns                 ;
; 4.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.418 ns                 ;
; 4.412 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.418 ns                 ;
; 4.414 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.420 ns                 ;
; 4.458 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.401 ns                 ;
; 4.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.402 ns                 ;
; 4.538 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.481 ns                 ;
; 4.539 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.482 ns                 ;
; 4.568 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.574 ns                 ;
; 4.568 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.574 ns                 ;
; 4.568 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.574 ns                 ;
; 4.568 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 5.574 ns                 ;
; 4.719 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.662 ns                 ;
; 4.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.663 ns                 ;
; 4.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.737 ns                 ;
; 4.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.738 ns                 ;
; 4.981 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.924 ns                 ;
; 4.981 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.924 ns                 ;
; 4.981 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.924 ns                 ;
; 4.981 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 5.924 ns                 ;
; 5.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.104 ns                 ;
; 5.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.104 ns                 ;
; 5.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.104 ns                 ;
; 5.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.104 ns                 ;
; 5.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.176 ns                 ;
; 5.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.177 ns                 ;
; 5.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.177 ns                 ;
; 5.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.179 ns                 ;
; 5.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.256 ns                 ;
; 5.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.257 ns                 ;
; 5.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.257 ns                 ;
; 5.253 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.259 ns                 ;
; 5.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.437 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.375 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.375 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.375 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.943 ns                   ; 6.375 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.438 ns                 ;
; 5.432 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.438 ns                 ;
; 5.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.440 ns                 ;
; 5.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.512 ns                 ;
; 5.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.513 ns                 ;
; 5.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.513 ns                 ;
; 5.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.515 ns                 ;
; 5.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.697 ns                 ;
; 5.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.697 ns                 ;
; 5.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.697 ns                 ;
; 5.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.697 ns                 ;
; 5.871 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.877 ns                 ;
; 5.871 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.877 ns                 ;
; 5.871 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.006 ns                   ; 6.877 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.205 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 3.191 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.205 ns                 ;
; 3.191 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.205 ns                 ;
; 3.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.444 ns                 ;
; 3.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.444 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.498 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.512 ns                 ;
; 3.501 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.515 ns                 ;
; 3.501 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.515 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.539 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.553 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.737 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.751 ns                 ;
; 3.740 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.754 ns                 ;
; 3.740 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.754 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
; 3.778 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 3.792 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.826 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.651 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 8.254 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 8.205 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 7.885 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 7.866 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 7.829 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 7.552 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 7.552 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 7.517 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.393 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 7.360 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 7.202 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.745 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.490 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.360 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 6.233 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.008 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.632 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.623 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.595 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.584 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.575 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.544 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.536 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.491 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.489 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.481 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.473 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.464 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.427 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.333 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.314 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.310 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.286 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.034 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 4.812 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.811 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.800 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.715 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.586 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.429 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.351 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.265 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.528 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.137 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.075 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 2.828 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 2.516 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 2.443 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 2.423 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 2.131 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.628 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.445 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.243 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 1.060 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 0.934 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 0.914 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 0.622 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 0.529 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; -0.449 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; -0.852 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -1.566 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 22.436 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.370 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.083 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.008 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.955 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.954 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.750 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.700 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.678 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.634 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.549 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.347 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.218 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.194 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.141 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.873 ns  ; got_sync                                                                                                                        ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.867 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 20.864 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.736 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 20.735 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.282 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.079 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 20.029 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.976 ns  ; got_sync                                                                                                                        ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 19.963 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.826 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 19.676 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.672 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.613 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 19.606 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.601 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.548 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.547 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.479 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 19.363 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 19.343 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.319 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.293 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.271 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.244 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.227 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.191 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.190 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.142 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.986 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.940 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.936 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.914 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.870 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.835 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.811 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.787 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.785 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.769 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.747 ns  ; CC~reg0                                                                                                                         ; CC          ; IFCLK      ;
; N/A   ; None         ; 18.734 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.583 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.482 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.460 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.457 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.454 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.430 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.427 ns  ; PCC~reg0                                                                                                                        ; PCC         ; IFCLK      ;
; N/A   ; None         ; 18.407 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.377 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.354 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.353 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.329 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.328 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.149 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.103 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.100 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.099 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.077 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.033 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.974 ns  ; conf[1]                                                                                                                         ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 17.972 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.971 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.948 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.875 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.746 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.672 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.617 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~14_OTERM45                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.593 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~4_OTERM55                                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.540 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~6_OTERM53                                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.518 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 17.419 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 17.315 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.266 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.263 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~8_OTERM51                                               ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.206 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 17.135 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 17.134 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~10_OTERM49                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.072 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.062 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 16.849 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 16.715 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.681 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.478 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.471 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 16.340 ns  ; CC~reg0                                                                                                                         ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 16.225 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~22_OTERM37                                              ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 16.020 ns  ; PCC~reg0                                                                                                                        ; PCC         ; MCLK_12MHZ ;
; N/A   ; None         ; 16.012 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.998 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.983 ns  ; CC~reg0                                                                                                                         ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 15.878 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.663 ns  ; PCC~reg0                                                                                                                        ; PCC         ; PCLK_12MHZ ;
; N/A   ; None         ; 15.381 ns  ; conf[1]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.243 ns  ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 15.148 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.146 ns  ; CC~reg0                                                                                                                         ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 14.947 ns  ; conf[0]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.826 ns  ; PCC~reg0                                                                                                                        ; PCC         ; CLK_12MHZ  ;
; N/A   ; None         ; 14.064 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.753 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 13.726 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 13.707 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.692 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 13.629 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 13.591 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.463 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.413 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 13.356 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 13.234 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.189 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 12.881 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 12.870 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.757 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.397 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.864 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.850 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.430 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 11.406 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.385 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.384 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.380 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.362 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.010 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                         ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 9.066 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.066 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 9.066 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 9.046 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.860 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.859 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.859 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.835 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.825 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.541 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 8.531 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.524 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.515 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.406 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.396 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.386 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.376 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.244 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.236 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                          ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.213 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                          ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.210 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 8.204 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.203 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.043 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.973 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.893 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                          ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 7.859 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.857 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 7.840 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 7.835 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.698 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.476 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                          ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 7.462 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 7.058 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                              ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.565 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.331 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.312 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.147 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 10.946 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 10.886 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 9.437 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.239 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 4.404 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 3.690 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 1.997 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.640 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 1.418 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.283 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 0.926 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.803 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; 0.715 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; 0.681 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.089 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -0.356 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -0.668 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -0.794 ns ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -0.989 ns ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.179 ns ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -1.346 ns ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -1.726 ns ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -1.865 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -2.083 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.177 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.183 ns ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -2.250 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.562 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.809 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -2.920 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -4.085 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.163 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.320 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.449 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.534 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.545 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.546 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.768 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.020 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.044 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.048 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.067 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.161 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.198 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.207 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.215 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.223 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.225 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.270 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.278 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.309 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.318 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.329 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.366 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.967 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.224 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.936 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.094 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.127 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -7.286 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -7.286 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.563 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -7.600 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -7.619 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -7.939 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -8.385 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -8.560 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Apr 18 16:13:19 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_phoenix|bits[0]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[1]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[4]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[5]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[7]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[6]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~0" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[3]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[2]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~1" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~3" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -359 ps for clock "IFCLK" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 46.4 MHz (period= 21.55 ns)
    Info: + Largest register to register requirement is 7.580 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.572 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.874 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.521 ns) + CELL(0.970 ns) = 4.621 ns; Loc. = LCFF_X33_Y14_N21; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.095 ns) + CELL(0.206 ns) = 5.922 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.048 ns) + CELL(0.206 ns) = 7.176 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 8.479 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 9.302 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 10.874 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.148 ns ( 38.15 % )
                Info: Total interconnect delay = 6.726 ns ( 61.85 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.446 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.109 ns) + CELL(0.970 ns) = 4.209 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.613 ns) + CELL(0.970 ns) = 5.792 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.463 ns) + CELL(0.206 ns) = 6.461 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.351 ns) + CELL(0.206 ns) = 7.754 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.370 ns) + CELL(0.370 ns) = 8.494 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.048 ns) + CELL(0.206 ns) = 9.748 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.051 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 11.874 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.906 ns) + CELL(0.666 ns) = 13.446 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
                Info: Total cell delay = 6.060 ns ( 45.07 % )
                Info: Total interconnect delay = 7.386 ns ( 54.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.473 ns) + CELL(0.206 ns) = 0.679 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 1; COMB Node = 'Mux7~43_RESYN156_BDD157'
        Info: 3: + IC(1.453 ns) + CELL(0.624 ns) = 2.756 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'Mux7~43'
        Info: 4: + IC(2.226 ns) + CELL(0.206 ns) = 5.188 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 1; COMB Node = 'Mux7~44'
        Info: 5: + IC(0.669 ns) + CELL(0.624 ns) = 6.481 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 1; COMB Node = 'PCC~10'
        Info: 6: + IC(0.699 ns) + CELL(0.651 ns) = 7.831 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.939 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.419 ns ( 30.47 % )
        Info: Total interconnect delay = 5.520 ns ( 69.53 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 1 path(s). See Report window for details.
Info: Slack time is 29.527 ns for clock "CLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 44.79 MHz (period= 22.326 ns)
    Info: + Largest register to register requirement is 37.466 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.960 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.885 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.832 ns) + CELL(0.370 ns) = 3.187 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.333 ns) + CELL(0.970 ns) = 4.490 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.823 ns) + CELL(0.000 ns) = 5.313 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 6.885 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 2.991 ns ( 43.44 % )
                Info: Total interconnect delay = 3.894 ns ( 56.56 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.845 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.934 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.173 ns) + CELL(0.370 ns) = 4.432 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.091 ns) + CELL(0.624 ns) = 6.147 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.450 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 8.273 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 9.845 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
                Info: Total cell delay = 4.585 ns ( 46.57 % )
                Info: Total interconnect delay = 5.260 ns ( 53.43 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.473 ns) + CELL(0.206 ns) = 0.679 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 1; COMB Node = 'Mux7~43_RESYN156_BDD157'
        Info: 3: + IC(1.453 ns) + CELL(0.624 ns) = 2.756 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'Mux7~43'
        Info: 4: + IC(2.226 ns) + CELL(0.206 ns) = 5.188 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 1; COMB Node = 'Mux7~44'
        Info: 5: + IC(0.669 ns) + CELL(0.624 ns) = 6.481 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 1; COMB Node = 'PCC~10'
        Info: 6: + IC(0.699 ns) + CELL(0.651 ns) = 7.831 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.939 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.419 ns ( 30.47 % )
        Info: Total interconnect delay = 5.520 ns ( 69.53 % )
Info: Slack time is 29.509 ns for clock "PCLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 47.66 MHz (period= 20.982 ns)
    Info: + Largest register to register requirement is 37.448 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.288 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.394 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.337 ns) + CELL(0.370 ns) = 2.702 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.442 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.048 ns) + CELL(0.206 ns) = 4.696 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 5.999 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 8.394 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 3.577 ns ( 42.61 % )
                Info: Total interconnect delay = 4.817 ns ( 57.39 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.682 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.932 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y13_N27; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.732 ns) + CELL(0.370 ns) = 3.999 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.368 ns) + CELL(0.623 ns) = 4.990 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.730 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.048 ns) + CELL(0.206 ns) = 6.984 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 8.287 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.823 ns) + CELL(0.000 ns) = 9.110 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.906 ns) + CELL(0.666 ns) = 10.682 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
                Info: Total cell delay = 5.170 ns ( 48.40 % )
                Info: Total interconnect delay = 5.512 ns ( 51.60 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.473 ns) + CELL(0.206 ns) = 0.679 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 1; COMB Node = 'Mux7~43_RESYN156_BDD157'
        Info: 3: + IC(1.453 ns) + CELL(0.624 ns) = 2.756 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'Mux7~43'
        Info: 4: + IC(2.226 ns) + CELL(0.206 ns) = 5.188 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 1; COMB Node = 'Mux7~44'
        Info: 5: + IC(0.669 ns) + CELL(0.624 ns) = 6.481 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 1; COMB Node = 'PCC~10'
        Info: 6: + IC(0.699 ns) + CELL(0.651 ns) = 7.831 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.939 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.419 ns ( 30.47 % )
        Info: Total interconnect delay = 5.520 ns ( 69.53 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is -47 ps for clock "MCLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 47.79 MHz (period= 20.926 ns)
    Info: + Largest register to register requirement is 7.892 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.260 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 8.779 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.329 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 3.827 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.048 ns) + CELL(0.206 ns) = 5.081 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 6.384 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.823 ns) + CELL(0.000 ns) = 7.207 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.906 ns) + CELL(0.666 ns) = 8.779 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 3.619 ns ( 41.22 % )
                Info: Total interconnect delay = 5.160 ns ( 58.78 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 11.039 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.252 ns; Loc. = LCFF_X32_Y13_N25; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.436 ns) + CELL(0.366 ns) = 4.054 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.370 ns) + CELL(0.366 ns) = 4.790 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 5.347 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 6.087 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.048 ns) + CELL(0.206 ns) = 7.341 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 8.644 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.823 ns) + CELL(0.000 ns) = 9.467 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.906 ns) + CELL(0.666 ns) = 11.039 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
                Info: Total cell delay = 5.115 ns ( 46.34 % )
                Info: Total interconnect delay = 5.924 ns ( 53.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N19; Fanout = 9; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.473 ns) + CELL(0.206 ns) = 0.679 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 1; COMB Node = 'Mux7~43_RESYN156_BDD157'
        Info: 3: + IC(1.453 ns) + CELL(0.624 ns) = 2.756 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 1; COMB Node = 'Mux7~43'
        Info: 4: + IC(2.226 ns) + CELL(0.206 ns) = 5.188 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 1; COMB Node = 'Mux7~44'
        Info: 5: + IC(0.669 ns) + CELL(0.624 ns) = 6.481 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 1; COMB Node = 'PCC~10'
        Info: 6: + IC(0.699 ns) + CELL(0.651 ns) = 7.831 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.939 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.419 ns ( 30.47 % )
        Info: Total interconnect delay = 5.520 ns ( 69.53 % )
Warning: Can't achieve timing requirement Clock Setup: 'MCLK_12MHZ' along 1 path(s). See Report window for details.
Info: Slack time is 11.711 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]"
    Info: Fmax is 109.63 MHz (period= 9.122 ns)
    Info: + Largest register to register requirement is 20.468 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.101 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.559 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.898 ns) + CELL(0.666 ns) = 3.559 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]'
                Info: Total cell delay = 1.661 ns ( 46.67 % )
                Info: Total interconnect delay = 1.898 ns ( 53.33 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 3.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.999 ns) + CELL(0.666 ns) = 3.660 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 45.38 % )
                Info: Total interconnect delay = 1.999 ns ( 54.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(2.071 ns) + CELL(0.370 ns) = 2.441 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~0'
        Info: 3: + IC(2.979 ns) + CELL(0.624 ns) = 6.044 ns; Loc. = LCCOMB_X17_Y4_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector4~1'
        Info: 4: + IC(2.253 ns) + CELL(0.460 ns) = 8.757 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]'
        Info: Total cell delay = 1.454 ns ( 16.60 % )
        Info: Total interconnect delay = 7.303 ns ( 83.40 % )
Info: Slack time is 16.789 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 247.28 MHz (period= 4.044 ns)
    Info: + Largest register to register requirement is 20.581 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.012 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.879 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 62.73 % )
                Info: Total interconnect delay = 1.073 ns ( 37.27 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.430 ns) + CELL(0.202 ns) = 0.632 ns; Loc. = LCCOMB_X8_Y4_N16; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~3'
        Info: 3: + IC(1.427 ns) + CELL(0.206 ns) = 2.265 ns; Loc. = LCCOMB_X16_Y4_N12; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~4'
        Info: 4: + IC(0.672 ns) + CELL(0.855 ns) = 3.792 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.263 ns ( 33.31 % )
        Info: Total interconnect delay = 2.529 ns ( 66.69 % )
Info: Minimum slack time is -6.095 ns for clock "IFCLK" between source register "division:division_phoenix|quotient[1]" and destination register "PCC~reg0"
    Info: + Shortest register to register delay is 4.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 1; REG Node = 'division:division_phoenix|quotient[1]'
        Info: 2: + IC(0.732 ns) + CELL(0.624 ns) = 1.356 ns; Loc. = LCCOMB_X15_Y16_N6; Fanout = 1; COMB Node = 'PCC~2'
        Info: 3: + IC(0.356 ns) + CELL(0.206 ns) = 1.918 ns; Loc. = LCCOMB_X15_Y16_N28; Fanout = 1; COMB Node = 'PCC~3'
        Info: 4: + IC(1.121 ns) + CELL(0.650 ns) = 3.689 ns; Loc. = LCCOMB_X15_Y12_N16; Fanout = 1; COMB Node = 'PCC~4'
        Info: 5: + IC(0.373 ns) + CELL(0.319 ns) = 4.381 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.489 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 1.907 ns ( 42.48 % )
        Info: Total interconnect delay = 2.582 ns ( 57.52 % )
    Info: - Smallest register to register requirement is 10.584 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 10.582 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.446 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.109 ns) + CELL(0.970 ns) = 4.209 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.613 ns) + CELL(0.970 ns) = 5.792 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.463 ns) + CELL(0.206 ns) = 6.461 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.351 ns) + CELL(0.206 ns) = 7.754 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.370 ns) + CELL(0.370 ns) = 8.494 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.048 ns) + CELL(0.206 ns) = 9.748 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.051 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 11.874 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.906 ns) + CELL(0.666 ns) = 13.446 ns; Loc. = LCFF_X15_Y12_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 6.060 ns ( 45.07 % )
                Info: Total interconnect delay = 7.386 ns ( 54.93 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 226; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X15_Y15_N1; Fanout = 1; REG Node = 'division:division_phoenix|quotient[1]'
                Info: Total cell delay = 1.796 ns ( 62.71 % )
                Info: Total interconnect delay = 1.068 ns ( 37.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 374 path(s). See Report window for details.
Info: Minimum slack time is -5.067 ns for clock "CLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS1~reg0"
    Info: + Shortest register to register delay is 1.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(1.501 ns) + CELL(0.206 ns) = 1.707 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'DFS1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.815 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
        Info: Total cell delay = 0.314 ns ( 17.30 % )
        Info: Total interconnect delay = 1.501 ns ( 82.70 % )
    Info: - Smallest register to register requirement is 6.882 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.880 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 11.066 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.934 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.173 ns) + CELL(0.370 ns) = 4.432 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.091 ns) + CELL(0.624 ns) = 6.147 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.450 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.438 ns) + CELL(0.206 ns) = 8.094 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 7: + IC(0.374 ns) + CELL(0.366 ns) = 8.834 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.695 ns) + CELL(0.000 ns) = 9.529 ns; Loc. = CLKCTRL_G5; Fanout = 269; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.871 ns) + CELL(0.666 ns) = 11.066 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
                Info: Total cell delay = 5.157 ns ( 46.60 % )
                Info: Total interconnect delay = 5.909 ns ( 53.40 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 4.186 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.832 ns) + CELL(0.370 ns) = 3.187 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.186 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 2.021 ns ( 48.28 % )
                Info: Total interconnect delay = 2.165 ns ( 51.72 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 465 path(s). See Report window for details.
Info: Minimum slack time is -4.395 ns for clock "PCLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS1~reg0"
    Info: + Shortest register to register delay is 1.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(1.501 ns) + CELL(0.206 ns) = 1.707 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'DFS1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.815 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
        Info: Total cell delay = 0.314 ns ( 17.30 % )
        Info: Total interconnect delay = 1.501 ns ( 82.70 % )
    Info: - Smallest register to register requirement is 6.210 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.208 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 11.903 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.932 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y13_N27; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.732 ns) + CELL(0.370 ns) = 3.999 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.368 ns) + CELL(0.623 ns) = 4.990 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 5.730 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.048 ns) + CELL(0.206 ns) = 6.984 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 8.287 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.438 ns) + CELL(0.206 ns) = 8.931 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 9.671 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.695 ns) + CELL(0.000 ns) = 10.366 ns; Loc. = CLKCTRL_G5; Fanout = 269; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.871 ns) + CELL(0.666 ns) = 11.903 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
                Info: Total cell delay = 5.742 ns ( 48.24 % )
                Info: Total interconnect delay = 6.161 ns ( 51.76 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 5.695 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.337 ns) + CELL(0.370 ns) = 2.702 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 3.442 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.048 ns) + CELL(0.206 ns) = 4.696 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 5.695 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 2.607 ns ( 45.78 % )
                Info: Total interconnect delay = 3.088 ns ( 54.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 294 path(s). See Report window for details.
Info: Minimum slack time is -4.367 ns for clock "MCLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS1~reg0"
    Info: + Shortest register to register delay is 1.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(1.501 ns) + CELL(0.206 ns) = 1.707 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'DFS1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.815 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
        Info: Total cell delay = 0.314 ns ( 17.30 % )
        Info: Total interconnect delay = 1.501 ns ( 82.70 % )
    Info: - Smallest register to register requirement is 6.182 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.180 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 12.260 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.252 ns; Loc. = LCFF_X32_Y13_N25; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.436 ns) + CELL(0.366 ns) = 4.054 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.370 ns) + CELL(0.366 ns) = 4.790 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 5.347 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 6.087 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.048 ns) + CELL(0.206 ns) = 7.341 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 8.644 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.438 ns) + CELL(0.206 ns) = 9.288 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 10: + IC(0.374 ns) + CELL(0.366 ns) = 10.028 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.695 ns) + CELL(0.000 ns) = 10.723 ns; Loc. = CLKCTRL_G5; Fanout = 269; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.871 ns) + CELL(0.666 ns) = 12.260 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 3; REG Node = 'DFS1~reg0'
                Info: Total cell delay = 5.687 ns ( 46.39 % )
                Info: Total interconnect delay = 6.573 ns ( 53.61 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 6.080 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.329 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 3.087 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.370 ns) + CELL(0.370 ns) = 3.827 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.048 ns) + CELL(0.206 ns) = 5.081 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 6.080 ns; Loc. = LCFF_X33_Y10_N11; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 2.649 ns ( 43.57 % )
                Info: Total interconnect delay = 3.431 ns ( 56.43 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 288 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y10_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~18'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y10_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.559 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.898 ns) + CELL(0.666 ns) = 3.559 ns; Loc. = LCFF_X13_Y10_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 46.67 % )
                Info: Total interconnect delay = 1.898 ns ( 53.33 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.559 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.898 ns) + CELL(0.666 ns) = 3.559 ns; Loc. = LCFF_X13_Y10_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 46.67 % )
                Info: Total interconnect delay = 1.898 ns ( 53.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.205 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.747 ns) + CELL(0.460 ns) = 1.207 ns; Loc. = LCFF_X8_Y4_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.11 % )
        Info: Total interconnect delay = 0.747 ns ( 61.89 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X8_Y4_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 8.826 ns
    Info: + Longest pin to register delay is 11.670 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
        Info: 2: + IC(6.370 ns) + CELL(0.651 ns) = 8.026 ns; Loc. = LCCOMB_X4_Y9_N16; Fanout = 1; COMB Node = 'SLWR~7'
        Info: 3: + IC(0.410 ns) + CELL(0.650 ns) = 9.086 ns; Loc. = LCCOMB_X4_Y9_N0; Fanout = 1; COMB Node = 'SLWR~8'
        Info: 4: + IC(1.852 ns) + CELL(0.624 ns) = 11.562 ns; Loc. = LCCOMB_X4_Y9_N12; Fanout = 1; COMB Node = 'SLWR~11'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.670 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 3.038 ns ( 26.03 % )
        Info: Total interconnect delay = 8.632 ns ( 73.97 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.804 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 226; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.872 ns) + CELL(0.666 ns) = 2.804 ns; Loc. = LCFF_X4_Y9_N13; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 64.05 % )
        Info: Total interconnect delay = 1.008 ns ( 35.95 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43" is 22.436 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 12.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.109 ns) + CELL(0.970 ns) = 4.209 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.613 ns) + CELL(0.970 ns) = 5.792 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.463 ns) + CELL(0.206 ns) = 6.461 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.351 ns) + CELL(0.206 ns) = 7.754 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.370 ns) + CELL(0.370 ns) = 8.494 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.048 ns) + CELL(0.206 ns) = 9.748 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.480 ns) + CELL(0.000 ns) = 11.228 ns; Loc. = CLKCTRL_G7; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.885 ns) + CELL(0.666 ns) = 12.779 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43'
        Info: Total cell delay = 5.090 ns ( 39.83 % )
        Info: Total interconnect delay = 7.689 ns ( 60.17 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~16_OTERM43'
        Info: 2: + IC(0.477 ns) + CELL(0.651 ns) = 1.128 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 4; COMB Node = 'LessThan0~1'
        Info: 3: + IC(1.510 ns) + CELL(0.615 ns) = 3.253 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 4: + IC(2.984 ns) + CELL(3.116 ns) = 9.353 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 4.382 ns ( 46.85 % )
        Info: Total interconnect delay = 4.971 ns ( 53.15 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.565 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.474 ns) + CELL(3.076 ns) = 11.565 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 35.37 % )
    Info: Total interconnect delay = 7.474 ns ( 64.63 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "IFCLK") is 4.404 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 13.427 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.109 ns) + CELL(0.970 ns) = 4.209 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.613 ns) + CELL(0.970 ns) = 5.792 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.463 ns) + CELL(0.206 ns) = 6.461 ns; Loc. = LCCOMB_X32_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 7.197 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.351 ns) + CELL(0.206 ns) = 7.754 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.370 ns) + CELL(0.370 ns) = 8.494 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.048 ns) + CELL(0.206 ns) = 9.748 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.051 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 11.874 ns; Loc. = CLKCTRL_G4; Fanout = 143; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 11: + IC(0.887 ns) + CELL(0.666 ns) = 13.427 ns; Loc. = LCFF_X21_Y8_N29; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 6.060 ns ( 45.13 % )
        Info: Total interconnect delay = 7.367 ns ( 54.87 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(5.981 ns) + CELL(0.206 ns) = 7.172 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 1; COMB Node = 'Tx_q~1'
        Info: 3: + IC(1.843 ns) + CELL(0.206 ns) = 9.221 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.329 ns; Loc. = LCFF_X21_Y8_N29; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.505 ns ( 16.13 % )
        Info: Total interconnect delay = 7.824 ns ( 83.87 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 148 megabytes
    Info: Processing ended: Sat Apr 18 16:13:21 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


