INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/divider_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_pivot'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sources_1/new/top_pivot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_pivot'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/sim_1/new/top_pivot_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_pivot_tb'
