// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "product_dense_ap_fixed_ap_fixed_ap_fixed_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_logic_1 = sc_dt::Log_1;
const bool product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_boolean_1 = true;
const bool product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_boolean_0 = false;
const sc_lv<32> product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_lv32_10 = "10000";
const sc_lv<32> product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_lv32_2E = "101110";
const sc_logic product_dense_ap_fixed_ap_fixed_ap_fixed_s::ap_const_logic_0 = sc_dt::Log_0;

product_dense_ap_fixed_ap_fixed_ap_fixed_s::product_dense_ap_fixed_ap_fixed_ap_fixed_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    myproject_axi_mul_32s_15s_47_5_1_U17 = new myproject_axi_mul_32s_15s_47_5_1<1,5,32,15,47>("myproject_axi_mul_32s_15s_47_5_1_U17");
    myproject_axi_mul_32s_15s_47_5_1_U17->clk(ap_clk);
    myproject_axi_mul_32s_15s_47_5_1_U17->reset(ap_rst);
    myproject_axi_mul_32s_15s_47_5_1_U17->din0(a_V_int_reg);
    myproject_axi_mul_32s_15s_47_5_1_U17->din1(w_V_int_reg);
    myproject_axi_mul_32s_15s_47_5_1_U17->ce(ap_var_for_const0);
    myproject_axi_mul_32s_15s_47_5_1_U17->dout(grp_fu_34_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter4);

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( grp_fu_34_p2 );

    SC_THREAD(thread_ap_var_for_const0);

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "product_dense_ap_fixed_ap_fixed_ap_fixed_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, a_V, "(port)a_V");
    sc_trace(mVcdFile, w_V, "(port)w_V");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter2, "ap_block_state3_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter3, "ap_block_state4_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter4, "ap_block_state5_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, grp_fu_34_p2, "grp_fu_34_p2");
    sc_trace(mVcdFile, a_V_int_reg, "a_V_int_reg");
    sc_trace(mVcdFile, w_V_int_reg, "w_V_int_reg");
#endif

    }
}

product_dense_ap_fixed_ap_fixed_ap_fixed_s::~product_dense_ap_fixed_ap_fixed_ap_fixed_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete myproject_axi_mul_32s_15s_47_5_1_U17;
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_clk_no_reset_() {
    a_V_int_reg = a_V.read();
    w_V_int_reg = w_V.read();
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_state3_pp0_stage0_iter2() {
    ap_block_state3_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_state4_pp0_stage0_iter3() {
    ap_block_state4_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_block_state5_pp0_stage0_iter4() {
    ap_block_state5_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void product_dense_ap_fixed_ap_fixed_ap_fixed_s::thread_ap_return() {
    ap_return = grp_fu_34_p2.read().range(46, 16);
}

}

