行政院國家科學委員會補助專題研究計畫 □期中進度報告■期末報告
高階浮接阻抗器及導納器之合成演算法研究
計畫類別：■個別型計畫 □整合型計畫
計畫編號：NSC 100－2221－E－033－053－
執行期間：100 年 8 月 1日至 101 年 7 月 31 日
執行機構及系所：中原大學電子工程學系
計畫主持人：洪君維
共同主持人：
計畫參與人員：王昭仁、楊敦益、郭逸興
本計畫除繳交成果報告外，另須繳交以下出國報告：
□赴國外移地研究心得報告
□赴大陸地區移地研究心得報告
■出席國際學術會議心得報告及發表之論文
□國際合作研究計畫國外研究報告
處理方式：除列管計畫及下列情形者外，得立即公開查詢
□涉及專利或其他智慧財產權，□一年□二年後可公開查詢
中 華 民 國 101 年 7月 31 日
中英文摘要及關鍵詞
中文摘要
本計畫中提出了兩種電路結構，使用電流傳輸器 CCs(current conveyors)以實現通用型高階接地導
納器。通用型高階浮接導納器亦可從通用型高階接地導納器實現。導納器結構是用數學分析合成方法
所設計出來的。通用型 n階接地導納模擬器需要 2n+1 個電流傳輸器 CCS，2n+1個接地電阻和 n個接
地電容器。通用型 n階浮接導納模擬器需要 2n+2個電流傳輸器 CCS，2n+1個電阻和 n個接地電容。
通用型高階電壓模式和電流模式濾波器可以很容易地藉由建議的接地導納器獲得。電壓模式三階全
通、高通和低通濾波器使用接地阻抗器和電壓模式三階高通濾波器使用浮接阻抗器來設計，並驗證這
個合成方法。
Abstract
This project proposes two circuit structures to realize general high-order grounded immittances using
current conveyors (CCs). The general high-order floating immittances can also be obtained from the proposed
general high-order grounded immittances with some circuit modifications. The proposed immittance
structures are designed based on an analytical synthesis method. General nth-order grounded immittance
function required 2n+1 CCs, 2n+1 grounded resistors and n grounded capacitors. General nth-order floating
immittance function required 2n+2 CCs, 2n+1 resistors and n grounded capacitors. General high-order
voltage-mode and current-mode filters can be easily obtained from the proposed grounded immittances. The
voltage-mode third-order allpass, highpass and lowpass filters using the proposed grounded impedances as
basic building blocks and a voltage-mode third-order highpass filter using the proposed floating impedance as
basic building block are simulated to verify the synthesis method.
關鍵字：導納器，合成器，類比電路設計，電流傳輸器，主動濾波器。
Key words: Immittance, Synthesis, Analog circuit design, Current conveyor, Active filter
II
utility of the proposed grounded and floating immittances.
2. New analytical synthesis method
This section describes a new analytical synthesis method for the realization of the general high-order
immittance functions. The method is based on the analytical decomposition of a single general nth-order
immittance function into n first-order integrator functions and one summation function produced following
the applications of some algebraic manipulation operations.
The active components used in the design of general high-order grounded and floating immittance
structures are second-generation current conveyor (CCII) [17] and differential voltage current conveyor
(DVCC) [18-19]. The terminal characteristic of the multi-output CCII can be described by the following
matrix equation:
(1)
The terminal characteristic of the DVCC can be described by the following matrix equation:
(2)
where the plus and minus signs indicate whether the DVCC is configured as a non-inverting or inverting
circuit, termed DVCC+ or DVCC-.
2



























































zn
z
zm
z
x
y
zn
z
zm
z
x
y
v
v
v
v
i
v
i
i
i
i
v
i
...
...
0...00...010
........................
0...00...010
0...00...010
........................
0...00...010
0...00...001
0...00...000
...
...
1
1
1
1

























z
x
y
y
z
x
y
y
v
i
v
v
i
v
i
i
2
1
2
1
0100
0011
0000
0000
s
iv
b
a
v
b
b
v ininoutout
1)]([
2
2
1
2
1
2  (9-2)
…
s
iv
b
a
v
b
b
v inin
n
n
nout
n
n
nout
1)]([
1
1
)2(
1
2
)1( 





 (9-n-1)
0)()1(1  inin
n
n
nout
n
n iv
b
a
v
b
b (9-n)
Equation (9-1) represents a current summation circuit and followed by an integrator. The CCIIs based
circuit in Fig. 1 can be used to implement equation (9-1).
From equation (8), n+1 input current signals, iin, are required to implement the nth-order general
immittance function. The multi-output CCII circuit in Fig. 2 can be used to duplicate the input current signal
into multiple plus or minus type current outputs.
Using similar circuits of Figs. 1 and 2 to implement equation (9) yields the general nth-order grounded
immittance function structure in Fig. 3. The proposed general grounded nth-order immittance function
structure requires 2n+1 CCIIs, 2n+1 grounded resistors and n grounded capacitors. The design of using only
grounded type passive components is attractive in integrated circuit implementation [14-16]. The proposed
synthesis method uses equal capacitances. The use of equal capacitances eliminates the discrete tuning of
capacitances in integrated circuit fabrication.
In some applications of immittance, the coefficients of the immittance functions need to be zero or
negative [20-22]. Consider the grounded immittance function in equation (3). If the bj coefficient is zero, from
equation (4)
00  jjinjinjj sbisisb (10)
Thus, bj coefficient is zero can also be reached by eliminating the input current iin in equation (9-j). So the
CCIIb’s zbj output terminal in Fig. 3 must be eliminated. In this situation, the bj value that is required in the
resistances of Fig. 3 can be set to any appropriate value. If the bj coefficient is negative, the polarity of
CCIIb’s zbj output terminal needs to be changed. If the ai (i n) coefficient is zero, the CCIIai in Fig. 3 must
be eliminated. If the ai (i n) coefficient is negative, the polarity of CCIIai output terminal (zai terminal) needs
to be changed to minus-type. If the an coefficient is zero (an = 0), from equation (9-n)
4
the ai (i n) coefficient is negative, the polarity of DVCCai output terminal (zai terminal) needs to be changed
to minus-type. If the an coefficient is zero (an = 0), from equation (15)
)1(
1
1 
 nout
n
n
in vb
bi (16)
In this situation, the CCIIb in Fig. 6 can be eliminated and uses CCIIcn’s zcn output terminals to feedback
all iin1 current signals. Fig. 7 is the resulting circuit to realize the floating immittance function
(17)
In Fig. 7, if bj (j n) coefficient is zero, the CCIIcn’s zcnj output terminal must be eliminated. In this
situation, the bj value that is required in the resistances of Fig. 7 can be set to any appropriate value. If the bn
coefficient is positive and the bj (j n) coefficient is negative, the polarity of CCIIcn’s zcnj output terminal
needs to be changed to plus-type. If the bn coefficient is negative, the CCIIcn’s zcnn output terminal needs to be
changed to plus-type and the CCIIcn’s zcn(n+1) output terminal needs to be changed to minus-type. In this
situation (bn < 0), if the bj (j n) coefficient is positive, the polarity of CCIIcn’s zcnj output terminal is
plus-type; if the bj (j n) coefficient is negative, the polarity of CCIIcn’s zcnj output terminal is minus-type.
utility of the proposed grounded and floating immittances.
3. Voltage-mode and current-mode general high-order filters
From the proposed grounded general high-order immittance structure. The general high-order
voltage-mode filter can be obtained from Fig. 8. The transfer function of Fig. 8 (a) is
)(1 1 sZRv
v
in
out  (18)
The transfer function of Fig. 8 (b) is
R
sZv
v
in
out
)(
1
2
 (19)
Where Z1(s) can be any open circuit stable impedance function and Z2(s) can be any short circuit stable
impedance function realized from Fig. 3 or Fig. 4.
The general high-order current-mode filter can be obtained from Fig. 9. The transfer function of Fig. 9 (a)
is
)(1 3 sZRi
i
in
out  (20)
6
01
2
2
2
2
1
1
01
2
2
2
2
1
1
1
21
...
...
asasasasa
bsbsbsbsbsb
i
vv
n
n
n
n
n
n
n
n
n
n
in
inin

 







realized by the CMOS implementation in Fig. 11 [24] using TSMC 0.18μm level 49 CMOS technology
process parameters. The aspect ratios of the MOS transistors are given in Table 1. The supply voltages are V+
= +1.25 V, V- = -1.25V, Vb = -0.65V. Fig. 12 represent the simulated frequency responses for the allpass
filter designed with C1 = C2 = C3 = 50pF, R0 = R1 = R4 = R5 = 4k , R2 = 2k and R3 = 1k .
From Fig. 8(a) and Fig. 3, a voltage-mode third-order highpass filter can be obtained in Fig. 13. The
transfer function of Fig. 13 is
32103201
2
3021
3
4321
3
5321
GGGGsGGGCsGGCCsGCCC
sGCCC
v
v
in
out

 (25)
Fig. 14 represent the simulated frequency responses for the highpass filter in Fig. 13 designed with C1 =
C2 = C3 = 50pF, R0 = R1 = R4 = R5 = 4k , R2 = 2k and R3 = 1k .
From Fig. 8(b) and Fig. 4, a voltage-mode third-order lowpass filter can be obtained in Fig. 18. The
transfer function of Fig. 18 is
43214321
2
4321
3
4321
3210
GGGGsGGGCsGGCCsGCCC
GGGG
v
v
in
out
 (26)
The analog layout of proposed third-order highpass filter in Fig. 13 is shown in Fig.15.
The pre-simulation and the post-simulation of amplitude–frequency responses are shown in Fig.16. The
red line is pre-simulation result and the purple line is post-simulation result.
The pre-simulation and the post-simulation of phase–frequency responses are shown in Fig.17. The blue
line is pre-simulation result and the red line is post-simulation result.
Fig. 19 represent the simulated frequency responses for the highpass filter in Fig. 18 designed with C1 =
C2 = C3 = 50pF, R0 = R3 = R4 = 1k , R2 = 2k and R1 = 4k .
A third-order highpass filter can be obtained from the circuit in Fig. 20. Using the proposed floating
impedance function simulator in Fig. 6 to replace the floating impedance in Fig. 21, a voltage-mode
third-order highpass filter can be obtained in Fig. 21. The transfer function of Fig. 21 is
53215321
2
5321
3
4321
3
4321
GGGGsGGGCsGGCCsGCCC
sGCCC
v
v
in
out
 (27)
Fig. 22 represent the simulated frequency responses for the highpass filter in Fig. 21 designed with C1 = C2 =
C3 = 50pF, R1 = 4k , R2 = 2k and R3 = R4 = R5 = 1k .
The analog layout of proposed third-order highpass filter in Fig. 21 is shown in Fig.23.
8
6. Weng, R. M., Lai, J. R., and Lee, M. H. (2000). Realization of nth-order series impedance function using
only (n-1) current-feedback amplifiers. International Journal of Electronics, 87, 63-69.
7. Ohtsuki, H., Kawaoka, S., Miyagawa, S., Ishida, M., and Fukui, Y. (2001). Novel grounded and floating
high order immittance simulators using OTAs and OAs. International Journal of Electronics, 88, 323-331.
8. Wang, H. Y., Chung, H. W., and Huang, W. C. (2002). Realization of an nth-order parallel immittance
function employing only (n - 1) FTFNs. International Journal of Electronics, 89, 645-650.
9. Horng, J. W., Hou, C. L., Chang, C. M., Yang, H., and Shyu, W. T. (2009). Higher-order immittance
functions using current conveyors. Analog Integrated Circuits and Signal Processing, 61, 205-209.
10. Hou, C. L., Chen, R. D., Wu, Y. P., and Hu, P. C. (1993). Realization of grounded and floating immittance
function simulators using current conveyors. International Journal of Electronics, 74, 917-923.
11. Hou, C. L. Hwang, W. J., Shaw, J. J., Huang, C. C., and Chen, Y. H. (2000). CCII-based minimum-phase
floating immittance function simulators employing a current-mode filter. International Journal of
Electronics, 87, 1331-1339.
12. Chang, C. M., and Al-Hashimi, B. M. (2003). Analytical synthesis of current-mode high-order OTA-C
filters. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 50,
1188-1192.
13. Chang, C. M., Hou, C. L., Chung, W. Y., Horng, J. W., and Tu, C. K. (2006). Analytical synthesis of
high-order single-ended-input OTA-grounded C all-pass and band-reject filter structures. IEEE
Transactions on Circuits and Systems I: Regular Papers, 53, 489-498.
14. Chang, C. M., Soliman, A. M., and Swamy, M. N. S. (2007). Analytical synthesis of low-sensitivity
high-order voltage-mode DDCC and FDCCII-grounded R and C all-pass filter structures. IEEE
Transactions on Circuits and Systems I: Regular Papers, 54, 1430-1443.
15. Bhushan, M., and Newcomb, R. W. (1967). Grounding of capacitors in integrated Circuits. Electronic
Letters, 3, 148-149.
16. Gupta, S. S., and Senani, R. (2003). Realisation of current-mode SRCOs using all grounded passive
elements. Frequenz, 57, 26-37.
17. Sedra A., and Smith, K. C. (1970). A second-generation current conveyor and its applications. IEEE Trans.
Circuit Theory, 17, 132–134.
18. Pal, K. (1989). Modified current conveyors and their applications. Microelectronics Journal, 20, 37-40.
10
Fig. 3 Grounded general nth-order immittance function structure while 0na .
11
Fig. 4 Grounded general nth-order immittance function structure while 0na .
Fig. 5 CCIIs based circuit to realize the equation (15).
12
y
za0+
x
0
0
a
b
y
x
vin
1
1
a
b
y
x
vout0
0
1
b
b
y
x
2
2
a
b
vout1
11
y
x
1
2
b
b 1
y
x
2
1


n
n
b
b
vout(n-1)
1
y
x
1n
n
b
b
y
x
1
1


n
n
a
b
n
n
a
b
y
zbo
+
x
iin
zb1
+zb2+
zbn-
zb(n-1)
+
za1+ za2+ za(n-1)
+
zc1+
zc2+ zc(n-1)
+
zcn-
(CCIIa1
) (CCIIa2) (CCIIa(n-1))
(CCIIc1
) (CCIIc2)
(CCIIc(n-1
)) (CCIIcn)
(CCIIa0
)
(CCIIb
)
vout2
y
za0+
x
0
0
a
b
y
x
vin
1
1
a
b
y
x
vout0
0
1
b
b
y
x
2
2
a
b
vout1
11
y
x
1
2
b
b 1
y
x
2
1


n
n
b
b
vout(n-1)
1
y x
1n
n
b
b
y
x
1
1


n
n
a
b
iin
za1+ za2+ za(n-1)
+
zc1+
zc2+ zc(n-1)
+ zcn(n-1)-
(CCIIa1
) (CCIIa2)
(CCIIa(n-1)
)
(CCIIc1
) (CCIIc2)
(CCIIc(n-1)
) (CCIIcn
)
(CCIIa0
)
vout2
zcn2-
zcnn-
zcn1-
zcn0
-
vin1
vout(n-1)
y
x
1n
n
b
b
n
n
a
b
y
x
zbn-
zcn-
(CCIIb)
(CCIIcn)
(CCIIan)
y
xzan+
vin2
iin1
Fig. 9 General high-order current-mode filter.
Fig. 10 Third-order allpass filter.
Fig. 11 CMOS realization of the multi-output CCII.
14
iin
Z3(s)
y
x
z+
R
iout
(CCII)
iin
Z4(s)
y
x
z+
R
iout
(CCII)
Fig. 9(a) Fig. 9(b)
y
za0+x
vin
y
xR0
C1 y
x
y
x
y
zbo+x
zb1-
zb2+
zb3+
za1+
za2+
zc1+
zc2+
zc3-
C2 C3
R3
R1 R2
y
x
zd+
R5
(CCIIa)(CCIId)
(CCIIc2) (CCIIc3)
(CCIIc1)
(CCIIb)
vout
R4
V+
z+
V-
z-
M14
x
M2
M4
M6
M13
M5
Vb
M3
M9 M10
M1
y
M15 M16
M7
M12
M8 M11
Fig. 14 Simulation frequency responses of the third-order highpass filter in Fig.13.
16
105 106 107
-80
-60
-40
-20
0
20
40
Frequency, Hz
G
a
in
,
 
dB
Theo. Simu.
o o o  Gain
x x x  Phase-.-.-.-
Ph
a
se
,deg
.
120
-180
-120
-60
60
0
Fig. 16 The pre-simulation(red line) and post-simulation(purple line) of amplitude–frequency responses in
Fig.13.
Fig. 17 The pre-simulation(blue line) and post-simulation(red line) of phase–frequency responses in Fig.13.
18
Fig. 21 The realized third-order highpass filter from Fig. 20.
Fig. 22 Simulation frequency responses of the third-order highpass filter in Fig.21.
20
-80
-60
-40
-20
0
20
40
60
Frequency, Hz
G
a
in
,
 
dB
Theo. Simu.
o o o  Gain
x x x  Phase-.-.-.-
210
150
-30
90
-90
-150
30
-210
Ph
a
se
,deg
.
105 106 107
vin
y
x
vout0 vout1
y
x
y
x
y
zbo+x
C2
zb1+
zb2+
zc1+
zc2+
zc3-
C1
zb3-
vout
(CCIIc1)
(CCIIb)
(CCIIc2)
(CCIIc3)
(CCIIa3)
y
xzan+
vout2
R2
R1
C3
R3
R4
R5
Fig. 24 The pre-simulation(blue line) and post-simulation(red line) of amplitude–frequency responses in
fig.21.
Fig. 25 The pre-simulation(blue line) and post-simulation(red line) of phase–frequency responses in Fig.21.
22
國科會補助專題研究計畫項下出席國際學術會議心得報告
日期：100 年 12 月 15 日
一、 參加會議經過
12月 10日 － 上午 07:40點從桃園機場出發，於下午 12:10點到達新加坡。
12月 12日 － 上午 9點至下午 5點參加會議之研討課程，講授者為 Professor
Ming-Dou Ker，講題為 “Advanced ESD protection design in CMOS integrated
circuits”。
12月 13日 － 上午 9點到 10點聽取會議之講演，講授者為 Professor Kaushik
Roy，講題為 “Post-silicon technologies for logic and memory: prospects and
perspective”。 10:30參加 Analog IC (1) 會議，並發表此次受貴會補助之論文
『DDCCs Based Voltage-Mode One Input Five Outputs Biquadratic Filter With High
Input Impedance』。下午 13:30-15:30參加 Analog IC (2) 會議，16:00-18:00參加
Analog IC (3) 會議。
12月 14日 － 上午 9點到 10點聽取會議之講演，講授者為 Professor Simon
Wong，講題為 “Prospect of 3D integrated circuits”。10:10到 11:00聽取會議之講
演，講授者為 Professor Kiyoo Itoh，講題為 “0.5V high-speed circuit designs for
計畫編號 NSC 100－2221－E－033－053－
計畫名稱 高階浮接阻抗器及導納器之合成演算法研究
出國人員
姓名 洪君維
服務機
構及職
稱
中原大學電子系
副教授
會議時間
100 年 12 月 12 日
至
100 年 12 月 14 日
會議地
點
新加坡
會議名稱
(中文)第十三屆國際積體電路研討會(ISIC-2011)
(英文) The 13th International Symposium on Integrated Circuits
(ISIC-2011)
發表論文
題目
(中文)使用差動差分電流傳輸器的高輸入阻抗電壓式一輸入五輸出二
階濾波器
(英文) DDCCs Based Voltage-Mode One Input Five Outputs
Biquadratic Filter With High Input Impedance

ideal DDCC can be characterized by [7]



































x
y3
y2
y1
z
y3
y2
y1
x
I
V
V
V
1000
0000
0000
0000
01　1　1
I
I
I
I
V
(1)
where the plus and minus signs indicate whether the conveyor
is configured as a non-inverting or inverting circuit, termed
DDCC+ or DDCC–.
The proposed configuration is shown in Fig. 1.
The transfer functions can be expressed as
212121
2
21
in
out1
GGGsCCCs
GG
V
V

(2)
212121
2
21
in
out2
GGGsCCCs
GsC
V
V

(3)
212121
2
212121
2
in
out3
GGGsCCCs
GGGsCCCs
V
V


(4)
212121
2
2121
2
in
out4
GGGsCCCs
GGCCs
V
V


(5)
212121
2
21
2
in
out5
GGGsCCCs
CCs
V
V

(6)
From (2-6) it can be seen that a lowpass response
is obtained from Vout1, a bandpass response is
obtained from Vout2, a notch response is obtained
from Vout3, a highpass response is obtained from
Vout4 and an allpass response is obtained from Vout5.
Due to the input voltage signal is connected directly
to the y2 port of the DDCC(1) and the input current
to the y2 port is zero (Iy2 = 0), the circuit has the
feature of high input impedance.
Moreover, the proposed circuit has the following
features: employs the minimum number of passive
components, uses only plus-type DDCCs that
simplify the circuit configuration and using only
grounded capacitors that are attractive for integrated
circuit implementation.
III. Sensitivities Analysis
Taking the non-idealities of the DDCC into
account, the relationship of the terminal voltages
and currents can be rewritten as



































xk
kkk
I
V
V
V
000
0000
0000
0000
0　　
I
I
I
I
V
y3
y2
y1
321
z
y3
y2
y1
x


(7)
where vkk 11 1   and vk1 ( vk1 <<1) denotes the
voltage tracking error from Vy1 terminal to Vx
terminal of the k-th DDCC, vkk 22 1   and
vk 2 ( vk2 <<1) denotes the voltage tracking error
from Vy2 terminal to Vx terminal of the k-th DDCC,
vkk 33 1   and vk3 ( vk3 <<1) denotes the
voltage tracking error from Vy3 terminal to Vx
terminal of the k-th DDCC and k = ki1 and
ki ( ki <<1) denotes the current tracking error of
the k-th DDCC. The denominator of non-ideal
Fig. 1 The proposed high-input impedance
voltage-mode biquadratic filter
V. Conclusion
In this paper, a new single input and five outputs
voltage-mode universal biquadratic filter with high input
impedance is presented. The proposed circuit uses three
plus-type DDCCs, two grounded capacitors and two resistors
and offers following advantages: high input impedance, the
use of only three plus-type DDCCs, the use of only grounded
capacitors, realization of highpass, bandpass, lowpass, notch,
and allpass filters, simultaneously, without component
matching conditions.
Acknowledgements
The National Science Council, Republic of China supported
Fig. 3 (e) Simulated frequency responses of the
proposed highpass filter
╳
: 
V
ph
as
e
□
:V
db
Fig. 3 (d) Simulated frequency responses of the
proposed notch filter
╳
: 
V
ph
as
e
□
:
V
db
Fig. 3 (c) Simulated frequency responses of the
proposed allpass filter
╳
: 
V
ph
as
e
□
:
V
db
Fig. 3 (b) Simulated frequency responses of the
proposed bandpass filter
╳
: 
V
ph
as
e
□
:
V
db
Fig. 3 (a) Simulated frequency responses of the
proposed lowpass filter
╳
: 
V
ph
as
e
□
:
V
db
- 1 -
100 年度專題研究計畫研究成果彙整表 
計畫主持人：洪君維 計畫編號：100-2221-E-033-053- 
計畫名稱：高階浮接阻抗器及導納器之合成演算法研究 
量化 
成果項目 
實際已達
成數（被接
受或已發
表） 
預期總達成
數(含實際
已達成數)
本計畫
實際貢
獻百分
比 
單位 
備註（質化說明：如數
個計畫共同成果、成
果列為該期刊之封面
故事...等） 
期刊論文 0 0 100%  
研究報告 /技術報
告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 5 3 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
國外 論文著作 期刊論文 2 2 90% 篇 [1] Jiun-Wei Horng, 
Chih-Hou Hsu and 
Ching-Yao 
Tseng, ’High Input 
Impedance 
Voltage-Mode 
Universal Biquadratic 
Filters With Three 
Inputs Using Three CCs 
and Grounding 
Capacitors,’ 
Radioengineering, 
vol. 21, no. 1, pp. 
290-296, April 2012. 
(SCI) 
[2] Ji W i
