DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Modulation_test"
duName "sigmaDeltaModulator_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "sineFrequency"
type "real"
value "sineFrequency"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
mwi 0
uid 17156,0
)
(Instance
name "I_filt"
duLibraryName "Filter"
duName "lowpass"
elements [
(GiElement
name "inputBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "outputBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "natural"
value "filterShiftBitNb"
)
]
mwi 0
uid 17776,0
)
(Instance
name "I_modul"
duLibraryName "Modulation"
duName "sigmaDeltaModulator"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "natural"
value "modulatorShiftBitNb"
)
]
mwi 0
uid 17867,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigma@delta@modulator_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigma@delta@modulator_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "nanoTest.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigma@delta@modulator_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigmaDeltaModulator_tb"
)
(vvPair
variable "date"
value "11/07/19"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "sigmaDeltaModulator_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "11/07/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "14:18:39"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Modulation_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../BoardTester_test/concat"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../BoardTester_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Modulation_test/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "sigmaDeltaModulator_tb"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigma@delta@modulator_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Favorites/ElN_local/Labs/ElN_support/SinewaveGenerator/Libs/Modulation_test/hds/sigmaDeltaModulator_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:18:39"
)
(vvPair
variable "unit"
value "sigmaDeltaModulator_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,77000,127000,79000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "108200,77500,123800,78500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,77000,102000,79000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "83750,77350,94250,78650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,83000,102000,85000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,83500,97400,84500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "102000,77000,108000,79000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "102200,77500,107000,78500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,79000,102000,81000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,79500,97400,80500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,79000,81000,81000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,79500,79800,80500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,81000,81000,83000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,81500,79200,82500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "102000,79000,127000,85000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "102200,79200,115400,80200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,81000,102000,83000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,81500,91400,82500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,83000,81000,85000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,83500,80400,84500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "76000,77000,127000,85000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 17156,0
shape (Rectangle
uid 17157,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,64000,118000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 17158,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 17159,0
va (VaSet
font "courier,12,1"
)
xt "36800,71900,49200,73300"
st "Modulation_test"
blo "36800,73100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 17160,0
va (VaSet
font "courier,12,1"
)
xt "36800,73300,58300,74700"
st "sigmaDeltaModulator_tester"
blo "36800,74500"
tm "BlkNameMgr"
)
*15 (Text
uid 17161,0
va (VaSet
font "courier,12,1"
)
xt "36800,74700,43100,76100"
st "I_tester"
blo "36800,75900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17162,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17163,0
text (MLText
uid 17164,0
va (VaSet
font "courier,9,0"
)
xt "36000,76800,61000,79500"
st "clockFrequency = clockFrequency    ( real     )  
sineFrequency  = sineFrequency     ( real     )  
signalBitNb    = signalBitNb       ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "sineFrequency"
type "real"
value "sineFrequency"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
)
)
*16 (Net
uid 17165,0
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 117,0
)
declText (MLText
uid 17166,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL reset      : std_ulogic"
)
)
*17 (Net
uid 17173,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 118,0
)
declText (MLText
uid 17174,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL clock      : std_ulogic"
)
)
*18 (Net
uid 17432,0
decl (Decl
n "parallelIn"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 5
suid 125,0
)
declText (MLText
uid 17433,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25500,900"
st "SIGNAL parallelIn : signed(signalBitNb-1 DOWNTO 0)"
)
)
*19 (Net
uid 17442,0
decl (Decl
n "serialOut"
t "std_ulogic"
o 7
suid 126,0
)
declText (MLText
uid 17443,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL serialOut  : std_ulogic"
)
)
*20 (Net
uid 17528,0
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 127,0
)
declText (MLText
uid 17529,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,15500,900"
st "SIGNAL en         : std_ulogic"
)
)
*21 (Net
uid 17536,0
decl (Decl
n "filterIn"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 3
suid 128,0
)
declText (MLText
uid 17537,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25500,900"
st "SIGNAL filterIn   : signed(signalBitNb-1 DOWNTO 0)"
)
)
*22 (Net
uid 17544,0
decl (Decl
n "filterOut"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 129,0
)
declText (MLText
uid 17545,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,0,25500,900"
st "SIGNAL filterOut  : signed(signalBitNb-1 DOWNTO 0)"
)
)
*23 (HdlText
uid 17552,0
optionalChildren [
*24 (EmbeddedText
uid 17557,0
commentText (CommentText
uid 17558,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 17559,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,29000,86000,35000"
)
oxt "0,0,18000,5000"
text (MLText
uid 17560,0
va (VaSet
font "courier,9,0"
)
xt "70200,29200,85700,31900"
st "
filterIn <= maxAmplitude when serialOut = '1'
  else -maxAmplitude;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 17553,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,28000,86000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 17554,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 17555,0
va (VaSet
)
xt "70400,36000,71600,37000"
st "eb1"
blo "70400,36800"
tm "HdlTextNameMgr"
)
*26 (Text
uid 17556,0
va (VaSet
)
xt "70400,37000,70800,38000"
st "1"
blo "70400,37800"
tm "HdlTextNumberMgr"
)
]
)
)
*27 (SaComponent
uid 17776,0
optionalChildren [
*28 (CptPort
uid 17756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,49625,86000,50375"
)
tg (CPTG
uid 17758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17759,0
va (VaSet
font "courier,9,0"
)
xt "87000,49400,90400,50600"
st "clock"
blo "87000,50400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*29 (CptPort
uid 17760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,51625,86000,52375"
)
tg (CPTG
uid 17762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17763,0
va (VaSet
font "courier,9,0"
)
xt "87000,51400,90300,52600"
st "reset"
blo "87000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*30 (CptPort
uid 17764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,43625,86000,44375"
)
tg (CPTG
uid 17766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17767,0
va (VaSet
font "courier,9,0"
)
xt "87000,43400,91100,44600"
st "filterIn"
blo "87000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "filterIn"
t "signed"
b "(inputBitNb-1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*31 (CptPort
uid 17768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102000,43625,102750,44375"
)
tg (CPTG
uid 17770,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17771,0
va (VaSet
font "courier,9,0"
)
xt "96100,43400,101000,44600"
st "filterOut"
ju 2
blo "101000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "filterOut"
t "signed"
b "(outputBitNb-1 DOWNTO 0)"
o 4
suid 2005,0
)
)
)
*32 (CptPort
uid 17772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,47625,86000,48375"
)
tg (CPTG
uid 17774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17775,0
va (VaSet
font "courier,9,0"
)
xt "87000,47400,88900,48600"
st "en"
blo "87000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 2006,0
)
)
)
]
shape (Rectangle
uid 17777,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "86000,40000,102000,54000"
)
oxt "35000,9000,51000,23000"
ttg (MlTextGroup
uid 17778,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 17779,0
va (VaSet
font "courier,9,1"
)
xt "86050,53800,89350,55000"
st "Filter"
blo "86050,54800"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 17780,0
va (VaSet
font "courier,9,1"
)
xt "86050,55000,90650,56200"
st "lowpass"
blo "86050,56000"
tm "CptNameMgr"
)
*35 (Text
uid 17781,0
va (VaSet
font "courier,9,1"
)
xt "86050,56200,89350,57400"
st "I_filt"
blo "86050,57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17782,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17783,0
text (MLText
uid 17784,0
va (VaSet
font "courier,8,0"
)
xt "86000,57600,110500,60300"
st "inputBitNb  = signalBitNb         ( positive )  
outputBitNb = signalBitNb         ( positive )  
shiftBitNb  = filterShiftBitNb    ( natural  )  "
)
header ""
)
elements [
(GiElement
name "inputBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "outputBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "natural"
value "filterShiftBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 17867,0
optionalChildren [
*37 (CptPort
uid 17847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,49625,54000,50375"
)
tg (CPTG
uid 17849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17850,0
va (VaSet
font "courier,9,0"
)
xt "55000,49400,58400,50600"
st "clock"
blo "55000,50400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*38 (CptPort
uid 17851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,51625,54000,52375"
)
tg (CPTG
uid 17853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17854,0
va (VaSet
font "courier,9,0"
)
xt "55000,51400,58300,52600"
st "reset"
blo "55000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*39 (CptPort
uid 17855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,43625,54000,44375"
)
tg (CPTG
uid 17857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17858,0
va (VaSet
font "courier,9,0"
)
xt "55000,43400,61200,44600"
st "parallelIn"
blo "55000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*40 (CptPort
uid 17859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,43625,70750,44375"
)
tg (CPTG
uid 17861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17862,0
va (VaSet
font "courier,9,0"
)
xt "63600,43400,69000,44600"
st "serialOut"
ju 2
blo "69000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*41 (CptPort
uid 17863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,47625,54000,48375"
)
tg (CPTG
uid 17865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17866,0
va (VaSet
font "courier,9,0"
)
xt "55000,47400,56900,48600"
st "en"
blo "55000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 2005,0
)
)
)
]
shape (Rectangle
uid 17868,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,40000,70000,54000"
)
oxt "35000,9000,51000,23000"
ttg (MlTextGroup
uid 17869,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 17870,0
va (VaSet
font "courier,9,1"
)
xt "54050,53800,60750,55000"
st "Modulation"
blo "54050,54800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 17871,0
va (VaSet
font "courier,9,1"
)
xt "54050,55000,65850,56200"
st "sigmaDeltaModulator"
blo "54050,56000"
tm "CptNameMgr"
)
*44 (Text
uid 17872,0
va (VaSet
font "courier,9,1"
)
xt "54050,56200,58750,57400"
st "I_modul"
blo "54050,57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17873,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17874,0
text (MLText
uid 17875,0
va (VaSet
font "courier,8,0"
)
xt "54000,57600,80000,59400"
st "signalBitNb = signalBitNb            ( positive )  
shiftBitNb  = modulatorShiftBitNb    ( natural  )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "natural"
value "modulatorShiftBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*45 (Wire
uid 17167,0
shape (OrthoPolyLine
uid 17168,0
va (VaSet
vasetType 3
)
xt "52000,52000,53250,64000"
pts [
"53250,52000"
"52000,52000"
"52000,64000"
]
)
start &38
end &12
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 17171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17172,0
va (VaSet
font "courier,12,0"
)
xt "48250,50600,51750,51900"
st "reset"
blo "48250,51600"
tm "WireNameMgr"
)
)
on &16
)
*46 (Wire
uid 17175,0
shape (OrthoPolyLine
uid 17176,0
va (VaSet
vasetType 3
)
xt "50000,50000,53250,64000"
pts [
"53250,50000"
"50000,50000"
"50000,64000"
]
)
start &37
end &12
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 17179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17180,0
va (VaSet
font "courier,12,0"
)
xt "48250,48600,51750,49900"
st "clock"
blo "48250,49600"
tm "WireNameMgr"
)
)
on &17
)
*47 (Wire
uid 17434,0
shape (OrthoPolyLine
uid 17435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,44000,53250,64000"
pts [
"53250,44000"
"44000,44000"
"44000,64000"
]
)
start &39
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17439,0
va (VaSet
font "courier,12,0"
)
xt "44250,42600,51950,43900"
st "parallelIn"
blo "44250,43600"
tm "WireNameMgr"
)
)
on &18
)
*48 (Wire
uid 17444,0
shape (OrthoPolyLine
uid 17445,0
va (VaSet
vasetType 3
)
xt "70750,36000,74000,44000"
pts [
"70750,44000"
"74000,44000"
"74000,36000"
]
)
start &40
end &23
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17449,0
va (VaSet
font "courier,12,0"
)
xt "72000,42600,78300,43900"
st "serialOut"
blo "72000,43600"
tm "WireNameMgr"
)
)
on &19
)
*49 (Wire
uid 17512,0
shape (OrthoPolyLine
uid 17513,0
va (VaSet
vasetType 3
)
xt "82000,50000,85250,50000"
pts [
"85250,50000"
"82000,50000"
]
)
start &28
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 17518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17519,0
va (VaSet
font "courier,12,0"
)
xt "80250,48600,83750,49900"
st "clock"
blo "80250,49600"
tm "WireNameMgr"
)
)
on &17
)
*50 (Wire
uid 17520,0
shape (OrthoPolyLine
uid 17521,0
va (VaSet
vasetType 3
)
xt "82000,52000,85250,52000"
pts [
"85250,52000"
"82000,52000"
]
)
start &29
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 17526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17527,0
va (VaSet
font "courier,12,0"
)
xt "80250,50600,83750,51900"
st "reset"
blo "80250,51600"
tm "WireNameMgr"
)
)
on &16
)
*51 (Wire
uid 17530,0
shape (OrthoPolyLine
uid 17531,0
va (VaSet
vasetType 3
)
xt "82000,48000,85250,48000"
pts [
"85250,48000"
"82000,48000"
]
)
start &32
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17535,0
va (VaSet
font "courier,12,0"
)
xt "82250,46600,83650,47900"
st "en"
blo "82250,47600"
tm "WireNameMgr"
)
)
on &20
)
*52 (Wire
uid 17538,0
shape (OrthoPolyLine
uid 17539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,36000,85250,44000"
pts [
"85250,44000"
"82000,44000"
"82000,36000"
]
)
start &30
end &23
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17543,0
va (VaSet
font "courier,12,0"
)
xt "80000,42600,85600,43900"
st "filterIn"
blo "80000,43600"
tm "WireNameMgr"
)
)
on &21
)
*53 (Wire
uid 17546,0
shape (OrthoPolyLine
uid 17547,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102750,44000,110000,64000"
pts [
"102750,44000"
"110000,44000"
"110000,64000"
]
)
start &31
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17551,0
va (VaSet
font "courier,12,0"
)
xt "104750,42600,111050,43900"
st "filterOut"
blo "104750,43600"
tm "WireNameMgr"
)
)
on &22
)
*54 (Wire
uid 17841,0
shape (OrthoPolyLine
uid 17842,0
va (VaSet
vasetType 3
)
xt "46000,48000,53250,64000"
pts [
"53250,48000"
"46000,48000"
"46000,64000"
]
)
start &41
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17846,0
va (VaSet
font "courier,12,0"
)
xt "49250,46600,50650,47900"
st "en"
blo "49250,47600"
tm "WireNameMgr"
)
)
on &20
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *55 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "29000,19600,38500,21000"
st "Package List"
blo "29000,20800"
)
*57 (MLText
uid 1298,0
va (VaSet
)
xt "29000,21000,47600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*59 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*60 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*61 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*62 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*63 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*64 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "83,39,1348,872"
viewArea "27624,18218,135503,86803"
cachedDiagramExtent "0,0,127000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet P3005 PCL 6 (A303),winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 75
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "29000,19000"
lastUid 18006,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*66 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*67 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*69 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*70 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*72 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*73 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*75 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*76 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*78 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*79 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*81 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*83 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*85 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "29000,26000,37600,27200"
st "Declarations"
blo "29000,27000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "29000,27200,33200,28400"
st "Ports:"
blo "29000,28200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "29000,27200,35000,28400"
st "Pre User:"
blo "29000,28200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "31000,28400,65200,37400"
st "constant clockFrequency: real := 100.0E6;
constant sineFrequency: real := 100.0E3;

constant signalBitNb: positive := 16;
constant modulatorShiftBitNb: natural := 2;
constant filterShiftBitNb: natural := 0;

constant maxAmplitude: signed(signalBitNb-1 downto 0) :=
  to_signed(2**(signalBitNb-1)*15/16, signalBitNb);"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "29000,27200,40000,28400"
st "Diagram Signals:"
blo "29000,28200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "29000,27200,36300,28400"
st "Post User:"
blo "29000,28200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "31000,41600,31000,41600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 130,0
usingSuid 1
emptyRow *86 (LEmptyRow
)
uid 3310,0
optionalChildren [
*87 (RefLabelRowHdr
)
*88 (TitleRowHdr
)
*89 (FilterRowHdr
)
*90 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*91 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*92 (GroupColHdr
tm "GroupColHdrMgr"
)
*93 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*94 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*95 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*96 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*97 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*98 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 117,0
)
)
uid 17229,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 118,0
)
)
uid 17231,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "parallelIn"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 5
suid 125,0
)
)
uid 17440,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "serialOut"
t "std_ulogic"
o 7
suid 126,0
)
)
uid 17450,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 127,0
)
)
uid 17586,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "filterIn"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 3
suid 128,0
)
)
uid 17588,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "filterOut"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 129,0
)
)
uid 17590,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*106 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *107 (MRCItem
litem &86
pos 7
dimension 20
)
uid 3325,0
optionalChildren [
*108 (MRCItem
litem &87
pos 0
dimension 20
uid 3326,0
)
*109 (MRCItem
litem &88
pos 1
dimension 23
uid 3327,0
)
*110 (MRCItem
litem &89
pos 2
hidden 1
dimension 20
uid 3328,0
)
*111 (MRCItem
litem &99
pos 0
dimension 20
uid 17230,0
)
*112 (MRCItem
litem &100
pos 1
dimension 20
uid 17232,0
)
*113 (MRCItem
litem &101
pos 2
dimension 20
uid 17441,0
)
*114 (MRCItem
litem &102
pos 3
dimension 20
uid 17451,0
)
*115 (MRCItem
litem &103
pos 4
dimension 20
uid 17587,0
)
*116 (MRCItem
litem &104
pos 5
dimension 20
uid 17589,0
)
*117 (MRCItem
litem &105
pos 6
dimension 20
uid 17591,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*118 (MRCItem
litem &90
pos 0
dimension 20
uid 3330,0
)
*119 (MRCItem
litem &92
pos 1
dimension 50
uid 3331,0
)
*120 (MRCItem
litem &93
pos 2
dimension 100
uid 3332,0
)
*121 (MRCItem
litem &94
pos 3
dimension 50
uid 3333,0
)
*122 (MRCItem
litem &95
pos 4
dimension 100
uid 3334,0
)
*123 (MRCItem
litem &96
pos 5
dimension 100
uid 3335,0
)
*124 (MRCItem
litem &97
pos 6
dimension 50
uid 3336,0
)
*125 (MRCItem
litem &98
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *126 (LEmptyRow
)
uid 3339,0
optionalChildren [
*127 (RefLabelRowHdr
)
*128 (TitleRowHdr
)
*129 (FilterRowHdr
)
*130 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*131 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*132 (GroupColHdr
tm "GroupColHdrMgr"
)
*133 (NameColHdr
tm "GenericNameColHdrMgr"
)
*134 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*135 (InitColHdr
tm "GenericValueColHdrMgr"
)
*136 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*137 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*138 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *139 (MRCItem
litem &126
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*140 (MRCItem
litem &127
pos 0
dimension 20
uid 3354,0
)
*141 (MRCItem
litem &128
pos 1
dimension 23
uid 3355,0
)
*142 (MRCItem
litem &129
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*143 (MRCItem
litem &130
pos 0
dimension 20
uid 3358,0
)
*144 (MRCItem
litem &132
pos 1
dimension 50
uid 3359,0
)
*145 (MRCItem
litem &133
pos 2
dimension 100
uid 3360,0
)
*146 (MRCItem
litem &134
pos 3
dimension 100
uid 3361,0
)
*147 (MRCItem
litem &135
pos 4
dimension 50
uid 3362,0
)
*148 (MRCItem
litem &136
pos 5
dimension 50
uid 3363,0
)
*149 (MRCItem
litem &137
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
