/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.1.56
Hash     : 405a8db
Date     : Sep  3 2024
Type     : Production
Log Time   : Mon Sep  9 16:30:58 2024 GMT
#Timing report of worst 70 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 10

#Path 1
Startpoint: clk_count[22].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[23].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[22].C[0] (dffre at (48,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[22].Q[0] (dffre at (48,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li23_li23.in[5] (.names at (48,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.017     0.892
$abc$1735$li23_li23.out[0] (.names at (48,31))                        0.000     0.892
| (intra 'clb' routing)                                               0.000     0.892
clk_count[23].D[0] (dffre at (48,31))                                 0.000     0.892
data arrival time                                                               0.892

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[23].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.892
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.141


#Path 2
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
state.C[0] (dffre at (49,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$li4_li4.in[0] (.names at (49,43))                          0.000     0.874
| (primitive '.names' combinational delay)                           0.017     0.892
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     0.892
| (intra 'clb' routing)                                              0.000     0.892
state.D[0] (dffre at (49,43))                                        0.000     0.892
data arrival time                                                              0.892

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
state.C[0] (dffre at (49,43))                                        0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              0.892
------------------------------------------------------------------------------------
slack (MET)                                                                    0.141


#Path 3
Startpoint: clk_count[8].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[12].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[8].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li12_li12.in[4] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.039     0.913
$abc$1735$li12_li12.out[0] (.names at (49,31))                        0.000     0.913
| (intra 'clb' routing)                                               0.000     0.913
clk_count[12].D[0] (dffre at (49,31))                                 0.000     0.913
data arrival time                                                               0.913

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[12].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.913
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.162


#Path 4
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[1].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li01_li01.in[0] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li01_li01.out[0] (.names at (50,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[1].D[0] (dffre at (50,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 5
Startpoint: clk_count[8].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[9].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[8].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li09_li09.in[3] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li09_li09.out[0] (.names at (49,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[9].D[0] (dffre at (49,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[9].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 6
Startpoint: clk_count[8].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[8].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[8].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li08_li08.in[1] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li08_li08.out[0] (.names at (49,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[8].D[0] (dffre at (49,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 7
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[2].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li02_li02.in[0] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li02_li02.out[0] (.names at (49,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[2].D[0] (dffre at (49,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 8
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[3].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li03_li03.in[2] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li03_li03.out[0] (.names at (50,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[3].D[0] (dffre at (50,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 9
Startpoint: clk_count[1].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[4].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[1].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li04_li04.in[2] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li04_li04.out[0] (.names at (50,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[4].D[0] (dffre at (50,31))                                  0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 10
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[1].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$li1_li1.in[1] (.names at (49,43))                          0.000     0.874
| (primitive '.names' combinational delay)                           0.065     0.939
$abc$1879$li1_li1.out[0] (.names at (49,43))                         0.000     0.939
| (intra 'clb' routing)                                              0.000     0.939
led[1].D[0] (dffre at (49,43))                                 0.000     0.939
data arrival time                                                              0.939

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[1].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              0.939
------------------------------------------------------------------------------------
slack (MET)                                                                    0.188


#Path 11
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[2].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$li2_li2.in[2] (.names at (49,43))                          0.000     0.874
| (primitive '.names' combinational delay)                           0.065     0.939
$abc$1879$li2_li2.out[0] (.names at (49,43))                         0.000     0.939
| (intra 'clb' routing)                                              0.000     0.939
led[2].D[0] (dffre at (49,43))                                 0.000     0.939
data arrival time                                                              0.939

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[2].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              0.939
------------------------------------------------------------------------------------
slack (MET)                                                                    0.188


#Path 12
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[3].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$li3_li3.in[2] (.names at (49,43))                          0.000     0.874
| (primitive '.names' combinational delay)                           0.065     0.939
$abc$1879$li3_li3.out[0] (.names at (49,43))                         0.000     0.939
| (intra 'clb' routing)                                              0.000     0.939
led[3].D[0] (dffre at (49,43))                                 0.000     0.939
data arrival time                                                              0.939

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[3].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              0.939
------------------------------------------------------------------------------------
slack (MET)                                                                    0.188


#Path 13
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : led[0].D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$li0_li0.in[1] (.names at (49,43))                          0.000     0.874
| (primitive '.names' combinational delay)                           0.065     0.939
$abc$1879$li0_li0.out[0] (.names at (49,43))                         0.000     0.939
| (intra 'clb' routing)                                              0.000     0.939
led[0].D[0] (dffre at (49,43))                                 0.000     0.939
data arrival time                                                              0.939

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              0.939
------------------------------------------------------------------------------------
slack (MET)                                                                    0.188


#Path 14
Startpoint: clk_count[8].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[11].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[8].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li11_li11.in[3] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li11_li11.out[0] (.names at (49,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[11].D[0] (dffre at (49,31))                                 0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[11].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 15
Startpoint: clk_count[8].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[10].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[8].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li10_li10.in[3] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.065     0.939
$abc$1735$li10_li10.out[0] (.names at (49,31))                        0.000     0.939
| (intra 'clb' routing)                                               0.000     0.939
clk_count[10].D[0] (dffre at (49,31))                                 0.000     0.939
data arrival time                                                               0.939

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[10].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 16
Startpoint: clk_count[15].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[15].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[15].C[0] (dffre at (48,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[15].Q[0] (dffre at (48,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li15_li15.in[0] (.names at (48,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.073     0.947
$abc$1735$li15_li15.out[0] (.names at (48,31))                        0.000     0.947
| (intra 'clb' routing)                                               0.000     0.947
clk_count[15].D[0] (dffre at (48,31))                                 0.000     0.947
data arrival time                                                               0.947

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[15].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.947
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.196


#Path 17
Startpoint: clk_count[0].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[0].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[0].Q[0] (dffre at (50,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li00_li00.in[1] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.099     0.973
$abc$1735$li00_li00.out[0] (.names at (50,31))                        0.000     0.973
| (intra 'clb' routing)                                               0.000     0.973
clk_count[0].D[0] (dffre at (50,31))                                  0.000     0.973
data arrival time                                                               0.973

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 18
Startpoint: clk_count[6].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[6].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[6].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li06_li06.in[0] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.101     0.976
$abc$1735$li06_li06.out[0] (.names at (49,31))                        0.000     0.976
| (intra 'clb' routing)                                               0.000     0.976
clk_count[6].D[0] (dffre at (49,31))                                  0.000     0.976
data arrival time                                                               0.976

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.225


#Path 19
Startpoint: clk_count[6].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[7].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[6].Q[0] (dffre at (49,31)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li07_li07.in[2] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.101     0.976
$abc$1735$li07_li07.out[0] (.names at (49,31))                        0.000     0.976
| (intra 'clb' routing)                                               0.000     0.976
clk_count[7].D[0] (dffre at (49,31))                                  0.000     0.976
data arrival time                                                               0.976

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[7].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.225


#Path 20
Startpoint: clk_count[21].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[22].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[21].Q[0] (dffre at (48,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li22_li22.in[3] (.names at (48,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.101     0.976
$abc$1735$li22_li22.out[0] (.names at (48,31))                        0.000     0.976
| (intra 'clb' routing)                                               0.000     0.976
clk_count[22].D[0] (dffre at (48,31))                                 0.000     0.976
data arrival time                                                               0.976

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[22].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.225


#Path 21
Startpoint: clk_count[21].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[21].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[21].Q[0] (dffre at (48,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li21_li21.in[0] (.names at (48,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.101     0.976
$abc$1735$li21_li21.out[0] (.names at (48,31))                        0.000     0.976
| (intra 'clb' routing)                                               0.000     0.976
clk_count[21].D[0] (dffre at (48,31))                                 0.000     0.976
data arrival time                                                               0.976

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.225


#Path 22
Startpoint: clk_count[14].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[14].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[14].C[0] (dffre at (48,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[14].Q[0] (dffre at (48,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li14_li14.in[0] (.names at (48,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.144     1.018
$abc$1735$li14_li14.out[0] (.names at (48,31))                        0.000     1.018
| (intra 'clb' routing)                                               0.000     1.018
clk_count[14].D[0] (dffre at (48,31))                                 0.000     1.018
data arrival time                                                               1.018

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[14].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.018
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.267


#Path 23
Startpoint: clk_count[18].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[18].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[18].Q[0] (dffre at (50,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li18_li18.in[0] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.144     1.018
$abc$1735$li18_li18.out[0] (.names at (50,31))                        0.000     1.018
| (intra 'clb' routing)                                               0.000     1.018
clk_count[18].D[0] (dffre at (50,31))                                 0.000     1.018
data arrival time                                                               1.018

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.018
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.267


#Path 24
Startpoint: clk_count[18].Q[0] (dffre at (50,31) clocked by clk)
Endpoint  : clk_count[19].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[18].Q[0] (dffre at (50,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li19_li19.in[4] (.names at (50,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.144     1.018
$abc$1735$li19_li19.out[0] (.names at (50,31))                        0.000     1.018
| (intra 'clb' routing)                                               0.000     1.018
clk_count[19].D[0] (dffre at (50,31))                                 0.000     1.018
data arrival time                                                               1.018

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[19].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.018
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.267


#Path 25
Startpoint: clk_count[22].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[13].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[22].C[0] (dffre at (48,31))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                            0.029     0.808
clk_count[22].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                  0.066     0.874
$abc$3810$new_new_n69__.in[5] (.names at (48,31))                        0.000     0.874
| (primitive '.names' combinational delay)                               0.017     0.892
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     0.892
| (intra 'clb' routing)                                                  0.066     0.958
$abc$1735$li13_li13.in[1] (.names at (48,31))                            0.000     0.958
| (primitive '.names' combinational delay)                               0.065     1.023
$abc$1735$li13_li13.out[0] (.names at (48,31))                           0.000     1.023
| (intra 'clb' routing)                                                  0.000     1.023
clk_count[13].D[0] (dffre at (48,31))                                    0.000     1.023
data arrival time                                                                  1.023

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[13].C[0] (dffre at (48,31))                                    0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                          -0.028     0.751
data required time                                                                 0.751
----------------------------------------------------------------------------------------
data required time                                                                -0.751
data arrival time                                                                  1.023
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.272


#Path 26
Startpoint: clk_count[22].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : clk_count[20].D[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[22].C[0] (dffre at (48,31))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                            0.029     0.808
clk_count[22].Q[0] (dffre at (48,31)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                  0.066     0.874
$abc$3810$new_new_n69__.in[5] (.names at (48,31))                        0.000     0.874
| (primitive '.names' combinational delay)                               0.017     0.892
$abc$3810$new_new_n69__.out[0] (.names at (48,31))                       0.000     0.892
| (intra 'clb' routing)                                                  0.066     0.958
$abc$1735$li20_li20.in[1] (.names at (48,31))                            0.000     0.958
| (primitive '.names' combinational delay)                               0.065     1.023
$abc$1735$li20_li20.out[0] (.names at (48,31))                           0.000     1.023
| (intra 'clb' routing)                                                  0.000     1.023
clk_count[20].D[0] (dffre at (48,31))                                    0.000     1.023
data arrival time                                                                  1.023

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[20].C[0] (dffre at (48,31))                                    0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                          -0.028     0.751
data required time                                                                 0.751
----------------------------------------------------------------------------------------
data required time                                                                -0.751
data arrival time                                                                  1.023
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.272


#Path 27
Startpoint: clk_count[16].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[16].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[16].Q[0] (dffre at (49,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1735$li16_li16.in[0] (.names at (49,31))                         0.000     0.874
| (primitive '.names' combinational delay)                            0.154     1.029
$abc$1735$li16_li16.out[0] (.names at (49,31))                        0.000     1.029
| (intra 'clb' routing)                                               0.000     1.029
clk_count[16].D[0] (dffre at (49,31))                                 0.000     1.029
data arrival time                                                               1.029

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.029
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.278


#Path 28
Startpoint: div_clk.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
div_clk.C[0] (dffre at (49,42))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
div_clk.Q[0] (dffre at (49,42)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.066     0.874
$abc$1903$li0_li0.in[0] (.names at (49,42))                           0.000     0.874
| (primitive '.names' combinational delay)                            0.154     1.029
$abc$1903$li0_li0.out[0] (.names at (49,42))                          0.000     1.029
| (intra 'clb' routing)                                               0.000     1.029
div_clk.D[0] (dffre at (49,42))                                       0.000     1.029
data arrival time                                                               1.029

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
div_clk.C[0] (dffre at (49,42))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.029
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.278


#Path 29
Startpoint: clk_count[2].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[5].D[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[2].C[0] (dffre at (49,31))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                            0.029     0.808
clk_count[2].Q[0] (dffre at (49,31)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                                  0.066     0.874
$abc$3810$new_new_n77__.in[0] (.names at (49,31))                        0.000     0.874
| (primitive '.names' combinational delay)                               0.065     0.939
$abc$3810$new_new_n77__.out[0] (.names at (49,31))                       0.000     0.939
| (intra 'clb' routing)                                                  0.066     1.006
$abc$1735$li05_li05.in[0] (.names at (49,31))                            0.000     1.006
| (primitive '.names' combinational delay)                               0.099     1.105
$abc$1735$li05_li05.out[0] (.names at (49,31))                           0.000     1.105
| (intra 'clb' routing)                                                  0.000     1.105
clk_count[5].D[0] (dffre at (49,31))                                     0.000     1.105
data arrival time                                                                  1.105

clock clk (rise edge)                                     0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'clb' routing)                                                  0.000     0.779
clk_count[5].C[0] (dffre at (49,31))                                     0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                          -0.028     0.751
data required time                                                                 0.751
----------------------------------------------------------------------------------------
data required time                                                                -0.751
data arrival time                                                                  1.105
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.354


#Path 30
Startpoint: clk_count[16].Q[0] (dffre at (49,31) clocked by clk)
Endpoint  : clk_count[17].D[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clk_count[16].Q[0] (dffre at (49,31)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:632599 side: (TOP,) (49,31,0))                                0.000     0.808
| (CHANX:1128456 L4 length:4 (49,31,0-> (52,31,0))                    0.119     0.927
| (IPIN:632778 side: (TOP,) (50,31,0))                                0.101     1.028
| (intra 'clb' routing)                                               0.066     1.094
$abc$1735$li17_li17.in[3] (.names at (50,31))                         0.000     1.094
| (primitive '.names' combinational delay)                            0.065     1.159
$abc$1735$li17_li17.out[0] (.names at (50,31))                        0.000     1.159
| (intra 'clb' routing)                                               0.000     1.159
clk_count[17].D[0] (dffre at (50,31))                                 0.000     1.159
data arrival time                                                               1.159

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[17].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.159
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.408


#Path 31
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
state.R[0] (dffre at (49,43))                                        0.000     1.184
data arrival time                                                              1.184

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
state.C[0] (dffre at (49,43))                                        0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.184
------------------------------------------------------------------------------------
slack (MET)                                                                    0.433


#Path 32
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[2].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
led[2].R[0] (dffre at (49,43))                                 0.000     1.184
data arrival time                                                              1.184

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[2].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.184
------------------------------------------------------------------------------------
slack (MET)                                                                    0.433


#Path 33
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[1].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
led[1].R[0] (dffre at (49,43))                                 0.000     1.184
data arrival time                                                              1.184

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[1].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.184
------------------------------------------------------------------------------------
slack (MET)                                                                    0.433


#Path 34
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[0].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
led[0].R[0] (dffre at (49,43))                                 0.000     1.184
data arrival time                                                              1.184

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.184
------------------------------------------------------------------------------------
slack (MET)                                                                    0.433


#Path 35
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : led[3].R[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816124 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
led[3].R[0] (dffre at (49,43))                                 0.000     1.184
data arrival time                                                              1.184

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[3].C[0] (dffre at (49,43))                                 0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.184
------------------------------------------------------------------------------------
slack (MET)                                                                    0.433


#Path 36
Startpoint: go_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : state.D[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
go_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966221 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333531 L1 length:1 (51,44,0-> (51,44,0))                   0.061     0.840
| (CHANX:1177175 L4 length:4 (51,43,0-> (48,43,0))                   0.119     0.959
| (IPIN:816112 side: (TOP,) (49,43,0))                               0.101     1.060
| (intra 'clb' routing)                                              0.066     1.126
$abc$1879$li4_li4.in[1] (.names at (49,43))                          0.000     1.126
| (primitive '.names' combinational delay)                           0.073     1.199
$abc$1879$li4_li4.out[0] (.names at (49,43))                         0.000     1.199
| (intra 'clb' routing)                                              0.000     1.199
state.D[0] (dffre at (49,43))                                        0.000     1.199
data arrival time                                                              1.199

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
state.C[0] (dffre at (49,43))                                        0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.199
------------------------------------------------------------------------------------
slack (MET)                                                                    0.448


#Path 37
Startpoint: state.Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.D[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
state.C[0] (dffre at (49,43))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
state.Q[0] (dffre at (49,43)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                              0.000     0.808
| (OPIN:816093 side: (RIGHT,) (49,43,0))                             0.000     0.808
| (CHANY:1327660 L4 length:2 (49,43,0-> (49,44,0))                   0.119     0.927
| (CHANX:1177268 L1 length:1 (50,43,0-> (50,43,0))                   0.061     0.988
| (IPIN:816255 side: (TOP,) (50,43,0))                               0.101     1.089
| (intra 'clb' routing)                                              0.131     1.220
done_sig.D[0] (dffre at (50,43))                               0.000     1.220
data arrival time                                                              1.220

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
done_sig.C[0] (dffre at (50,43))                               0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.220
------------------------------------------------------------------------------------
slack (MET)                                                                    0.469


#Path 38
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : div_clk.D[0] (dffre at (49,42) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANX:1173115 L4 length:4 (51,42,0-> (48,42,0))                    0.119     1.017
| (IPIN:802492 side: (TOP,) (49,42,0))                                0.101     1.118
| (intra 'clb' routing)                                               0.066     1.184
$abc$1903$li0_li0.in[2] (.names at (49,42))                           0.000     1.184
| (primitive '.names' combinational delay)                            0.065     1.249
$abc$1903$li0_li0.out[0] (.names at (49,42))                          0.000     1.249
| (intra 'clb' routing)                                               0.000     1.249
div_clk.D[0] (dffre at (49,42))                                       0.000     1.249
data arrival time                                                               1.249

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
div_clk.C[0] (dffre at (49,42))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.249
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.498


#Path 39
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
led[0].C[0] (dffre at (49,43))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                        0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                              0.066     0.874
$abc$1879$new_n30_.in[3] (.names at (49,43))                         0.000     0.874
| (primitive '.names' combinational delay)                           0.039     0.913
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     0.913
| (intra 'clb' routing)                                              0.000     0.913
| (OPIN:816088 side: (RIGHT,) (49,43,0))                             0.000     0.913
| (CHANY:1327635 L1 length:1 (49,43,0-> (49,43,0))                   0.061     0.974
| (CHANX:1173204 L1 length:1 (50,42,0-> (50,42,0))                   0.061     1.035
| (CHANY:1330588 L4 length:2 (50,43,0-> (50,44,0))                   0.119     1.154
| (IPIN:816301 side: (RIGHT,) (50,43,0))                             0.101     1.255
| (intra 'clb' routing)                                              0.066     1.321
done_sig.E[0] (dffre at (50,43))                               0.000     1.321
data arrival time                                                              1.321

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
done_sig.C[0] (dffre at (50,43))                               0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.321
------------------------------------------------------------------------------------
slack (MET)                                                                    0.570


#Path 40
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[11].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[11].R[0] (dffre at (49,31))                                 0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[11].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 41
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[2].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[2].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[2].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 42
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[5].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[5].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[5].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 43
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[6].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[6].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[6].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 44
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[7].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[7].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[7].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 45
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[8].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[8].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[8].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 46
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[9].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[9].R[0] (dffre at (49,31))                                  0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[9].C[0] (dffre at (49,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 47
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[10].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[10].R[0] (dffre at (49,31))                                 0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[10].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 48
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[12].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[12].R[0] (dffre at (49,31))                                 0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[12].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 49
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[16].R[0] (dffre at (49,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (IPIN:632680 side: (RIGHT,) (49,31,0))                              0.101     1.477
| (intra 'clb' routing)                                               0.066     1.544
clk_count[16].R[0] (dffre at (49,31))                                 0.000     1.544
data arrival time                                                               1.544

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[16].C[0] (dffre at (49,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.544
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.793


#Path 50
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[1].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[1].R[0] (dffre at (50,31))                                  0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[1].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 51
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[0].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[0].R[0] (dffre at (50,31))                                  0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[0].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 52
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[3].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[3].R[0] (dffre at (50,31))                                  0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[3].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 53
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[4].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[4].R[0] (dffre at (50,31))                                  0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[4].C[0] (dffre at (50,31))                                  0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 54
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[17].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[17].R[0] (dffre at (50,31))                                 0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[17].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 55
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[18].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[18].R[0] (dffre at (50,31))                                 0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[18].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 56
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[19].R[0] (dffre at (50,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANY:1329821 L4 length:4 (50,34,0-> (50,31,0))                    0.119     1.316
| (CHANY:1329765 L4 length:4 (50,33,0-> (50,30,0))                    0.119     1.435
| (IPIN:632831 side: (RIGHT,) (50,31,0))                              0.101     1.535
| (intra 'clb' routing)                                               0.066     1.602
clk_count[19].R[0] (dffre at (50,31))                                 0.000     1.602
data arrival time                                                               1.602

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[19].C[0] (dffre at (50,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.602
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.851


#Path 57
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : done_sig.E[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Path Type : hold

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                           0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                             0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                   0.119     0.898
| (CHANX:1177177 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.017
| (IPIN:816116 side: (TOP,) (49,43,0))                               0.101     1.118
| (intra 'clb' routing)                                              0.066     1.184
$abc$1879$new_n30_.in[0] (.names at (49,43))                         0.000     1.184
| (primitive '.names' combinational delay)                           0.073     1.257
$abc$1879$new_n30_.out[0] (.names at (49,43))                        0.000     1.257
| (intra 'clb' routing)                                              0.000     1.257
| (OPIN:816088 side: (RIGHT,) (49,43,0))                             0.000     1.257
| (CHANY:1327635 L1 length:1 (49,43,0-> (49,43,0))                   0.061     1.318
| (CHANX:1173204 L1 length:1 (50,42,0-> (50,42,0))                   0.061     1.379
| (CHANY:1330588 L4 length:2 (50,43,0-> (50,44,0))                   0.119     1.498
| (IPIN:816301 side: (RIGHT,) (50,43,0))                             0.101     1.598
| (intra 'clb' routing)                                              0.066     1.665
done_sig.E[0] (dffre at (50,43))                               0.000     1.665
data arrival time                                                              1.665

clock $fclk_buf_div_clk (rise edge)                                  0.000     0.000
clock source latency                                                 0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                               0.779     0.779
| (inter-block routing:global net)                                   0.000     0.779
| (intra 'clb' routing)                                              0.000     0.779
done_sig.C[0] (dffre at (50,43))                               0.000     0.779
clock uncertainty                                                    0.000     0.779
cell hold time                                                      -0.028     0.751
data required time                                                             0.751
------------------------------------------------------------------------------------
data required time                                                            -0.751
data arrival time                                                              1.665
------------------------------------------------------------------------------------
slack (MET)                                                                    0.914


#Path 58
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[20].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[20].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[20].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 59
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[13].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[13].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[13].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 60
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[14].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[14].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[14].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 61
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[15].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[15].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[15].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 62
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[21].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[21].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[21].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 63
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[22].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[22].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[22].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 64
Startpoint: rst_btn.inpad[0] (.input at (51,44) clocked by virtual_io_clock)
Endpoint  : clk_count[23].R[0] (dffre at (48,31) clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
rst_btn.inpad[0] (.input at (51,44))                            0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (OPIN:966220 side: (RIGHT,) (51,44,0))                              0.000     0.779
| (CHANY:1333369 L4 length:4 (51,44,0-> (51,41,0))                    0.119     0.898
| (CHANY:1333181 L4 length:4 (51,41,0-> (51,38,0))                    0.119     1.017
| (CHANX:1152949 L1 length:1 (51,37,0-> (51,37,0))                    0.061     1.078
| (CHANY:1330009 L4 length:4 (50,37,0-> (50,34,0))                    0.119     1.197
| (CHANX:1136633 L1 length:1 (50,33,0-> (50,33,0))                    0.061     1.258
| (CHANY:1326837 L4 length:4 (49,33,0-> (49,30,0))                    0.119     1.377
| (CHANX:1128271 L4 length:4 (49,31,0-> (46,31,0))                    0.119     1.496
| (CHANX:1128379 L1 length:1 (48,31,0-> (48,31,0))                    0.061     1.557
| (IPIN:632500 side: (TOP,) (48,31,0))                                0.101     1.657
| (intra 'clb' routing)                                               0.066     1.724
clk_count[23].R[0] (dffre at (48,31))                                 0.000     1.724
data arrival time                                                               1.724

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clk_count[23].C[0] (dffre at (48,31))                                 0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               1.724
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.973


#Path 65
Startpoint: led[2].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[2].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
led[2].C[0] (dffre at (49,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
led[2].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:816072 side: (TOP,) (49,43,0))                                0.000     0.808
| (CHANX:1177194 L1 length:1 (49,43,0-> (49,43,0))                    0.061     0.869
| (CHANY:1327750 L4 length:1 (49,44,0-> (49,44,0))                    0.119     0.988
| (IPIN:960596 side: (RIGHT,) (49,44,0))                              0.101     1.089
| (intra 'io' routing)                                                0.516     1.604
out:led[2].outpad[0] (.output at (49,44))                       0.000     1.604
data arrival time                                                               1.604

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.604
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.604


#Path 66
Startpoint: div_clk.Q[0] (dffre at (49,42) clocked by clk)
Endpoint  : out:div_clk.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
div_clk.C[0] (dffre at (49,42))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
div_clk.Q[0] (dffre at (49,42)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:802460 side: (TOP,) (49,42,0))                                0.000     0.808
| (CHANX:1173131 L1 length:1 (49,42,0-> (49,42,0))                    0.061     0.869
| (CHANY:1324712 L1 length:1 (48,43,0-> (48,43,0))                    0.061     0.930
| (CHANX:1177252 L4 length:4 (49,43,0-> (52,43,0))                    0.119     1.049
| (CHANY:1327708 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.110
| (IPIN:960594 side: (RIGHT,) (49,44,0))                              0.101     1.211
| (intra 'io' routing)                                                0.516     1.726
out:div_clk.outpad[0] (.output at (49,44))                            0.000     1.726
data arrival time                                                               1.726

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.726
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.726


#Path 67
Startpoint: led[3].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[3].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
led[3].C[0] (dffre at (49,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
led[3].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:816071 side: (TOP,) (49,43,0))                                0.000     0.808
| (CHANX:1177193 L1 length:1 (49,43,0-> (49,43,0))                    0.061     0.869
| (CHANY:1324581 L4 length:4 (48,43,0-> (48,40,0))                    0.119     0.988
| (CHANX:1165024 L1 length:1 (49,40,0-> (49,40,0))                    0.061     1.049
| (CHANY:1327536 L4 length:4 (49,41,0-> (49,44,0))                    0.119     1.168
| (IPIN:960595 side: (RIGHT,) (49,44,0))                              0.101     1.269
| (intra 'io' routing)                                                0.516     1.784
out:led[3].outpad[0] (.output at (49,44))                       0.000     1.784
data arrival time                                                               1.784

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.784
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.784


#Path 68
Startpoint: led[0].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[0].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
led[0].C[0] (dffre at (49,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
led[0].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:816090 side: (RIGHT,) (49,43,0))                              0.000     0.808
| (CHANY:1327670 L4 length:2 (49,43,0-> (49,44,0))                    0.119     0.927
| (CHANX:1177043 L4 length:4 (49,43,0-> (46,43,0))                    0.119     1.046
| (CHANY:1324806 L1 length:1 (48,44,0-> (48,44,0))                    0.061     1.107
| (CHANX:1181286 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.168
| (CHANY:1327717 L1 length:1 (49,44,0-> (49,44,0))                    0.061     1.229
| (IPIN:960598 side: (RIGHT,) (49,44,0))                              0.101     1.330
| (intra 'io' routing)                                                0.516     1.845
out:led[0].outpad[0] (.output at (49,44))                       0.000     1.845
data arrival time                                                               1.845

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.845
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.845


#Path 69
Startpoint: done_sig.Q[0] (dffre at (50,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:done_sig.outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                     0.000     0.000
clock source latency                                                    0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
done_sig.C[0] (dffre at (50,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
done_sig.Q[0] (dffre at (50,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                 0.000     0.808
| (OPIN:816223 side: (TOP,) (50,43,0))                                  0.000     0.808
| (CHANX:1177306 L4 length:4 (50,43,0-> (53,43,0))                      0.119     0.927
| (CHANY:1330654 L4 length:1 (50,44,0-> (50,44,0))                      0.119     1.046
| (CHANX:1181187 L4 length:4 (50,44,0-> (47,44,0))                      0.119     1.165
| (CHANY:1327731 L4 length:1 (49,44,0-> (49,44,0))                      0.119     1.284
| (IPIN:960599 side: (RIGHT,) (49,44,0))                                0.101     1.384
| (intra 'io' routing)                                                  0.516     1.900
out:done_sig.outpad[0] (.output at (49,44))                       0.000     1.900
data arrival time                                                                 1.900

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                               -0.000
data arrival time                                                                 1.900
---------------------------------------------------------------------------------------
slack (MET)                                                                       1.900


#Path 70
Startpoint: led[1].Q[0] (dffre at (49,43) clocked by $fclk_buf_div_clk)
Endpoint  : out:led[1].outpad[0] (.output at (49,44) clocked by virtual_io_clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock $fclk_buf_div_clk (rise edge)                                   0.000     0.000
clock source latency                                                  0.000     0.000
$fclk_buf_div_clk.inpad[0] (.input at (51,44))                        0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
led[1].C[0] (dffre at (49,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
led[1].Q[0] (dffre at (49,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:816089 side: (RIGHT,) (49,43,0))                              0.000     0.808
| (CHANY:1327684 L4 length:2 (49,43,0-> (49,44,0))                    0.119     0.927
| (CHANX:1177276 L1 length:1 (50,43,0-> (50,43,0))                    0.061     0.988
| (CHANY:1330555 L1 length:1 (50,43,0-> (50,43,0))                    0.061     1.049
| (CHANX:1173047 L4 length:4 (50,42,0-> (47,42,0))                    0.119     1.168
| (CHANY:1327666 L4 length:2 (49,43,0-> (49,44,0))                    0.119     1.287
| (IPIN:960597 side: (RIGHT,) (49,44,0))                              0.101     1.387
| (intra 'io' routing)                                                0.516     1.903
out:led[1].outpad[0] (.output at (49,44))                       0.000     1.903
data arrival time                                                               1.903

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.903
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.903


#End of timing report
