{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713509151285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713509151286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 00:45:51 2024 " "Processing started: Fri Apr 19 00:45:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713509151286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509151286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509151286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713509152243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713509152243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171386 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/condlogic.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713509171396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(45) " "Verilog HDL warning at decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713509171396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(14) " "Verilog HDL warning at extend.sv(14): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713509171399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_graphic.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_graphic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_graphic " "Found entity 1: generate_graphic" {  } { { "VGA/generate_graphic.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_rectangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_rectangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_rectangle " "Found entity 1: generate_rectangle" {  } { { "VGA/generate_rectangle.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA/pll.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "VGA/vga_module.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarchitecture.sv 1 1 " "Found 1 design units, including 1 entities, in source file microarchitecture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microarchitecture " "Found entity 1: microarchitecture" {  } { { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ROM/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteData microarchitecture.sv(34) " "Verilog HDL Implicit Net warning at microarchitecture.sv(34): created implicit net for \"WriteData\"" {  } { { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite microarchitecture.sv(36) " "Verilog HDL Implicit Net warning at microarchitecture.sv(36): created implicit net for \"MemWrite\"" {  } { { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713509171604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vga_pll " "Elaborating entity \"pll\" for hierarchy \"pll:vga_pll\"" {  } { { "TopModule.sv" "vga_pll" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "TopModule.sv" "vgaCont" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_graphic generate_graphic:gen_grid " "Elaborating entity \"generate_graphic\" for hierarchy \"generate_graphic:gen_grid\"" {  } { { "TopModule.sv" "gen_grid" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_rectangle generate_graphic:gen_grid\|generate_rectangle:rectImage " "Elaborating entity \"generate_rectangle\" for hierarchy \"generate_graphic:gen_grid\|generate_rectangle:rectImage\"" {  } { { "VGA/generate_graphic.sv" "rectImage" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarchitecture microarchitecture:micro_arch " "Elaborating entity \"microarchitecture\" for hierarchy \"microarchitecture:micro_arch\"" {  } { { "TopModule.sv" "micro_arch" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171617 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WriteData 0 microarchitecture.sv(34) " "Net \"WriteData\" at microarchitecture.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713509171619 "|TopModule|microarchitecture:micro_arch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemWrite 0 microarchitecture.sv(36) " "Net \"MemWrite\" at microarchitecture.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713509171619 "|TopModule|microarchitecture:micro_arch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM microarchitecture:micro_arch\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\"" {  } { { "microarchitecture.sv" "ram" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM/RAM.mif " "Parameter \"init_file\" = \"./RAM/RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713509171727 ""}  } { { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713509171727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tv02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv02 " "Found entity 1: altsyncram_tv02" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509171937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509171937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tv02 microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated " "Elaborating entity \"altsyncram_tv02\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509171938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509172045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509172045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_tv02.tdf" "decode2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509172045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509172136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509172136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_tv02.tdf" "rden_decode_b" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509172137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713509172235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509172235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|mux_ahb:mux3 " "Elaborating entity \"mux_ahb\" for hierarchy \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|mux_ahb:mux3\"" {  } { { "db/altsyncram_tv02.tdf" "mux3" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509172236 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a8 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a9 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a10 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a11 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a12 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a13 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a14 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a15 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a16 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a17 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a18 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a19 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a20 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a21 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a22 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a23 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a24 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a25 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a26 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a27 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a28 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a29 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a30 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a31 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a40 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a41 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a42 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a43 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a44 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a45 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a46 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a47 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a48 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a49 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a50 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a51 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a52 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a53 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a54 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a55 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a56 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a57 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a58 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a59 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 1996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a60 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a61 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a62 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a63 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a72 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a73 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a74 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a75 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a76 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a77 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a78 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a79 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a80 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a81 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a82 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a83 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a84 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a85 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a86 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a87 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a88 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a89 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 2986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a90 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a91 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a92 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a93 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a94 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a95 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a104 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a105 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a106 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a107 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a108 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a109 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a110 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a111 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a112 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a113 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a114 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a115 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a116 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a117 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a118 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a119 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a120 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a121 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a122 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a123 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a124 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a125 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a126 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a127 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a136 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a137 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4570 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a138 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a139 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a140 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a141 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a142 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a143 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a144 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a145 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a146 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a147 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a148 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4933 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a149 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a150 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 4999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a151 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a152 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a153 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a154 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a155 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a156 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a157 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a158 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a159 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a168 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a169 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5626 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a170 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a171 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a172 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a173 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a174 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a175 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a176 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a177 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a178 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a179 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a180 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 5989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a181 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a182 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a183 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a184 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a185 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a186 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a187 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a188 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a189 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a190 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a191 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a200 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a201 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a202 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a203 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a204 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a205 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a206 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a207 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a208 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a209 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a210 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 6979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a211 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a212 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a213 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a214 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a215 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a216 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a217 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a218 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a219 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a220 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a221 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a222 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a223 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a232 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a233 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a234 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a235 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a236 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a237 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a238 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a239 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a240 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 7969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a241 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a242 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a243 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a244 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a245 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a246 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a247 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a248 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a249 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a250 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a251 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8332 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a252 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a253 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a254 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a255 " "Synthesized away node \"microarchitecture:micro_arch\|RAM:ram\|altsyncram:altsyncram_component\|altsyncram_tv02:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_tv02.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_tv02.tdf" 8464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/RAM/RAM.v" 89 0 0 } } { "microarchitecture.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv" 39 0 0 } } { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509172567 "|TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713509172567 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713509172567 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713509173535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713509173889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509174652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713509175069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713509175069 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713509175298 "|TopModule|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713509175298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713509175301 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713509175301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713509175301 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713509175301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713509175301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713509175382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 00:46:15 2024 " "Processing ended: Fri Apr 19 00:46:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713509175382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713509175382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713509175382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713509175382 ""}
