<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_WAKER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_WAKER, Redistributor Wake Register</h1><p>The GICR_WAKER characteristics are:</p><h2>Purpose</h2>
          <p>Permits software to control the behavior of the <span class="signal">WakeRequest</span> power management signal corresponding to the Redistributor. Power management operations follow the rules in <span class="xref">Power management</span>.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RAZ/WI</td></tr></table>
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, this register is always accessible.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this is a Secure register. This register is RAZ/WI to Non-secure accesses.</p>
        
          <p>To ensure a Redistributor is quiescent, software must write to GICR_WAKER with ProcessorSleep == 1, then poll the register until ChildrenAsleep == 1.</p>
        
          <p>Resetting the connected PE when GICR_WAKER.ProcessorSleep==0 or GICR_WAKER.ChildresAsleep==0, can lead to <span class="arm-defined-word">UNPREDICTABLE</span> behaviour in the IRI.</p>
        
          <p>Resetting the IRI when GICR_WAKER.ProcessorSleep==0 or GICR_WAKER.ChildresAsleep==0 can lead to <span class="arm-defined-word">UNPREDICTABLE</span> behaviour in the connected PE.</p>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>A copy of this register is provided for each Redistributor.</p>
        <h2>Attributes</h2>
          <p>GICR_WAKER is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_WAKER bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ChildrenAsleep">ChildrenAsleep</a></td><td class="lr" colspan="1"><a href="#ProcessorSleep">ProcessorSleep</a></td><td class="lr" colspan="1"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bit [31]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="0">
                Bits [30:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ChildrenAsleep">ChildrenAsleep, bit [2]
              </h4>
              <p>Read-only. Indicates whether the connected PE is quiescent:</p>
            <table class="valuetable"><tr><th>ChildrenAsleep</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>An interface to the connected PE might be active.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>All interfaces to the connected PE are quiescent.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">1</span>.</p><h4 id="ProcessorSleep">ProcessorSleep, bit [1]
              </h4>
              <p>Indicates whether the Redistributor can assert the <span class="signal">WakeRequest</span> signal:</p>
            <table class="valuetable"><tr><th>ProcessorSleep</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This PE is not in, and is not entering, a low power state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The PE is either in, or is in the process of entering, a low power state.</p>
                
                  <p>All interrupts that arrive at the Redistributor:</p>
                
                  <ul>
                    <li>
                      Assert a <span class="signal">WakeRequest</span> signal.
                    </li>
                    <li>
                      Are held in the pending state at the Redistributor, and are not communicated to the CPU interface.
                    </li>
                  </ul>
                
                  <div class="note"><span class="note-header">Note</span>
                    <p>When ProcessorSleep == 1, the Redistributor must ensure that any interrupts that are pending on the CPU interface are released.</p>
                  </div>
                
                  <p>For an implementation that is using the GIC Stream Protocol Interface:</p>
                
                  <ul>
                    <li>
                      A <span class="xref">Quiesce</span> command can put the interface between the Redistributor and the CPU interface in a quiescent state.
                    </li>
                    <li>
                      A <span class="xref">Release</span> command can release any interrupts that are pending on the CPU interface.
                    </li>
                  </ul>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>Before powering down a PE, software must set this bit to 1 and wait until ChildrenAsleep == 1. After powering up a PE, or following a failed powerdown, software must set this bit to 0 and wait until ChildrenAsleep == 0.</p>
              </div>
            
              <p>Changing ProcessorSleep from 1 to 0 when ChildrenAsleep is not 1 results in <span class="arm-defined-word">UNPREDICTABLE</span> behavior.</p>
            
              <p>Changing ProcessorSleep from 0 to 1 when the Enable for each interrupt group in the associated CPU interface is not 0 results in <span class="arm-defined-word">UNPREDICTABLE</span> behavior.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">1</span>.</p><h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bit [0]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h2>Accessing the GICR_WAKER</h2><p>GICR_WAKER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td>
          <span class="hexnumber">0x0014</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
