<def f='dpdk_18.05/app/test-pmd/testpmd.h' l='519' ll='543' type='uint32_t port_pci_reg_read(struct rte_port * port, uint32_t reg_off)'/>
<doc f='dpdk_18.05/app/test-pmd/testpmd.h' l='516'>/**
 * Read/Write operations on a PCI register of a port.
 */</doc>
<use f='dpdk_18.05/app/test-pmd/config.c' l='848' macro='1' u='c'/>
<use f='dpdk_18.05/app/test-pmd/config.c' l='874' macro='1' u='c'/>
<use f='dpdk_18.05/app/test-pmd/config.c' l='892' macro='1' u='c'/>
<use f='dpdk_18.05/app/test-pmd/config.c' l='912' macro='1' u='c'/>
<use f='dpdk_18.05/app/test-pmd/config.c' l='954' macro='1' u='c'/>
<def f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/testpmd.h' l='500' ll='511' type='uint32_t port_pci_reg_read(struct rte_port * port, uint32_t reg_off)'/>
<doc f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/testpmd.h' l='497'>/**
 * Read/Write operations on a PCI register of a port.
 */</doc>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/config.c' l='806' macro='1' u='c'/>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/config.c' l='832' macro='1' u='c'/>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/config.c' l='850' macro='1' u='c'/>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/config.c' l='870' macro='1' u='c'/>
<use f='vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/app/test-pmd/config.c' l='912' macro='1' u='c'/>
