# Xilinx unbuffered JTAG cable III

## 2016-03-14 17:55:50, posted by: <Unknown User>

Here is my homemade "Xilinx unbuffered JTAG cable III".  
 I modified GliGli's schematic a little to get the required voltage from USB.  
 I tested the cable with iMpact v14.2 and 360gcProg v1.6, it works fine :  
   
 ![](http://s6.picofile.com/file/8243351392/Jtag_Cable_III.PNG)[img]http://s6.picofile.com/file/8243351392/Jtag\_Cable\_III.PNG[/img]  
   
 ![](http://s6.picofile.com/file/8243355468/Jtag_Cable_III_01.jpg)[img]http://s6.picofile.com/file/8243355468/Jtag\_Cable\_III\_01.jpg[/img]  
   
 ![](http://s7.picofile.com/file/8243355534/Jtag_Cable_III_02.jpg)[img]http://s7.picofile.com/file/8243355534/Jtag\_Cable\_III\_02.jpg[/img]  
   
 ![](http://s6.picofile.com/file/8243355542/Jtag_Cable_III_03.jpg)[img]http://s6.picofile.com/file/8243355542/Jtag\_Cable\_III\_03.jpg[/img]  
   
 Here is the original Cable info :   
 [url=http://s6.picofile.com/file/8243362542/Xilinx\_Jtag\_Parallel\_Cable\_III.pdf.html]Overview of Xilinx JTAG Programming Cables and Reference Schematics for Legacy Parallel Cable III (PC3)[/url]  
   
 [url=http://s6.picofile.com/file/8243363818/XC2C64A.pdf.html]XC2C64A datasheet[/url]

## 2016-03-15 17:06:05, posted by: <Unknown User>

It is easy to make the cable by using this diagram :  
   
 ![](http://s7.picofile.com/file/8243521284/Jtag_Cable_III_Diagram_.PNG)[img]http://s7.picofile.com/file/8243521284/Jtag\_Cable\_III\_Diagram\_.PNG[/img]