/**
 * File              : VectorIR.cpp
 * Author            : Marcos Horro <marcos.horro@udc.gal>
 * Date              : Mar 24 Dec 2019 16:41:08 MST
 * Last Modified Date: MÃ©r 01 Xan 2020 16:11:29 MST
 * Last Modified By  : Marcos Horro <marcos.horro@udc.gal>
 */
#include "include/Vectorization/VectorIR.h"

// ---------------------------------------------
void printDebug(std::string M, std::string S) {
  std::cout << "[" << M << " DEBUG] " << S << std::endl;
}

// ---------------------------------------------
bool opsAreSequential(int VL, Node *VOps[]) {
  for (int i = 1; i < VL; ++i) {
    if (VOps[i - 1]->getSchedInfo().FreeSched <
        VOps[i]->getSchedInfo().FreeSched)
      return true;
  }
  return false;
}

// ---------------------------------------------
bool rawDependencies(int VL, Node *VOps[], Node *VLoad[]) {
  for (int i = 0; i < VL - 1; ++i) {
    if (!VOps[i]->getOuputInfoValue().compare(
            VLoad[i + 1]->getRegisterValue())) {
      return true;
    }
  }

  return false;
}

// ---------------------------------------------
bool isAtomic(int VL, Node *VOps[], Node *VLoad[]) {
  for (int i = 0; i < VL; ++i) {
    if (VOps[i]->getSchedInfo().FreeSched <=
        VLoad[i]->getSchedInfo().FreeSched) {
      return false;
    }
  }
  return true;
}

// ---------------------------------------------
bool VectorIR::VOperand::checkIfVectorAssigned(int VL, Node *V[]) {
  for (int n = 0; n < VL; ++n) {
    if (MapRegToVReg.find(V[n]->getRegisterValue()) == MapRegToVReg.end()) {
      return false;
    }
  }
  return true;
}

// ---------------------------------------------
void VectorIR::VOperand::printAsString() {
  std::cout << "-------------------------------------" << std::endl;
  std::cout << "VOperand: " << this->Name << std::endl;
  for (int i = 0; i < this->Size; ++i)
    std::cout << "\t" << this->UOP[i]->getValue() << std::endl;
  std::cout << "-------------------------------------" << std::endl;
}

// ---------------------------------------------
VectorIR::VOperand::VOperand(int VL, Node *V[]) {
  // Init list of unit operands
  this->UOP = (Node **)malloc(sizeof(Node *) * VL);
  // Check if there is a vector assigned for these operands
  auto VecAssigned = checkIfVectorAssigned(VL, V);
  this->Name = VecAssigned ? MapRegToVReg[V[0]->getRegisterValue()]
                           : "vop" + std::to_string(VID++);

  std::cout << this->Name << ", " << V[0]->getValue();
  std::cout << ", " << V[0]->getRegisterValue() << std::endl;

  this->IsTmpResult = VecAssigned;
  auto AlreadyLoaded = Utils::contains(MapLoads, this->getName());
  if (!AlreadyLoaded)
    MapLoads.push_back(this->getName());
  this->IsLoad = !AlreadyLoaded;
  for (int n = 0; n < VL; ++n) {
    this->UOP[n] = V[n];
    if (!VecAssigned) {
      MapRegToVReg[V[n]->getRegisterValue()] = this->Name;
    }
  }
};

// ---------------------------------------------
VectorIR::VectorOP::VectorOP(int VL, Node *VOps[], Node *VLoadA[],
                             Node *VLoadB[])
    : R(VL, VOps), OpA(VL, VLoadA), OpB(VL, VLoadB) {
  // Premises of our algorithm
  // 1.- Check wheter operations are sequential
  bool Seq = opsAreSequential(VL, VOps);
  if (Seq) {
    printDebug("CDAG", "Ops are sequential");
  }
  // 2.- Check if operands have RAW dependencies with output of the operations
  bool RAW_A = rawDependencies(VL, VOps, VLoadA);
  bool RAW_B = rawDependencies(VL, VOps, VLoadB);
  // 3.- Check the atomicity of the operands: they can be computed/loaded before
  //     the operations
  bool Atomic_A = isAtomic(VL, VOps, VLoadA);
  bool Atomic_B = isAtomic(VL, VOps, VLoadB);

  // Type of VectorOP
  if (bool Reduction =
          (Seq) && ((RAW_A) || (RAW_B)) && (!(Atomic_A && Atomic_B))) {
    this->VT = VType::REDUCE;
  } else if (bool Map =
                 (!Seq) && (!RAW_A) && (!RAW_B) && Atomic_A && Atomic_B) {
    this->VT = VType::MAP;
  } else {
    this->VT = VType::SEQ;
  }

  // Name: operation (assuming all operations have the same value, which is a
  // valid assumption)
  this->VN = VOps[0]->getValue();

  // FIXME: Width
  this->VW = VWidth::W256;

  // Data type
  this->DT = CTypeToVDataType[VLoadA[0]->getDataType()];
}
