0.6
2018.3
Dec  7 2018
00:33:28
D:/project_5/project_5.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_5/project_5.srcs/sim_2/new/testbench.v,1710488892,verilog,,,,testbench,,,,,,,,
D:/project_5/project_5.srcs/sources_1/new/BCD_Addition_Subtraction.v,1710488864,verilog,,D:/project_5/project_5.srcs/sim_2/new/testbench.v,,BCD_Addition_Subtraction;add_sub,,,,,,,,
