# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../divider.srcs/sources_1/bd/divux16/ipshared/4868" \
"sim_divux16_func_synth.v" \
"../../../../../divider.srcs/sim_1/new/sim_divux16.v" \

# Do not sort compile order
nosort
