-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of ent_a
--
-- Generated
--  by:  wig
--  on:  Thu Oct 20 06:53:04 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-struct-a.vhd,v 1.1 2005/10/24 12:14:03 wig Exp $
-- $Date: 2005/10/24 12:14:03 $
-- $Log: ent_a-struct-a.vhd,v $
-- Revision 1.1  2005/10/24 12:14:03  wig
-- added output.language.verilog = ansistyle,2001param
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.62 2005/10/19 15:40:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.38 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of ent_a
--
architecture struct of ent_a is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ent_aa
		-- No Generated Generics
		port (
		-- Generated Port for Entity ent_aa
			x_des_01	: in	std_ulogic;	-- des_01 lengthy comment
			a_des_02	: in	std_ulogic;	-- des_02 0123456789 0123456789 0123456789
			k_des_03	: in	std_ulogic;	-- des_03 0123456789 
				-- des_03 0123456789 
				-- des_03 0123456789
			d_des_04	: in	std_ulogic;	-- des_04 0TEST_MACRO123456789 0123456789
			v_des_05	: in	std_ulogic;	-- des_05 0123456789 0TEST_MACRO123456789 0123456789
			t_des_06	: in	std_ulogic;	-- des_06 0123456789 0123456TEST_MACRO789 0123456789
			b_des_07	: in	std_ulogic;	-- des_07 0123456789 0123456789TEST_MACRO 0123456789
			c_des_08	: in	std_ulogic;	-- des_08 0123456789 
				-- des_08 0TEST_MACRO123456789 
				-- des_08 0123456789
			c_des__09	: in	std_ulogic;	-- des_09 0123456789 
				-- des_09 0123456TEST_MACRO789 
				-- des_09 0123456789
			c_des_10	: in	std_ulogic;	-- des10 0123456789 
				-- des_10 0123456789TEST_MACRO 
				-- des_10 0123456789
		-- End of Generated Port for Entity ent_aa
		);
	end component;
	-- ---------

	component ent_ab
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	a_des_02	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	b_des_07	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	c_des_08	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	c_des_10	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	c_des__09	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	d_des_04	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	k_des_03	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	t_des_06	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	v_des_05	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	x_des_01	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			a_des_02 <= p_mix_a_des_02_gi;  -- __I_I_BIT_PORT
			b_des_07 <= p_mix_b_des_07_gi;  -- __I_I_BIT_PORT
			c_des_08 <= p_mix_c_des_08_gi;  -- __I_I_BIT_PORT
			c_des_10 <= p_mix_c_des_10_gi;  -- __I_I_BIT_PORT
			c_des__09 <= p_mix_c_des__09_gi;  -- __I_I_BIT_PORT
			d_des_04 <= p_mix_d_des_04_gi;  -- __I_I_BIT_PORT
			k_des_03 <= p_mix_k_des_03_gi;  -- __I_I_BIT_PORT
			t_des_06 <= p_mix_t_des_06_gi;  -- __I_I_BIT_PORT
			v_des_05 <= p_mix_v_des_05_gi;  -- __I_I_BIT_PORT
			x_des_01 <= p_mix_x_des_01_gi;  -- __I_I_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_aa
		inst_aa: ent_aa
		port map (
			a_des_02 => a_des_02,	-- des_02 01...
			b_des_07 => b_des_07,	-- des_07 01...
			c_des_08 => c_des_08,	-- des_08 01...
			c_des_10 => c_des_10,	-- des10 012...
			c_des__09 => c_des__09,	-- des_09 01...
			d_des_04 => d_des_04,	-- des_04 0T...
			k_des_03 => k_des_03,	-- des_03 01...
			t_des_06 => t_des_06,	-- des_06 01...
			v_des_05 => v_des_05,	-- des_05 01...
			x_des_01 => x_des_01	-- des_01 le...
		);
		-- End of Generated Instance Port Map for inst_aa

		-- Generated Instance Port Map for inst_ab
		inst_ab: ent_ab

		;
		-- End of Generated Instance Port Map for inst_ab



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
