\hypertarget{_cpu_8c}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Cpu.c File Reference}
\label{_cpu_8c}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Cpu.\+c@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Generated\+\_\+\+Code/\+Cpu.\+c}}
{\ttfamily \#include \char`\"{}Free\+R\+T\+O\+S.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}F\+R\+T\+O\+S1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}T\+S\+K1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+S1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+G.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+Dpin2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+R.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+Dpin1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+D\+\_\+\+B.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+E\+Dpin3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}T\+I1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Timer\+Int\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L\+C\+Dout.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}E\+N1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd6.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}R\+S1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd7.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+B41.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd12.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+B51.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd13.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+B61.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd14.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}D\+B71.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd15.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}T\+S\+Sin.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}X\+F1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+S2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}W\+A\+I\+T1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}T\+U1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}M\+C\+U\+C1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}U\+T\+I\+L1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}W\+A\+I\+T2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}W\+A\+I\+T3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}W\+A\+I\+T4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I2\+C2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+D1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Adc\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}R\+T\+C1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Events.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___cpu__module_ga89f6e345028fe4a0a105f4f95e1bb85c}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+N\+M\+I\+Interrupt)
\item 
\hyperlink{group___cpu__module_ga868a46e58b40be38fc1a305364a62352}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+S\+V\+Call\+Interrupt)
\item 
\hyperlink{group___cpu__module_ga26ea2ad11cf4d258eaccdc3b386e8e1f}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+I\+N\+T\+\_\+\+Pendable\+Srv\+Req\+Interrupt)
\item 
\hyperlink{group___cpu__module_gafa0067fa0d355a26ca9894983c01be6f}{P\+E\+\_\+\+I\+SR} (Cpu\+\_\+\+Interrupt)
\item 
void \hyperlink{group___cpu__module_ga32a8d86789a3326b3120bf1e1c1d4252}{\+\_\+\+\_\+init\+\_\+hardware} (void)
\item 
void \hyperlink{group___cpu__module_ga95039f54c45f24c1b4ed640fa2f63f11}{P\+E\+\_\+low\+\_\+level\+\_\+init} (void)
\item 
\hyperlink{group___cpu__module_ga2d9b5b981f451cdf47bf43b4f9cc9e03}{\+\_\+\+\_\+attribute\+\_\+\+\_\+} ((section(\char`\"{}.cfmconfig\char`\"{}))) const
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga326c16dd0db38f80ec48c7727d764481}{S\+R\+\_\+reg}
\item 
volatile uint8\+\_\+t \hyperlink{group___cpu__module_ga08ee8b0f642aeef5bbbce3bb4ec1bb28}{S\+R\+\_\+lock} = 0x00U
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyVersion}{Version}
01.\+04 
\end{DoxyVersion}
