.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000010001
000000000000000010
000000000000000000

.io_tile 6 0
000010000000000010
000100110000010000
000001111000000000
000000000000000001
000001010000000110
000000001000010100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000001100000
000000000000000001
000010000000010010
000001010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 10 0
100000000000000000
001100000000000000
010000000000000000
110000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 11 0
010000000001000000
100100000000000000
000001111000000000
000000001000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000001011001000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
001100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000000000000000000
100000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000000000000001000001100000001010100000000
000000000000000000000000000111010000000010100000000000
111000000000000000000000000000001100001100000100000000
000000000000000000000000000000001101001100000000000000
010000000000000001100110010011000000000000000100000000
100000000000000000000011111101100000010110100000000000
000000000000001000000010110000000000001001000100000000
000000000000000001000110001101001101000110000000000000
000000000000001000000111100011000000010000100100000000
000000000000000001000000000000101010010000100000000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000001101001101000110000000000000
000000000000000000000000000011000001010000100100000000
000000000000000000000000000000101011010000100000000000
010000000000000001100000000000000001010000100100000000
100000000000000000000000001011001010100000010010000000

.ramb_tile 3 1
000000000000001111000000001111101010000010
000000000000000101100011101111000000000000
111000000000001111100111110001111000000001
000000000000001111000110100001100000000000
110000000000000101100111100001101010000000
010000000000001011000100001101000000000000
000000000000000101100111101101111000000001
000000000000000000000011101001000000000000
001000000000000101100000010011001110000000
000000000000000000000011001001010000000000
000010000001010001000000001001011000000000
000001000000100000000000001101000000000000
000000000000000000000000011111101110000010
000000000000000000000011001101110000000000
110000000000000001000010011101011000000000
110000000000000101100010100011000000000000

.logic_tile 4 1
100000000000000000000110001000011000010100000100000000
000000000000000000000000000001010000101000000000000000
111000000000000000000110000001111100010100000100000000
000000000000001111000000000000000000010100000000000000
010000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000011111000000001010100000000
000000000000001101000000000000100000000001010000000000
000000000000000001100000001101100000000000000110000000
000000000000000000000000000001000000101001010000000000
000000000000001000000000010000011000000001010100000000
000000000000000001000010001001000000000010100001000000
000000000000000000000000001000001100010100000100000000
000000000000000000000000000001000000101000000000000000
010000000000100000000000011001100000000000000100000000
100000000001000000000011101111000000010110100000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000001
010000000000000000000000000000001110000000000000100001
000000000000000000000000000011000000000000000100000001
000000000000000000000000000000100000000001000010000001
000000000000000000000000010000000000000000000100000000
000000000000000000000010101111000000000010000000000001
000000000000000000000000001000000000010110100110000000
000000000000000000000000000001000000101001010000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000011110000100000110000000
100000000000000000000000000000000000000000000000100000

.logic_tile 6 1
000010000000000000000000010000000001000000001000000000
000000000000000000000010100000001010000000000000001000
000000000000100000000000000001011010001100111000000000
000000000001010000000000000000100000110011000010000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000010000000
000000000000001101100110100000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001110110011000000000000
000001000000000000000000000101101000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000001110000101000000001000001000001100110000000000
000000000000000000100010111111000000110011000000000000

.logic_tile 7 1
000000000000000000000110110000000001100110010000000000
000000000000000000000010100101001010011001100000000000
011100001100000000000000000000000000000000000000000000
100000000000101101000000000000000000000000000000000000
000000000000100101100010110111011101110110100100000011
000000000000010000000110100000111000110110101000000000
000000000000001111000000000000001000010101010000000000
000000000000000101100000001001010000101010100000000000
000000000000000000000000000101101000010101010000000000
000000000000000000000010100000010000010101010000000000
000000000000001111000110001000001100010101010000000000
000000000000000001000000001111010000101010100000000000
000000000000000000000000000000001010011010010000000000
000000000000000001000010110101011101100101100000000000
010000000000000000000000001011101010110000000000000000
100000000000000000000011110011011110000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000011100010101010100000000
100000000000000000000000001111000000101010100000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100110000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000010110000000000111100000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010111101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100001000000000000000110110011100000000000001000000000
000000000000000000000010100000000000000000000000001000
111000000000000000000000010011000000000000001000000000
000000000000000000000011110000100000000000000000000000
010000000000000000000010100001000000000000001000000000
100000000000000000000100000000100000000000000000000000
000000000000000111000000000000001001111100001000000000
000000000000001101100000000000001101111100000000000000
000000000000000000000110000000001000001100000000000000
000000000000000000000010110000001011001100000000000001
000000000000000001100010000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000111101101001001010000000000
000000000000000000000000001001011010010000110000000000
010000000000001101000000000001100001010000100100000000
100000000000001011100000000000101010010000100000000001

.ramt_tile 3 2
000000000000001000000110011001011000000000
000000000000001001000111110111110000000000
011000000000001001100111010011101010000000
100000000000000111100111100011010000000001
010000000000000000000011101001111000000000
110000000000000000000000001001010000000000
000000000000000111100110001111101010000001
000000000000001111000100001111110000000000
000000000000000111100110000011011000000000
000000000010000000000100001001110000000000
000000000000001000000000000101101010000000
000000000000001001000000000111110000000000
000000000001001000000000011111011000000000
000000000000000111000010010001110000000000
010000000000000111000110011001001010000000
110000000000000000000110100101010000000000

.logic_tile 4 2
100000000000000000000000000011111001110101010000000000
000001000000000111000000001111111111111000000000000000
111010100000000000000111001111001110000010100000100000
000000000000000000000010111001101010000110000000000000
010000000000001000000000000111111001111100010000000000
100000000000000101000000001111011100101000100000000000
000010100001001000000000000111001101111000110000000000
000001000000101001000000001111111001011000100000000000
000000000000000000000000001000000001001001000100000000
000000000100000000000010111001001101000110000000000000
000000100000000101000010101111101111111001010000000000
000001000000001101100111101001011100100010100000000000
000000000000000011100111010101100000000000000000000000
000000000110000000000010010000000000000001000000000000
010000000000001001100110001001001111111001010000000000
100000000000001001100110111001011111100010100000000000

.logic_tile 5 2
000000000000000111100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001111000000011000000000111001110010000001
100000000000001001100010010001001000110110110010000000
010000000000000000000000000000000001000000100110000000
010000000000000000000000000000001001000000000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
000000001100010000000000000000000000000000000001000000
000001000000000000000000000000000001000000100110000011
000000000000000000000000000000001011000000000000000000
010001000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000101001000110010011111101001100000000000000
000000000001010111100110101001101011110000000000000000
011000000000001101000010100000000000000000100110000000
100000000000001111000010100000001001000000000000000000
010001000000000111000011110111001100011111110000000000
110000000000001111000010010101001111111111110000000000
000000000000000101100010011101111110001100000000000000
000010000001000101000010101011011010110000000000000000
000000000000000101100000000001111010010101010100000000
000000000000000000000000000000000000010101010000000000
000000000000000001100110000001001001001011010000000000
000000000000000000000100000001011011101101000000000000
000000000000001000000110000001100001011001100100000000
000000000000000001000000000000101001011001100000000000
010000000000000000000110001001011000000000110000000000
100000001100000000000000001101001011000000100000000000

.logic_tile 7 2
000000000000001000000010110111100001011001100000000000
000000000000000001000010000000001100011001100000000000
011000000000100000000111101011011011001010000000000000
100000000001000000000010101001001101010000010000000000
110000000000000000000000001000001010100001000000000000
010000000000000101000000001001001100010010000000000000
000000000000000101000000010011111110000011000000000000
000000000000000000000010001011111110110000000000000000
000000000000000101100010010101101000100000000000000000
000000001000000101000111111111111001000000010000000000
000001000000001000000111010000011111001100110100000000
000010100000000101000110010000001111001100110000000000
000000000000001000000010101011011110000010010000000000
000000000000000101000000000111011000011000000000000000
010000000000001001100110010000000000000000000100000000
100000000000001001100110010101000000000010000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000001000000
011001000000000000000000010001100000000000000110000000
100000100000000000000010000000100000000001000000000000
000000000001000000000110001000000000000000000100000000
000000000000110000000000001011000000000010000000000000
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011110000100000110000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000001001000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000010

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000001000000011110000000000
110000000000000000000100000000010000000011110000000000
000000000000000001100000010000000000100000010100000000
000000000000000000000010011011001100010000100000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101100000010000100100000101
000000000000000000000000000000001101010000100000000010
000000000000000000000010000000001100110011110100000001
000000000000000000000000000000011101110011111000000000
010000000000000101000000001111011110111101010000000000
100000000000000000000000001101100000101001010000000000

.logic_tile 2 3
100000000000000000000000001000011110000001010100000000
000000000000000000000000001001010000000010100000000000
111000000001000000000000011011100000000000000100000001
000000000000101111000010001111000000101001010000000000
010000000000000111100000000011011110000001010110000000
100010000000000000100000000000010000000001010000000000
000000000000000001110000001001100000000000000010000000
000000000000000001000010111101000000111111110000000000
000000000000001001100000001000011110000001010100000001
000000000000000001000000000101010000000010100000000000
000000000000001000000000001011000000000000000100000000
000000000110001101000000001111000000101001010000000000
000000000000000000000000000000011110000001010100000000
000000000000000000000000000101010000000010100000000000
010000000000000000000000001000000001001001000100000001
100000000000000000000010000101001111000110000010000000

.ramb_tile 3 3
010000000001011101100011111101111000000001
001000000000000111000111000001110000000000
111010000000000111000011110001001010000000
000001000000000111100110101001000000000000
010000000000000111000111110001011000000000
011000000110000111100110101111010000000000
000000000000001111100110110101101010000000
001000000000001111000011100101100000000000
000010000000100000000000000101011000000000
001000000000000000000000001101110000000000
000000000000000000000000001011101010000000
001000000000001111000000000001000000000000
000000000100000000000111001101111000000000
001000000000000000000010000101010000000000
110000000000000001000000000001101000000000
111000000000000000000000001111110000000000

.logic_tile 4 3
100000000000000000000010101101111000101000100000000000
000000000000000101000010101011111100111100100000000000
111000000000000101000010110001101100111101010000000000
000000000000000000000011011001111111010000100000000000
010000000000000101100111010011000000001001000100000000
100000000000000000000110000000101111001001000000000000
000000000000000000000000011001011101111001110000000000
000000000000000000000011011101101110101000000000000000
000000000000001000000111100101111110111100010000000000
000000000000000011000010111101111010010100010000000000
000010000000001101000010111001111111110000010000000000
000001000000001001100110010011101000110110010000000000
000000000000000000000111010000001010001100000100000000
000000000000000000000110010000011111001100000000000000
010000000000000001100110011001011111101000010000000000
100000000000001101100110111011011011101110010000000000

.logic_tile 5 3
100001000000000101000000000111000000001001000000000000
000010000000001111100000000000001101001001000000000010
111000000000000000000000010011000000000000000000100000
000000000000000000000010000001100000010110100000000000
010000000000000000000000000000000001010000100000100000
100000000000000000000000001011001110100000010000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010111100001010000100110000000
000010000000000000000011100000101001010000100000000000
000000000000001000000000001000001100000001010000000000
000000000000000001000000000111010000000010100000000010
000000000000000000000000000111100000010000100100000000
000000000000001101000000000000101000010000100001000000
010000000000000011100000000000011101001100000100000000
100000000000101101100011100000001111001100000001100000

.logic_tile 6 3
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000001100000100000100000000
000000100000000000000010100000000000000000000000000001
000000000000000111000000001111111010000010010000100000
000000000000000000000000001101011010100100000000000000
000000001010000001100111010000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000001000000000001000000001011001100000000000
000000000000000001000000000111001100100110010000000000
000001000000010000000000000000011000000100000100000000
000000100000100101000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000101100000000000000100000001
000000000000000001100000000000000000000001000000000000

.logic_tile 7 3
000000000010000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000000
111000001110010111100010100000001010000100000100000000
000000000000100000000000000000010000000000000010000000
000000000000000101100110000011101011000010010000000100
000000000000001101000000000101001111100100000000000000
000001000000100101000111100000000001000000100100000000
000010100001000000000000000000001001000000000000000000
000000000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000000000
000010101100000101000000000000011010000100000100000000
000001000000000000100000000000000000000000000000000000
000000000000001000000000000000000001000000100100000100
000000000000000001000000000000001011000000000000000000
000000000000000001100110000000000001011001100000000000
000000000000000000000010110111001111100110010000000000

.logic_tile 8 3
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000101000000000000000001000000100100000000
100000000000000000100000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100111100000000000000100000000
000000000000000000100000000111100000111111110000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000000001000000000010000100110000000
001000000000000000000010111001001001100000010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100101100000000000000000000000
001000000000000000000010000000100000000001000000000000
000001000000000000000000000111000001001001000100000001
001000000000000000000000000000001001001001000000000000
000000000000000000000000001001100000000000000100000000
001000000000000000000000000111100000010110100000000100
000000000000001000000000001101100000101001010000000000
001000000000000001000000000111100000111111110000100000
010000000000001101100000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000001000000001000000000
001000000000000111000011100000001110000000000000001000
011000000000000111000110000111011110001100111000000000
100000000000000000100000000000101101110011000010000100
000000000000000001100000000000001000001100110000000000
001000000000000111000000000001001111110011000000000100
000000000000000111100000011101011101000010100000000000
001000000000000000000011110011011101000110000000000000
000000000000000000000110000011111111000110000000000000
001000000000000000000100000101011100000001010000000000
000000000001010001100010101001001111000000000000000000
001000000000101001100010011101101001010010100000000000
000000000000000001000010000001100000000000000100000001
001000000000000000000100000000000000000001001010100010
010000000000000001100000000101111110000010000000000000
101000000000000000100010101011001010000000000000000000

.ramt_tile 3 4
000000000000000000000011111011101100000000
000000000000000000000011110101010000000001
011000000000001111100111111011001110000000
100000000000001011000111100001010000000000
110000000001000000000010010111001100000000
110000000000010000000110011001010000000000
000000000000001111000011111111101110000001
000000000000001111000010010101010000000000
000001000000001000000011101101001100000000
000000100000001001000000001001110000000000
000000000000000011100000000001101110000000
000000000000000001100000001001010000000000
000000100011001000000011100101101100000000
000000000000100111000000001101110000000001
110000000000000001100000001101101110000000
010000000000000000100000001001110000000000

.logic_tile 4 4
010000000000001101100010111001001010000111000100000000
001000000000001111000011000001111011001001000000000000
011000000000000101000111011011011100111001110000000000
100000000000001101000110000101111000010100000000000000
110010000000000101000010001000000000001001000000100000
111000000000000101100110110111001110000110000000000000
000000000000000001000010111011011001111000000000000000
001000000000000101100011001011111001111010100000000000
000000100001010000000110001101011101000010100100000000
001001000010000000000110000001101011000001110000000000
000000000000000001000111010001011000010010100100000000
001000000000000000000111001101001010000010100000000000
000000000000000001000010000101101100100000010000000000
001000000000000000000100000101111001111110100000000000
000000000000000001100000001001111010000011100100000000
001000000010000000000000000001001011000010100000000000

.logic_tile 5 4
010000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011001000000000000000000000011001111010110000100000000
100010101000000000000000001111101110000110000000000000
110000000000000000000110100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110100000011110010100000000100000
001000000000000000000000000001010000101000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001000000000000000011010001100000000000001
001000000000010011000000000000011000001100000000000000
000000000000000001100011100000000000000000000000000000
001000000110000000100010110000000000000000000000000000
000000000000100000000110000101011101000011000100000000
001000000001011101000000001111101110000011010000000000

.logic_tile 6 4
010000000000000000000000000000000000000000001000000000
001000000000001101000000000000001000000000000000001000
000001000000000000000000000101011100001100111000000000
000000001100000000000000000000100000110011000000000000
000000000000000000000010100101001000001100111000000000
001000000000000000000110110000100000110011000000000000
000001000000000000000010100000001000111100001000000000
001000000001001101000110110000001111111100000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001011000000000000000000
000000000010000000000000000000001001001100111000000000
001000000000000001000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000010010000000000110011000000000000
000000000010000000000000001000001000001100110000000000
001010000000000000000010101111000000110011000000000000

.logic_tile 7 4
010000000000000101100000000101011010010101010000000000
001000000000000000000010110000110000010101010000000000
011001000000000000000110000011001011000000000000000000
100000100000000101000000001011001110100101100000000000
000000000000000101000110110000000000000000000100000000
001000000000000000000010101001000000000010000000000000
000000001100000000000000000001100000011001100000000000
001000000000000000000010100000001000011001100000000000
000000000000000000000110010000011000000100000100000000
001000100000001101000010000000010000000000000000100000
000000000000000000000010110011000000000000000100000000
001000000000000000000111010000100000000001000000100010
000000000000001000000110100011101110001000010000000000
001000000000000001000100001111101011010010000010000000
000000000000001000000000000011100000000000000100000000
001000000000001011000000000000100000000001000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000100000000000010001100001010000100000100000
100000000001010000000010000000101010010000100010000010
000000000000000000000000000011100000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
001000000000000000100000000111000000000010000000000000
000000000000000101000010100000000000000000000100000000
001000000000000000100100000011000000000010000000000000
000000000000000101000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
001000000110000000000000001011000000000010000000100000

.logic_tile 9 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001100000000000000001000
001000000000001000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000000001000001100110100000000
001000000000000000000000001011000000110011000100000000
000000000000001000000000001000000000010110100000100100
001000000000001111000000000101000000101001010000000000
000000000000000000000000010000000001001111000100000000
001000000000000000000010000000001100001111000100000000
000000100000001000000000000000000000000000000000000000
001001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000110000111111100001100110100000000
011000000000000000000000000000100000110011000100000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000010000000000000010011011100101001010000000000
001000000000000000000010011001001011101000010010000000
111000000000000000000000000101101110000001010100000000
000000000000001101000000000000010000000001010001000000
010000000000000000000110000000001100010100000100000001
001000000000000000000100001111010000101000000000000000
000000000000001001100110001111000000000000000100000000
001000000000000001000000000101100000010110100010000000
000000001110000101100110001000000000001001000100000000
001000000000010000000000001011001111000110000000000010
000000000000000101000000010111011010010100000110000000
001000000000000000000010000000110000010100000000000000
000000000000000011000011100000000000001001000100000000
001000000000000000100000000111001111000110000010000000
010000000000000000000000000111011000010100000100000000
101000000000000000000000000000100000010100000000000010

.logic_tile 2 5
010100000010100001100111010011001000000110000000000000
001000000000001101000011110111011010000101000000000000
011000000000000000000111101000001100000110100000000000
100000000000000101000100001001001011001001010000000000
010001000100100101000000001001001010101001010000000000
011000000000000000000010100001011000101000010000000001
000000000000000000000000001111101010000010100000000000
001000000000000001000000000011001001000010010000000000
000000000000001101100110100111101001010110000000000000
001000001000000101000010100101011100000001000000000000
000000000000000101100000000111001010000011100000000000
001000000000000101000000001001101101000010000000000000
000001000000100101000010110111001000000110000000000000
001000100000000000000010101011111010000101000000000000
010000000000001101000000001000000000000000000100000000
101000000000000101000000000101000000000010000010100001

.ramb_tile 3 5
010001001110001000000000000001101010000000
001000100000001111000011110001100000000000
111000000000001000000111111001111100000000
000000000000000111000011101101010000000000
010000000000000111100011101111101010000000
011001000000011011100000001001000000000000
000000000000001111000111010101111100000000
001000000000001111100111110011110000000000
000000000000001111000000000101101010000000
001000000000000111100000001111000000000000
000000000000000000000111011101011100000000
001000000010000000000011001011110000000000
000000001110000000000111000111101010000000
001010000000000000000111100101100000000000
010000000000001000000000000011011100000000
111000001000000111000011111111010000000000

.logic_tile 4 5
010000000000100011100011000000000001000000001000000000
001000000110000111100111110000001101000000000000001000
011000000000001001100011100011111100001100111000000100
100000000000001111000000000000011001110011000000100100
010000000000000101000011100001001000001100110000000000
111000000000000000000100000000101001110011000000000001
000000000000000011100111101101101101000110000000000000
001000000000000000100110001011101100000001000000000000
000000000000000001100000010001011010011100000000000000
001000000000001001000010000000011101011100000000000000
000000000000001101100010010011111010000001010000000000
001000000000001011000011010011101000001001000000000000
000000000000010000000000000111111000000010100100000000
001000000000000000000000001011011010000010110000000010
000000000000001000000000001001011001000010100110000000
001000000000000001000000001101001000000111010000000000

.logic_tile 5 5
110010000000000001100110100000000000000000000000000000
001001000000000000100000000000000000000000000000000000
111000000000000000000000001000000000010000100100000001
000000000000000000000011111101001100100000010000000100
010000000000000000000110010001001011001000010000000000
101000001010000000000010010111011010010010000000000000
000000000000001101000000000111101111010111110000000000
001001000000000001100011100111111110110000110000000000
000011100000000111000111001011000001100000010000000000
001010000000000011100100000011101001010110100000000000
000000000001000000000000000000011110000010100000000000
001000000000001011000000000111010000000001010001000000
000000000000000111000010100000000000000000000000000000
001000000000001111000100000000000000000000000000000000
010000001100000000000010001011001010100000000000000000
101000000000001101000000000101011001110000100010000100

.logic_tile 6 5
010010100000000001100010100000000000000000100100000000
001001000000000000100110110000001010000000000000000011
111000000000000000000010101101111111111100110000000000
000000000000000000000010111101111001001111110000000000
110000000000000101000000010001000000000000000100100000
011000000000000000100010100000100000000001000000000001
000000000000000101000010000000001000000100000100100000
001000000000001101100010100000010000000000000001000000
000000000000000000000000010000000001000000100100000000
001000000000000000000011100000001001000000000000100100
000000000000000000000000000111000000000000000000000100
001000000000000000000000001101001000010000100000000000
000000000000000001100000000000000001000000100100000001
001000000000000000000000000000001010000000000000000010
010000000000000000000010101000000000000000000100000000
101000000000000000000100000101000000000010000000000110

.logic_tile 7 5
010000000000000000000111010011111110010101010000000000
001000000000000000000111100000000000010101010000000000
111100000000100000000000000011000000000000000100000000
000000000001010000000000000000000000000001000000000000
010000000000000000000000000000000000000000100100000000
011000000000000000000000000000001111000000000000000000
000000000000000000000111001011100000000000000000000000
001000000000000000000000001011100000111111110000000000
000000000000001000000000001001001110100010000000000000
001000000000000011000000001101101111001000100000000000
000000000000000101000010100000000000000000000100000000
001000000000000000100110110111000000000010000000000000
000000000010001000000110010011100000000000000100000000
001000000000000001000011010000100000000001000000000011
010000000000000000000000000000000000000000100100000000
101000000000001101000000000000001111000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
001000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000100000000
010000000000000000000000000101011011100000000000000000
011000000000000000000010100000101011100000000000000000
000000000000000011100010100000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000011010100100000000000000
001000000000000000000000000101011011011000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000100101000110011111100000000000000100000000
000000000001000000000011000111100000010110100001000000
111000000000000001100000001011100000000000000100000001
000000000000000000100000001111100000101001010000000000
010000000000000001100000001111111000110000010000000000
000000000000000000100000000011001010110000110010000000
000000000000000000000000000111100001001001000100000000
000000000000000000000000000000101111001001000000000100
000000001100001000000000000111101000010100000100000000
000000000000000001000000000000110000010100000010000000
000000000000000000000000010000001001001100000110000000
000000000000000001000010000000011111001100000000000000
000000000000000000000000000001011110000001010100000000
000000000000000000000000000000010000000001010000100000
010000000000000001000110011000001100010100000110000000
100000000000000101100011001111000000101000000000000000

.logic_tile 2 6
000000000000101101000010110111101011000100000000000000
000001000001001001000111111001111100011100000000000000
000000000000001000000111000101011000101001010000000000
000000000000001011000110110001001010010100100001000000
000000000000000101000010111001011011101001010010000000
000000000000000101100011010001001001101000010000000000
000000000000000101000000000101011000101001010010000000
000000000000000101100010100001101001010100100000000000
000000001110100000000000000111001111100110110000000000
000000000001000101000000001001011111010000110000000001
000000000000000000010010101011101000010000100000000000
000000000000001001000010011011111011100000100000000000
000001000000001000000000011001011011101001010000000001
000010100000000101000011010101011000101000010000000000
000000000000000000000110001001001100010000110000000000
000000000000000000000010101001001011100110110000000000

.ramt_tile 3 6
000000000001010001000011100001101000000000
000000000000101001100000001111010000000000
011000000000001111100000001011001010000000
100000000000101111100000001111010000000000
010000000000000000000011110001001000000000
110000000000000000000011110001010000000000
000000000000000000000111110101101010000000
000000000000000000000011100011110000000000
000010000000001111000000001101001000000000
000001000000000111100011101011110000000000
000000000000000000010000001011001010000000
000000000000000000000010000111110000000000
000000000000100000000111001111001000000000
000000000001010000000111110111110000000100
010000000000000111000011101111101010000000
010000000000000001100010001101110000000100

.logic_tile 4 6
000000000001000000000011100001100000000000001000000000
000000000000000000000010110000000000000000000000001000
011000000000000001100010100001100000000000001000000000
100000000000001101000100000000000000000000000000000000
110000000000000000000110000000000000000000001000000000
010000000000000000000000000000001110000000000000000000
000000000000001111000000010000001001111100001000000000
000000000000000111000011110000001010111100000000000000
000000000000000101100000000111101000010100000110000100
000000000000000000000010010000100000010100000010000010
000000000000000000000110001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000101000000001011101100111100000000000000
000000001100000000000000000101100000010100000000000000
010000000000000000000000000001001011001001010000000000
100000000000000000000010001001111011100000110000000000

.logic_tile 5 6
000000000001001000000110101011111101000010000000000000
000000000000000001000000001001011101000000000000000000
111000001100000101000000011101011111101101010000000000
000000000000000000000011111101111000101001010000000100
000010100001010000000011100000000000000000000000000000
000001001100100000000100000000000000000000000000000000
000000000000101000000111010000011100000100000100000000
000000000001000001000010000000000000000000000000000000
000000000000000011110000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001101000010101000000000000000000100000000
000000000000001101100110110101000000000010000000000000
000000000001010000000110001001001100001000000000000000
000000000000000000000000000111101000000000000000000000
000000000000000001000110100000001110000100000100000000
000000000000000000000100000000010000000000000000000000

.logic_tile 6 6
000001000000000000000010100000000001000000001000000000
000010100000000000000010100000001101000000000000001000
000000000000000000000010100000011100001100111000000000
000000000000000000000010100000011010110011000000000000
000000000000000000000000000001001000001100111000000001
000000000000000101000000000000100000110011000000000000
000001000000000000000000010001001000001100111000000000
000010100000000101000010010000100000110011000000100000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000000000

.logic_tile 7 6
000000000000100011100011101001101100100010000000000000
000000000001011101100011111101011000001000100000000000
111000001110000101000000010001111101011111110000000000
000000000000000101100010100101001100111111110000000001
010000000000001000000110100000011010010101010000000000
010000000000000001000000001101000000101010100000000000
000000000000001101100111000001111010010101010000000001
000000000000000101000110010000100000010101010000000000
000000000000000000000110110101101110111101010010000100
000000000000000000000110000000110000111101010000100001
000000000000000001100000010111001100110011000000000000
000000000000001101000010001001111000000000000000000000
000000000000000000000110001000000000010110100100000000
000000000000000000000010001011000000101001010001100100
010000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000100000

.logic_tile 8 6
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000101000000000000000100000000
000000000000000000000010100000100000000001000000000000
001000000000000001100111101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000001010000000000010000000001000000100100000000
010000000000000000000010000000001101000000000000000000
000001000000000000000000011000000000000000000100000000
000010100000000000000010001101000000000010000000000000
000010100000000000000110010001100000010000100000000000
000001000000000000000010110000101001010000100000000010
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001101000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000001100001000000011100101101000000001010100000000
000000000000000001000000000000110000000001010010000000
111000000000000000000110000111100000001001000100000001
000000000000000000000000000000001001001001000000000000
010000000000000101000000000001000001010000100100000000
000000000000000000000000000000101010010000100010000000
000000000000000101000000010000001100010100000100000000
000000000000000000000010001001010000101000000010000000
000000000000000000000110010001011000010100000110000000
000000000000000000000010000000110000010100000000000000
000000000000000000000000000000000000001001000100000000
000000000000000000000000001011001001000110000010000000
000000000000000000000000000000001000000001010100000000
000000000000000000000000000101010000000010100010000000
010000000000000001100000000001000000001001000100000000
100000000000000000000000000000001001001001000000000010

.logic_tile 2 7
100001000100000000000000010101100001010000100100000000
000010100000000000000011000000101011010000100000000000
111000000000000111000111001111001000000001000000000000
000000000000000000000000000001011100010110000000000000
010000000000100101100000010101100000000000000100000000
000000000000000000000010000101100000010110100000000000
000000000000000111000110001101111111001001000000000000
000000000000000000000011101001001100000001010000000000
000000000000000101000110111001101100000001010000000000
000000000000010000000010100101111111000110000000000000
000000000000000101100000001001001100000001010000000000
000000000000000101000000000001111111000110000000000000
000000000000000101100010100111111001000100000000000000
000000000000000000000010101001001100011100000000000000
010000000000001101000000000000000001001001000100000000
100000000000000101000000001101001011000110000000000000

.ramb_tile 3 7
000000000000001000000000010011101010000000
000010000000001111000011101101110000000000
111000000000000111100011111111001010000000
000000000000000000100111010001000000000000
010000000000000111000010010111111000000000
010000000000001111100111100001010000000000
000000000001001111100000001101101010000000
000000000000000111000000000101000000000000
000000100000010011100000000111101010000000
000000000100001111100000001111110000000000
000000000000001000000111000011101010000000
000000000000000111000100000101000000000000
000000000000010111000011111111011000000000
000000000000000000100011101001110000000000
110000000000000111000000000011001000000000
110000000000001111000011110011010000000000

.logic_tile 4 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000000000001000000110000111000000000000001000000000
100000000000000001000010100000000000000000000000000000
010010100000000000000110010000001000111100001000000000
110000000000000000000011010000000000111100000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000001000000000010001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000001000000010000000001110110110100000000
000000000000000000000010001011001100111001111000000100
000010100000010101100000000101001100101000000100000000
000000000000000000000000000000110000101000000000100000
010000000000000000000000001000000000010000100100000000
100000000000000000000000001001001101100000010000100010

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000101100000001000000000010110100000000000
100000000000000000000000000001000000101001010000000000
010000000000000000000000000000011110000100000100000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010101111111000001000000000000000
000000000000000000000010101111111010000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010011101010000000110000000000
000000000000000000000010001101011101110000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000010100000000000000111100000000000000000000000000000

.logic_tile 7 7
000000000000000000000000001000001100101010100000100000
000000000000000000000000001001000000010101010000000000
011000001110001000000010100000000000000000000000000000
100000000000000111000110100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000100000000100010010000000000000000000000000000
000000001100000000000000000000001100010101010000000000
000000000000000000000000000011010000101010100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010100001111111100010110100000101
000000001100000000000100001011011001000001010000000000

.logic_tile 8 7
000000000000000001100110000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
001000000000000000000000010001100000000000000100000000
000000000000000000000011100000100000000001000000000000
010000000000001000000000010000001000000100000100000000
010000000000001001000010010000010000000000000000000000
000000000001010001100000010101100000000000000100000000
000010100000100000100010010000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000001101000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 9 7
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000001100000
010000000000000000000011101000000000000000000100000001
110000000000000000000000001101000000000010000001100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000001000000100000100000001
000000000000000000000100000000010000000000000010100000
000000000000000000000000000000000000000000100100000101
000000000000000000000000000000001000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000101000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001111000000000001100100

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001010000100100000000
000000000000000000000000000000101011010000100010000000
010000000000000000000000001000000001010000100100000000
100000000000000000000000001101001010100000010010000000

.logic_tile 2 8
000001000000000101000000000000000000000000001000000000
000010100000000000100000000000001101000000000000001000
000000000000000000000010100000001101001100111000000000
000000000000001101000100000000011100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000100000000000000001001000001100111000000000
000000000001010000000010110000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100010110000001001110011000000000000
000000000000010000000000000101001000001100111000000000
000000000010000000000000000000100000110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000000000110011000010000000

.ramt_tile 3 8
000000000000000000000000001001111110000000
000000000000000000000010001001000000010000
011000000001010111100000001101111110000000
100000000000101111000011111111010000000000
010000101110000000000011100111011110000000
110001000000001001000100001011100000000000
000000000000001111100000000011011110000000
000000000000001101100000000101010000000000
000000000000010011100000000011111110000000
000000001010000111000011111001100000000000
000000000000001000000110010011111110000000
000000000000000111000111100011110000000000
000000000001001011100000010111011110000000
000010000000001001100010010111000000000100
010000000000000000000011101011111110000000
010000000000000111000010010101010000000100

.logic_tile 4 8
000011000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010111101010001000010
000000000000000000000000000000010000111101010000100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000001100000000000000100000000
000000000000100000000000000000000000000001000000000000

.logic_tile 5 8
000000000000000000000000000000011100000100000101000000
000000000000000000000000000000010000000000000001000001
011000000000000000000000011001111010101000000000000000
100000000001010000000011011011100000000001010000000000
010000000000010000000110100000000000000000000000000000
110000001010000000000100000000000000000000000000000000
000000000000000101100110000000001100000100000110000001
000000000000000000000000000000010000000000000010000000
000010100000000000000000000000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000011110110000000
100000000000000000000000000000010000000011110000000001

.logic_tile 6 8
000000000000000101000000000101111110000001010100000000
000000000000000000100000000000000000000001010001000001
011000000000001000000110000101101011000111010010000000
100000000000000001000100001111011001011001110000000000
110000000000000111000010001000011100010011100000000000
110000000110000000100000000001011011100011010000000000
000000000000001011100110000101000000010110100000000100
000000001010000111100100000000100000010110100000000100
000000000000000000000000011000001110111101010000000000
000000000000000000000010001101010000111110100000000000
000010100000000000000110000011001010000001010000000000
000000000100001001000000000001100000101001010000100000
000000000000000000000010100111111010000001010100000000
000000000000000000000010110000000000000001010000000011
110000000001001000000000000101111010111111110000000000
010000000000100101000000001111100000111101010000000010

.logic_tile 7 8
000000000000000000000000000000000001000000100100000010
000000000000010000000000000000001001000000000000000000
011000000001010001100010110000000000000000000000000000
100000000000100000100010010000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010001000000000000000010010000000000000000000000000000
000001000000001000000000000000000001000000100100000010
000010100000001001000000000000001010000000000000000001
000000000000000000010000000000001010000100000100000000
000000000000000000000010000000010000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000000001
000000000000000000000000001011100001111111110000000000
000000000000000001000000001001001110100110010000000010

.logic_tile 8 8
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
011000000000001000000110000000011100000100000100000000
100000000010000011000000000000000000000000000000000000
010000000000000000000110110011111000101000000000000000
110000000010000000000110001011011110110110110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010100000000101000000010000000000000000000000000000
000001000000000000100010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000000001100110000101011100101001110000000000
000000000000001101000010110001101111101000100000000000
010000001000000000000000000000000000000000100100000000
010000000000000000000000000000001111000000000000000000

.logic_tile 9 8
000000000000000101000110000001100000000000001000000000
000000000000000000100011000000000000000000000000001000
011010100100000001100000010111000001000000001000000000
100001000000000000000011110000001101000000000000000000
010000000000000111100010100111001000001100110100000000
010000000000000000100100000000101101110011001000000000
000000000001010000000000011011001010000000100000000000
000000000000000000000010100001101101000000000000000000
000000000000000000000011111001011010111101010000000000
000000000000000000000010001111011011111000100010000000
000000000000000000000110001000000000010110100100000000
000000000100000000000000000001000000101001010000000000
000000000000000111100000000001011101001111010001000010
000000000000000000000011110000111001001111010000000000
110000000000000111100110000000011111001100110100000000
110000000000000000100000001111011000110011001000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000001000000000001000000001001100000011111100001000000
000000000000001101000000001011001010101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110000011000001101001010100000000
000000000000000000000000000111001101100110010000100000
000000000000001000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000011010000010100010000000
000000000000000000000000000101000000000001010001000010

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.logic_tile 1 9
000000000000000001100000010000000000011001100010000000
000000000000000000100010011001001011100110010000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000010110100110000000
110000000000000000000100001011000000101001010000000010
000000000000000000000000000001000000000000000010000000
000000000000000000000000000001100000111111110000100000
000000000000000000000000010000000000000000000100000001
000000000000000000000010001101000000000010000000100000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000011
000000000000000000000111000000000000000000000100000001
000000000000000000000000001001000000000010000001000000
010000000000000000000000000000001100110011000000000100
100000000000000000000000000000011000110011000000000100

.logic_tile 2 9
000000000001010000000000001000011000010101010010000001
000000000000000000000010000001000000101010100000000000
111000000000000101000000000001100000000000000100000001
000000000000000101000000000000000000000001000000000001
010010100000000000000010100101100000000000000100100000
010001000000000000000000000000100000000001000000000001
000000000000000000000010101000000001011001100000000000
000000000000000000000010100001001011100110010000000100
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000011
000000000000000000000000000001101010010101010000000010
000000000000000000000000000000010000010101010000000000
000000000000000000000000000101100001011001100000000000
000000000000000000000000000000101011011001100000000010
010000000000000000000000000000000001000000100100000001
100000000000000000000000000000001000000000000000000000

.ramb_tile 3 9
000010000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001000000010100000000001000000001000000000
000000000000001001000110110000001011000000000000001000
000000000000000000000000000000011010001100111000000000
000000000000000000000010110000011001110011000000000000
000010100000000101000110000000001000001100111000000000
000001000000001101100100000000001011110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000001010000000000000000001000001100111000000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001000001100110000000000
000000000010100000000000000000000000110011000000000000

.logic_tile 5 9
000100000000000101100010100011001111010010000000000000
000000000100000101000000001011101010000100100000000000
011000000000000001100010100000000001100110010000000000
100000000000000000000010110001001001011001100000000100
010000000000001101000011110000001010000100000110000000
110000000100001011000111110000010000000000000010000000
000000000000001001000010000001011010101000000000000000
000000000000000011000000001111010000000001010000000000
000000000000001000000110001000011010100000100000000000
000000000000000001000010001001001010010000010000000000
000000000000001001100000001001011100001100000000000000
000000000000000101100010000011011010001000000000000000
000000000000000000000010100001011010001000010000000000
000000001010001101000110110011101111010010000000000000
110000000000000001100000000111111011100000110000000000
010000000010000000100000001111011000110000010000000000

.logic_tile 6 9
000000000000000000000010110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
011000000000010000000000000000011000000001000000000000
100000000000100101000010011011001010000010000000000011
110000000001010000000000001101101110000100000000000001
110000000000001111000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000010000001000000000000000000000000
000000000110000000000000000000100000000001000000000000
000000000000000000000000000000011000111111000100000000
000000000000000000000000000000001010111111000000000001
000000000000000001000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000101100000000001001111000100100001000000
110000000000000000100010000101101111100101000010000100

.logic_tile 7 9
000000000000000000000111110011000000000000000100000000
000000000000000000000011010000000000000001000000000000
011000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000101100000000000000000000000100100000000
010000000000000000000000000000001101000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000111100000000000000100000000
000000000001010000000010100000000000000001000000000000
000000100001010000000110000101000001111001110000000000
000001000000000000000100001001001101101001010010000000
000000000000000000000010100000000000000000000100000000
000000000010100000000000001111000000000010000010000000
000000000001010000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000101111110010100000010000000
000000000000000000000011000000110000010100000000000000
011000000000001111100000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010000000000001000000000000101000000000000000000000000
010000000000000001000000000000000000000001000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000001100000000000000110000000
000000000000000000100000000000000000000001000000000000
000000000010000000000000001001111010000000000010000011
000000000000000000000000001101011100010000000000000000
000010000000000000000000001000001101000000100000000000
000001000000000000000000000001001011000000010010000000
110000000000000011100000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000000000011100000000001000000100100000000
000000000000000000000010100000001100000000000000000000
011000000000000101000111101001001101110000010000000000
100000000000000000000000000111101000010000000000000000
110000000000000000000000010000001110000100000100000000
110000000000000000000010000000010000000000000000000000
000000000000000000000110000101101001001001000000000000
000000000000000000000000001101111000000101000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011000001100000010110100000000000
000000000000000000000010000000100000010110100000000001
110000000000001011100000000000000001000000100100000000
110000000000000001100010000000001111000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000001010000000001
000000000000001110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100111000000000101000001110000110000000000
000000000001010000100010101111101010001111000000000001
000000000000001101000000000000011110000100000100000000
000000000000001011000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011000110011110000000000
000000000000000000000000000000001010110011110000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 2 10
000100000000000101000000000000000001000000001000000000
000100000000000000000010100000001110000000000000001000
000000000000000101000000000011111110001100111000000000
000000000000000101000000000000100000110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000100000000000101000010100000001000001100111000000000
000100000000000000100010100000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000010001001000001100111000000000
000000000000001001000010010000100000110011000000000000
000000000000000000000011100000001001001100110000000000
000000000000000000010100000000001000110011000000000000
000000000000000001100000001101101111100010000000000001
000000000000000000100000000001011011000100010000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000010100001000000000000000100100000
000000000000000000000010100000100000000001000000000010
011000000000000101000010100000011000000100000100100001
100000000000000101000010100000000000000000000000100000
110000000000000101000000001000000000000000000110000000
110000000000000000000000001001000000000010000000000010
000001000000000000000000000000001010000100000100000000
000010100000000000000000000000000000000000000000100000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000011000001100110000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000000000000111000001100000000000000100000000
000000000000000000000100000000000000000001000010100000
010000000000000000000000000001000000011001100000000000
100000000000000000000000000000101001011001100000000000

.logic_tile 5 10
000000000000000101000110100111111100010101010000000000
000000000000001101100000000000010000010101010000000000
011000000000000000000110000111011001111000110100000000
100000000000000101000010101111111100110000111000100110
000010100000001101000011101001001101001000010000000000
000000000000000001000000001101111111010010000000000000
000000000000000101100010100001001010100000100000000000
000000000000001101000011110000011000100000100000000000
000000000000000000000011110111101101100010000000000000
000010000000000000000010010101111010000100010000000000
000000000000001001100111011011111001100000000000000000
000000000000000001000110011001001010000000000000000000
000000000000000001100110010000000000011001100000000000
000000000000000000100010001011001110100110010000000000
010000000001001001100010001111111100000010010000000000
100000000010001001100010011101011010100100000000000000

.logic_tile 6 10
000000000000000101100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101000111111010100000000
000000000000000000000000000001111010111111000000000000

.logic_tile 7 10
000000000010100000010010110000001101000110100000000000
000000000001010000000110011011001000001001010000000000
011000000000000111000000000000000001000000100110000000
100000000000001101000000000000001101000000000000000000
010000000000000011100010101001011000000110100000000000
010010001000000000100100000111101010000011000000000000
000000000000000000000111100101100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000001101000000010000000000000000000110000000
000000001010000101100010010011000000000010000010000000
000000000000000001100110101101000000100000010000000000
000000000000000000100000000011101111000000000010000000
000000000000000000000000000001011001111001010000000000
000000000000000000000010010101101110111101110000000010
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000001000000011111000011110111001010100000000
000000000000000101000010101101011110110110100000000000
111000000000000111100111100001101110101000000100000000
100000000000000111000000000000000000101000000000000000
010000000000000000000000001000011000111100010100000000
010000000000000000000000001011011110111100100000000000
000000000000001011100111110011101111101000010100000000
000000000000000111100011101001001010110100010000000000
000000000000000000000000000101101111101000010100000000
000000000000000000000000000111101100110100010000000000
000000000000000000000000010001001111110110100110000000
000000000000001101000011000000001110110110100000000000
000000000000001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000000000001000000000001000001110101000000100000000
110000000000000011000010010001000000010100000000000000

.logic_tile 9 10
000000000000100000000000000000000001000000001000000000
000000000001010000000011110000001110000000000000001000
011000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
010000000000000000000000001111001000000001011100000000
010000000000000000000000001101100000010100000000000000
000000000000000011100110000101101000001000010100000000
000000000000000000100000000000101101001000010000000000
000010100000000000000110001000000001111001110000000000
000001000000000000000000001101001010110110110000100000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110011111100001001001000100000000
000001000000000000000010001101101110010000100000000000
010010000000010001100000011111011110011111110010000000
110001000000000000000010001111101111111111110000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011001000000000000000000000000011110000100000101000000
100000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000001110000011110000000000
000010000000000000000010000000010000000011110001000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100110100100
000000000000000000000000000000001100000000001001100100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
010000111000000000
000000001000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000101000000000000000000000000000000000000000
000000001001010101000000000000000000000000000000000000
111000000000000101100000000000011100000100000100000000
000000000000000000000000000000010000000000000000000001
010000000000000111000011110000000000000000000000000000
110001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001001011101010100000000010
000000000000000000000010001101001000010100010000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000101000011101111111011110101110000000000
000000000000000000000110100101011110011111010000000000
111000000000000000000000000001001010111100000000000000
000000000000000000000010111101110000000011110000000000
000000000000001001100010101101101101000000110000000000
000000000000000111000010010101001001110000000000000000
000000000000000101000010000000000001000000100100000000
000000000000000101000110100000001101000000000000000000
000000000000001011100000000000000000000000000110000000
000000000000000001000000001111000000000010000000000000
000000000000000000000010000101100000000000000100000000
000000000010000000000000000000100000000001000000000000
000000000000000000000110000101101000010010000000000000
000000000000000000000000000101011011001000010000000000
000000000000001001100000000011001000010010000000000000
000000000000000001000000000001011010000100100000000000

.ramb_tile 3 11
010000000000010000000000000000000000000000
001000010000100000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000101100000000000000100000000
000000000000000000000011110000000000000001000000000100
011000000000000101000010110000000000011001100110000000
100000000000000000000010011101001010100110010000000000
110000000000000000000000000000000000000000000100000000
110000000000000111000011101011000000000010000001000000
000000000001000001000000000001000000101001010010000000
000000000000000101000000001111100000111111110001000100
000000000000000000000000000101000001011001100100000000
000000000000000000000010000000101010011001100000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000000000000110100000011000000100000100000000
000000000000000000000110000000000000000000000000000100
010000000000000000000000000001100000000000000100000000
100000000000000000000000000000100000000001000000000100

.logic_tile 5 11
000000001110000000000000010000001110001100110000000000
000000000000000000000010000000001100001100110000000000
011000000000000000000000001001001010011010010000000000
100000000000100000000000001111111010000000000000000000
110000000000001001000010000000011100001100110000000000
110000000000000001100100000000001101001100110000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000010000000
000000000000001001000000010111101101110011000000000000
000000000000001001100010010101001111000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000001001000000110010000000000000000000000000000
010000000000001001000110010000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000001101101010111100000000000
000000000000000000000000001011001100001011100000000000
011000000000000001100000000111000000000000000100000000
100000000000000111000011100000000000000001000000000000
010000000000000000000011100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000001000000000000000000000111011001010110100000000000
000010100000000000000000001011111100111001010000000000
000000000000000101100110110000001100000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000101101000000000000000000000000100100000000
000000000001000101000000000000001010000000001000000000
000000000000000001100010000000011110000100000100000000
000000000000000000100000000000000000000000000000000001
010000000000000101000000000111100000000000000100000000
010000000000001101100000000000000000000001000000000001

.logic_tile 7 11
000000000000000000000011111001011111000001000000000000
000000001100000000000011010011101101000000000000000000
011000100110000000000010000011101100000000000000000000
100000001110000000000100000101011101000010000000000000
010100000000001000000111000000000000000000000000000000
110100000100001011000100001111000000000010000000000000
000000001100000000000010000000011110000100000100100000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000101001101000000100000000000
000000001010000000000010111011011100000000000000000000
000000000000000000000000011000011010000010100000000000
000000000000000001000010000101010000000001010010000000
000000000000001000000010100000000000000000000100000000
000000000000000001000000001001000000000010000000000001
000000001110000001100000000000000001100000010000000000
000000000000000001000000000111001001010000100010000000

.logic_tile 8 11
000000000000000000000110100111101000010111110000000001
000000000000000000000100000000010000010111110000000000
011000000000000000000000000000000000000000100110000001
100000000001010000000000000000001111000000000010000000
010000000000001000000010010101000000000000000100000001
110000000000001011000011000000100000000001000000000001
000000000000001000000111000101100000000000000100000000
000000000000000011000000000000100000000001000000000001
000000101010000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000001010000000000000000000000000000100100000000
000000000000100000000000000000001010000000000000000011
000000000000000000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001010000000000000000101

.logic_tile 9 11
000010100010000000000110110111111100110110100000000000
000001000000000000000010100101111100110100010010000000
011000000000001000000000000001100000000000000100000000
100000000000000101000000000000000000000001000000000000
010000000000000111000111100000000001000000100100000000
110000000000000000100000000000001011000000000000000000
000000000000000101100110100101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000100100000000
000000000000001101000000000000001110000000000000000000
000000000000000000000010100000000000000000100100000000
000000000110000000000100000000001001000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000010000000000000000001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000110100000000000000000000000000000
000000000000000111000111100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000001001110110111110100000000
010000000000001111000000000011111110101011110001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000011111101010011111110100000000
000000000000000000100011011101101000101011110001000000
110000000000000101100000000000000000000000000000000000
110000000000000000100011110000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000001000
000000000000000000
000100000000000000
000000110000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000111100001010000100100000101
000000000000001101000010110000101100010000100000000000
010000000000000000000000001000000001010000100100000001
001000001010000000000000001111001100100000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000101000000000001111000101010100000000100
001000000000001101100000000000010000101010100000100010
000000000000101000000000000000000000000000000000000000
001000000001001001000000000000000000000000000000000000
010000000000000000000010100000000000000000100000000000
101000000000000000000000000000001110000000000000000000

.logic_tile 2 12
110000000000000000000000011111001011011111110000000000
001000000000001101000011011001111011111111110010000000
111010100000000111000111000000000000000000000000000000
000001000000000000100110100000000000000000000000000000
010001000000000000000110001101111000100001000000000000
111000100000000000000010100101111001000100100000000000
000000000000000011100010111001011100101011110000000000
001000000000000000100011000111010000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000010110000000000000000000000000000
000000000000000000000000011000011001000000100100000001
001000000000000000000010001011001100000000010010000010
010000000000000000000000000000000000000000000000000000
101000000000001011000000000000000000000000000000000000

.ramt_tile 3 12
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
110000000000000000000000001000001100000000100100100000
001000000000000000000000000111011110000000010001000010
111000000000000101000000000111101110100010000000000000
000000000000000000100011100101111011000100010000000000
010000000000000001100010101111011110000100000000000000
111000000000001101000110010011001100100000000000000000
000000000000001000000011110000000000000000000000000000
001000000000000111000010000000000000000000000000000000
000000000000000000000111110101111010100000000000000000
001000000000000001000110000101011101000000000000000000
000000000000001011100000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000001000011101001111101100010000000000000
001000000000000111100100001101001001000100010000000000
010000000000001101100010000000001110101010100010000001
101000000000000101000000001011000000010101010010100000

.logic_tile 5 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000001000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000001010000000000111001001101101101111000100000000
001000001110000000000100000001111110001111100001000000
000000000000000000000000001001011010111110100100000001
001000000000000000000000000101110000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000001001010101000000100000000
111000000001010000000010000000010000101000000000000010
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000001100010100001000000000000000100000000
001000000000000000100110000000000000000001000000000000
011000000000000101000000001000011010010000000000000000
100000000000000000100010101101001010100000000000000001
010000000000001101000000001000000000000000000000000000
011000000000001111100000001011000000000010000000000000
000000000000000111000000010111101100110011110000000000
001000000000000000000011001111101110100001010000000000
000000000000001000000000000001101001000110110001000000
001000000000000001000010100000011001000110110010000000
000000000000000101000010010101001100010100000000000000
001000000000000000000010100000010000010100000000000000
000010000000001000000000000011111011010000000000000000
001000000000000101000011100000111010010000000000000000
000001000000000000000110100000000001000000100100000000
001000100000000000000000000000001100000000000000000000

.logic_tile 8 12
010000000000000000000010010011011110010111110010000000
001000000000001101000010100111110000111111110000000000
011000000000001000000010111111011101101000010010000000
100000000000001011000110101101011100010110100000000010
010000000000001000000110100001101001110111110100100000
011000000000000001000010110011111000101011110000000000
000000000000000101100110110011011011011111100100000000
001000000000001101100010000101111010111111101000000000
000000100000001000000010101111011000111111100100000000
001000000000000101000111010011111011011111100000100000
000000000100000101000000010001000000000000000000000000
001000000000000111100010010101000000101001010000000101
000000100000000101000000011101001100101001010000000000
001000000000000000100011011001110000010100000010000000
010000000000000000000000010111000001110110110010000001
111000000000000000000010011011001111111111110010000000

.logic_tile 9 12
010000000000001101000000000101111011100010110000000000
001000000000000101000000000001101011010110110000000000
011000000000001101000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000111000111001101011100010110110000000000
111000000000000111000010101111111000100010110010000000
000000000000000000000110100111100000010110100100000000
001000000000000101000011110101000000111111110000100000
000000000000001000000000000000000000000000000000000000
001010000000001011000000000000000000000000000000000000
000010000000010000000010101001001100000111010000000000
001000000000000000000100001011001000101011010000000000
000000001110000000000000000001111100010110110010000000
001000000000000000000000000101011000100010110000000000
010000000000000001100011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000101000000010000000000000000000000000000
001010100000001111100011100000000000000000000000000000
011000000000000000000111000001100000101001010001000100
100000000000001111000111110101100000000000000000000000
010000001010011000000000001000000001011111100100000000
011000000000100111000000000011001011101111010001000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000001000000000000000000010001000000011111100100000000
001010001111000000000011010000001000011111100000000100
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010000000000000000000010000111101101010110110000000000
011000000000000000000000001111111001011111110000000000

.logic_tile 12 12
010001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
000000000100000000
000000000100000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000101000000
001000000000101000
000100000000000100
000000000000001100
000000000000001100
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000010010000000000000001000000000000
000000000000001101100000001011111001111011110000000100
001000000000000001000000001101001000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 13
110000000000000000000110001000011011101100000000000000
001000000010100000000000000111001001011100000000000000
111000000000000000000000000101101110111100100000000000
000000000000000000000010110000011001111100100000000100
010000000000000000000000000101111010110111110000000000
101000000000000000000000000000101111110111110000000000
000000000000001101100000011001111111100111010000000000
001000000000000101000010100101101011111001100000000000
000000000000000000000000000011111110000001010100000010
001000000000000000000000000000100000000001010000000000
000000000000000000000111001000000001001001000000000000
001000000000000000000000001101001010000110000000000000
000000000010100000000011000000011111000000110100000001
001000000001000000000100000000001111000000110000000000
010000000000001101000110001001111111100110010000000000
101000000000000011100100000101101011111001100000000000

.ramb_tile 3 13
010000000001000000000000000000000000000000
001000010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000001111100000001000000000000000000100000000
001000000000001011000000001011000000000010000001000000
111000000000001000000111110000000001000000100110000000
000000000000000001000011000000001010000000000000000000
000000000000001000000000000000000001000000100110000000
001000000000000011000000000000001011000000000000100000
000000000000001000000110001000001100110010110000000000
001000000000000011000000001001011000110001110000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000011100000001001000000000000000000
000000000000000000000000010000011000000100000110000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 5 13
010000000000000101000010100000000001000000100100000000
001000000100001101100100000000001011000000000000100010
011000000000000000000000001000000000000000000100100000
100000000000001101000000001101000000000010000000000010
000000000000000000000000000001000000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000000000000010100001000000000000000100100000
001000000000000000000110110000000000000001000000000000
000000000000000000000000000000001000000100000100000000
001000001010000000000000000000010000000000000000000010
000000000000000000000000010000011000000100000100000000
001000000000000000000011110000000000000000000000000010
000000000000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000100010
000000000000000000000110000011100000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 6 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
011000000000000000000000000000000001000000100110000001
100000000000000000000000000000001101000000000000000001
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000010000010001100000000000000100000000
100000000000000000000011100000100000000001000010000000
010000000000000000000111000000000001000000100100000000
111000000000000000000100000000001110000000000000000000
000000000000000000000000011011011100000010100000000000
001000000000000000000010001101100000000000000000000010
000000000000000000000000010000000000000000100100000000
001000000000000000000010000000001111000000000000000000
000000000000001000000000000011011101000000100000000000
001000000000000001000000000000101011000000100000000000
000000000000000000000110101000000000000000000100000000
001000000000000000000100001111000000000010000000000000
000000000000000011000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 8 13
010001000001001000000000000000011110000000110000000000
001010100110000001000000000000001110000000110000000000
011000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100110101000011000000001010000000000
011000000000000000000010010101000000000010100010000000
000000000000000101100010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000011011101011001011100000000000
001000000000000000000010111101111111010111100000000000
000000000000000001100111000000000001000000100100000101
001000000000000000100000000000001111000000000000000000
000000000000000001100000000011100000101001010010000010
001000000000000000100000000001000000000000000000000000
000010000000000000000110001101001010000001010000000000
001001100000000001000010000001100000000000000010000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
011000000000000011100111000101000000000000000110000000
100000000000000000100100000000100000000001000000000000
110000000001000111000011100001100000000000000100000000
011000001010000111000000000000100000000001000010000000
000000000000000111100110100000001010000100000100000000
001000000000000000000000000000000000000000000010000000
000000000000000000000000000000000001000000100100000000
001000000000000000000010000000001010000000000010000000
000000000000000000000110000000000001000000100100000000
001000001000000000000111100000001000000000000010000000
000000000000000000000000001101011101010110000000000001
001000000000000000000000001101011101111111000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000010101000000010000000000000000000000000000
001000000000101101100011100000000000000000000000000000
000000000000000000000000000011101000011110100000000000
000000000000000000000000000011011000101111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000001111100000001011011010010110110010000000
001000000000000111100000001011001001011111110000000000
000000000000000000000000000001001000011111100000000000
001000000000001111000011111111011100011111010000100000
000010101010000000000000010000000000000000000000000000
001001000000000000000011100000000000000000000000000000
000000000000000000000000000001001100011111100000000000
001000000000000000000000000011101011101011110000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000110000100000000
000000000000000000000000000011001011001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
100000000000000000000000000000000000000000001000000000
000000000000000111000010100000001011000000000000001000
111000000000000101000000000001001011001100111000000000
000000000000000000000000000000011101110011000000000000
010000000000000000000110000011101000110011000000000000
010000000000000101000000000001000000001100110000000000
000000000000001101100010100000011010000011110000000000
000000000000000001000000000000000000000011110000000000
000000000000000000000000010101011001000110000100000000
000000000000000000000010000111001011001011000000000000
000000000000000001100110000101101101000110100100000000
000000000000000000000000000101111000000010100000000000
000100000000000001100000000101111100101000000000000000
000100000000000000000000000000000000101000000000000000
010000000000000000000000000000000001001111000000000000
100000000000000000000000000000001010001111000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000111100000011000000100000100000000
000000000000000000000100000000000000000000000000000000
111000000000000101100000000000000001000000100100000000
000000000000000000100000000000001111000000000000000000
010000000000000000000111000000011100000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000111100011000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 5 14
000001000001000000000000010000000000000000000100000000
000010100000000000000010100101000000000010000000000000
011000000000000101100000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000001000000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000100000
000000000000000111100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100110000000000001000000100100000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000011011111100010000000000
000000000000000000000000001011011001111100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000111100000001010100000000001000000
000000000000000101000110100001011110010000000000100000
011000000000000111000000001111001001000111110000000000
100000000000000000000000000011011111101111110000000010
110000000000000000000111001000001100111100100000000000
110000000000000000000110101101001011111100010000000000
000010000000000101000010000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000001001000110000000011000000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000000001000000001111001100011111110000000000
000000000000000000100000000111001011001111010000100000
000000000000000001100011010000001000000100000100000000
000000000000000000100011010000010000000000000000000000
000000000000001000000000010001001110011110100000000010
000000000000000001000010001011101111011111110000000000

.logic_tile 9 14
000000000000000000000010110000011010000100000100000000
000000000000000000000111000000000000000000000010000000
011000000000000101000000010000011000000100000100000000
100000000000001101100011000000010000000000000010000000
010000000000011101000011010101000000000000000100000000
110000000000000011100011010000100000000001000010000000
000000000000001000000000000000000000000000100100000000
000000000000000011000000000000001010000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000001101011000000110100001000000
000000000000000000000000000001001001101001010010000000

.ramt_tile 10 14
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000001011111001010001110100000000
000000000000000000000011000001111101111000100010000000
011000000000001000000111110011111001111101000100000001
100000000000001111000010000000011101111101000000000000
010000000000000000000000001011111111010100000100000000
010000000000000000000000001101101000011101000010000000
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001011101110010100000100000000
000000000000000000000000001001100000101001010000000001
000000000000001000000010000101111001111001010100000000
000000000000000111000011111111101101110110010000100000
000000000000000000000000001001111101100100000000000000
000000000000001111000011110101111000111100000000000000
000000000000000000000000000101100001000110000000000000
000000000000001111000000000000001001000110000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000001000010000
001100000000000000
000000000000000000
000001110000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111011110111101010000000000
010000000000000000000000001111100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000011000000000000000000100000000
000000000000000000000010001001000000000010000010100000
000000000000000000000010010000011100000100000100000001
000000000000000000000010110000000000000000000000100000
010000000000001001100000000111111100010100000000000000
100000000000000101000000000000010000010100000000000000

.logic_tile 2 15
100000000000000000000000001001100001101001010000000000
000000000000000000000000001101001001001001000000000001
111000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000110001001111011101010100000100000
110000000000100000000000001101011001111010100000000000
000000000000000101110110011101111110111110100000000000
000000000000000000000010101101010000111111110000000000
000000000000000000000000001011111011111011000000000000
000000000000000000000000001001111010110011100000000000
000000000000000000000110000101100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011001000011100000010100100000000
100000000000000000000000001011010000000001010000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000001011111100000000000000000100
000000000000000000000000001111010000000010100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001011111100000010100000000010
000000000000000000000000001111010000000000000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000000100000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000000011100111000000000000000010000010100110
010000000000000000000100000000000000000000000010100101
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000010
000000000000000000000000010000000000000000100100000001
000000000010000000000010100000001010000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000000001000000000010001101000000000010000010000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000111100000011100000100000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000110000000000000
000000000000000000000000000111001110001001000010000000
000000000000000001100000000111000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000100101100010001000000000000000000100000000
000000000001010000000000001001000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111000111000000000000000000000100100000
100000000000000000000000001001000000000010000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100001
000000000000000000000000010001100000000000000100000000
000000000000000000000010010000000000000001000000100001
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100001
010000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000001000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
100000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
111000000000000101000000000111011011001100111000000000
000000000000000000000000000000101100110011000000000000
010000000000000001100010100011101001110011000000000000
110000000000000101000000000000001111001100110000000000
000000000000001101000000000000000001001111000000000000
000000001100000001000000000000001010001111000000000000
000000000000000000000000010011101010000110000100000000
000000000000000000000010000101101001001011000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110000000011011110000000000000000
000000000000000000000000000000001111110000000000000000
010000000000000000000110000001001101000110100100000000
100000000000000000000000000101111101000010100000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001110110110000000000
000000000000000000000000000000101110110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000110001101100001001001000100100000
000000000000000101000100000101001000011111100010000000
011000000000001000000000000000000000000000000000000000
100000100000001001000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001011001010100000000
000000000000000000000000001001001010101001100000100000
000000000000000000000111001101111010111101010110000000
000000000000000000000000000001011011011101000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000001000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000011000000000
000000001000000001
000000000000001100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000011000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000001000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000001000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 6 r_counter[0]_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 49 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 50 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 58 $PACKER_VCC_NET
.sym 82 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 179 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 180 smi_ctrl_ins.int_cnt_24[4]
.sym 182 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 183 smi_ctrl_ins.int_cnt_24[5]
.sym 184 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 291 w_rx_24_fifo_data[10]
.sym 294 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 295 w_rx_24_fifo_data[12]
.sym 296 w_rx_24_fifo_data[14]
.sym 297 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 405 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 406 w_rx_24_fifo_data[15]
.sym 407 w_rx_24_fifo_data[8]
.sym 408 w_rx_24_fifo_data[6]
.sym 409 w_rx_24_fifo_data[4]
.sym 410 w_rx_24_fifo_data[13]
.sym 411 w_rx_24_fifo_data[2]
.sym 412 w_rx_24_fifo_data[11]
.sym 480 w_rx_24_fifo_data[10]
.sym 485 lvds_clock
.sym 519 w_rx_24_fifo_data[3]
.sym 520 w_rx_24_fifo_data[19]
.sym 521 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 522 w_rx_24_fifo_data[7]
.sym 523 w_rx_24_fifo_data[9]
.sym 524 w_rx_24_fifo_data[16]
.sym 525 w_rx_24_fifo_data[17]
.sym 526 w_rx_24_fifo_data[5]
.sym 530 $PACKER_VCC_NET
.sym 552 w_rx_24_fifo_data[2]
.sym 558 w_rx_24_fifo_data[13]
.sym 567 w_rx_24_fifo_data[15]
.sym 633 w_rx_24_fifo_data[23]
.sym 634 w_rx_24_fifo_data[24]
.sym 635 w_rx_24_fifo_data[18]
.sym 636 w_rx_24_fifo_data[20]
.sym 637 w_rx_24_fifo_data[27]
.sym 638 w_rx_24_fifo_data[22]
.sym 639 w_rx_24_fifo_data[21]
.sym 640 w_rx_24_fifo_data[25]
.sym 667 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 672 w_rx_24_fifo_data[16]
.sym 676 w_rx_24_fifo_data[5]
.sym 679 w_rx_24_fifo_data[3]
.sym 752 w_rx_24_fifo_data[31]
.sym 753 w_rx_24_fifo_data[29]
.sym 779 w_rx_24_fifo_data[21]
.sym 783 w_rx_24_fifo_data[27]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 862 rx_24_fifo.wr_addr[0]
.sym 863 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 864 rx_24_fifo.wr_addr[3]
.sym 865 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 866 rx_24_fifo.wr_addr[2]
.sym 867 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 893 w_rx_24_fifo_data[31]
.sym 915 w_rx_24_fifo_data[29]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 972 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 976 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 977 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 980 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 981 rx_24_fifo.rd_addr_gray_wr[0]
.sym 1009 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 1033 rx_24_fifo.wr_addr[2]
.sym 1049 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 1053 rx_24_fifo.wr_addr[0]
.sym 1089 rx_24_fifo.wr_addr_gray[5]
.sym 1093 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1143 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1203 w_rx_24_fifo_data[0]
.sym 1204 w_rx_24_fifo_data[1]
.sym 1207 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1209 w_lvds_rx_09_d0
.sym 1234 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 1239 $PACKER_VCC_NET
.sym 1241 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1253 w_lvds_rx_09_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1320 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1322 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1353 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1427 $PACKER_VCC_NET
.sym 1435 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 1493 $PACKER_VCC_NET
.sym 1512 $PACKER_VCC_NET
.sym 1546 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1549 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1550 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1551 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1879 w_rx_09_fifo_data[21]
.sym 1880 w_rx_09_fifo_data[23]
.sym 1881 w_rx_09_fifo_data[30]
.sym 1882 w_rx_09_fifo_data[28]
.sym 1883 w_rx_09_fifo_data[25]
.sym 1884 w_rx_09_fifo_data[19]
.sym 1885 w_rx_09_fifo_data[17]
.sym 1886 w_rx_09_fifo_data[27]
.sym 2066 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 2067 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2068 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 2069 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 2070 w_rx_09_fifo_data[15]
.sym 2073 w_rx_24_fifo_data[0]
.sym 2080 w_rx_09_fifo_data[27]
.sym 2084 w_rx_09_fifo_data[26]
.sym 2116 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2125 i_button_SB_LUT4_I3_I2[2]
.sym 2135 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2155 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2162 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2166 smi_ctrl_ins.int_cnt_24[5]
.sym 2184 $nextpnr_ICESTORM_LC_18$O
.sym 2186 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2190 $nextpnr_ICESTORM_LC_19$I3
.sym 2193 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2200 $nextpnr_ICESTORM_LC_19$I3
.sym 2203 smi_ctrl_ins.int_cnt_24[5]
.sym 2234 w_rx_09_fifo_data[9]
.sym 2235 io_pmod[4]$SB_IO_OUT
.sym 2236 io_pmod[6]$SB_IO_OUT
.sym 2237 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2238 w_rx_09_fifo_data[13]
.sym 2239 w_rx_09_fifo_data[11]
.sym 2240 w_rx_09_fifo_data[7]
.sym 2241 io_pmod[5]$SB_IO_OUT
.sym 2249 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2256 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 2257 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 2258 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2260 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2262 smi_ctrl_ins.int_cnt_24[5]
.sym 2264 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2266 w_rx_24_fifo_data[4]
.sym 2273 w_rx_24_fifo_data[14]
.sym 2276 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2290 smi_ctrl_ins.int_cnt_24[4]
.sym 2298 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2300 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2301 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 2304 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2305 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2306 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2314 i_button_SB_LUT4_I3_I2[2]
.sym 2316 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2335 smi_ctrl_ins.int_cnt_24[4]
.sym 2338 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2351 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2352 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2359 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2362 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 2363 i_button_SB_LUT4_I3_I2[2]
.sym 2365 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2366 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2370 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2372 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2374 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2375 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2376 i_smi_a2_SB_LUT4_I1_O[0]
.sym 2384 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 2386 io_pmod[5]$SB_IO_OUT
.sym 2387 io_pmod[7]$SB_IO_OUT
.sym 2392 io_pmod[6]$SB_IO_OUT
.sym 2393 w_rx_24_fifo_data[12]
.sym 2394 w_rx_09_fifo_pull
.sym 2395 w_rx_24_fifo_pull
.sym 2396 w_rx_24_fifo_data[11]
.sym 2402 w_rx_24_fifo_data[8]
.sym 2404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2405 w_rx_24_fifo_data[17]
.sym 2424 w_rx_24_fifo_data[8]
.sym 2428 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2436 i_button_SB_LUT4_I3_I2[2]
.sym 2437 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2446 w_rx_24_fifo_data[10]
.sym 2450 w_rx_24_fifo_data[12]
.sym 2451 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2455 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2457 w_rx_24_fifo_data[8]
.sym 2474 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 2480 w_rx_24_fifo_data[10]
.sym 2481 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2485 w_rx_24_fifo_data[12]
.sym 2486 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2491 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 2492 i_button_SB_LUT4_I3_I2[2]
.sym 2501 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2506 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2511 w_rx_24_fifo_pull
.sym 2514 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2516 w_rx_24_fifo_empty
.sym 2517 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 2519 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2524 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2526 w_rx_09_fifo_data[10]
.sym 2528 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2531 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2534 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2535 w_rx_24_fifo_data[19]
.sym 2539 w_rx_09_fifo_data[0]
.sym 2547 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2559 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2561 w_rx_24_fifo_data[9]
.sym 2568 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2569 w_rx_24_fifo_data[4]
.sym 2570 w_rx_24_fifo_data[13]
.sym 2572 w_rx_24_fifo_data[11]
.sym 2574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2576 w_rx_24_fifo_data[6]
.sym 2578 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2579 w_rx_24_fifo_data[2]
.sym 2582 w_rx_24_fifo_data[0]
.sym 2584 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2590 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2591 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2592 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2593 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2597 w_rx_24_fifo_data[13]
.sym 2599 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2602 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2605 w_rx_24_fifo_data[6]
.sym 2608 w_rx_24_fifo_data[4]
.sym 2609 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2614 w_rx_24_fifo_data[2]
.sym 2616 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2621 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2623 w_rx_24_fifo_data[11]
.sym 2626 w_rx_24_fifo_data[0]
.sym 2628 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2633 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2635 w_rx_24_fifo_data[9]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2640 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2642 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 2643 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2644 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2651 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 2652 rx_24_fifo.wr_addr[3]
.sym 2653 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2656 w_rx_24_fifo_pull
.sym 2659 w_rx_24_fifo_data[6]
.sym 2660 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2661 w_rx_24_fifo_data[7]
.sym 2666 w_rx_24_fifo_data[25]
.sym 2670 w_rx_24_fifo_data[24]
.sym 2672 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 2673 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2674 w_rx_24_fifo_pulled_data[24]
.sym 2677 w_rx_24_fifo_data[7]
.sym 2684 rx_24_fifo.wr_addr[3]
.sym 2693 w_rx_24_fifo_data[15]
.sym 2694 w_rx_24_fifo_data[14]
.sym 2695 w_rx_24_fifo_data[7]
.sym 2697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2701 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2708 w_rx_24_fifo_data[3]
.sym 2712 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2714 w_rx_24_fifo_data[17]
.sym 2720 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2721 w_rx_24_fifo_data[1]
.sym 2722 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2723 w_rx_24_fifo_data[5]
.sym 2725 w_rx_24_fifo_data[1]
.sym 2726 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2731 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2732 w_rx_24_fifo_data[17]
.sym 2737 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 2738 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2739 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 2740 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2744 w_rx_24_fifo_data[5]
.sym 2745 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2750 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2752 w_rx_24_fifo_data[7]
.sym 2757 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2758 w_rx_24_fifo_data[14]
.sym 2762 w_rx_24_fifo_data[15]
.sym 2764 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2767 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2770 w_rx_24_fifo_data[3]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2774 w_rx_24_fifo_data[30]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2776 w_rx_24_fifo_data[26]
.sym 2777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2781 w_rx_24_fifo_data[28]
.sym 2787 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 2789 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 2790 w_rx_24_fifo_data[14]
.sym 2792 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2793 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 2795 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2796 w_rx_24_fifo_data[9]
.sym 2797 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2800 rx_24_fifo.wr_addr[2]
.sym 2801 w_rx_24_fifo_data[0]
.sym 2802 rx_24_fifo.wr_addr[0]
.sym 2803 rx_24_fifo.wr_addr[6]
.sym 2807 w_rx_24_fifo_data[1]
.sym 2808 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 2820 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 2827 w_rx_24_fifo_data[23]
.sym 2830 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2834 w_rx_24_fifo_data[25]
.sym 2836 w_rx_24_fifo_data[19]
.sym 2840 w_rx_24_fifo_data[16]
.sym 2841 w_rx_24_fifo_data[21]
.sym 2845 w_rx_24_fifo_data[18]
.sym 2846 w_rx_24_fifo_data[20]
.sym 2856 w_rx_24_fifo_data[22]
.sym 2861 w_rx_24_fifo_data[21]
.sym 2863 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2867 w_rx_24_fifo_data[22]
.sym 2868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2873 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2874 w_rx_24_fifo_data[16]
.sym 2878 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2881 w_rx_24_fifo_data[18]
.sym 2885 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2887 w_rx_24_fifo_data[25]
.sym 2890 w_rx_24_fifo_data[20]
.sym 2892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2896 w_rx_24_fifo_data[19]
.sym 2899 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2903 w_rx_24_fifo_data[23]
.sym 2904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 2910 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 2911 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 2912 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 2913 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 2914 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 2915 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 2916 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 2921 w_rx_24_fifo_data[23]
.sym 2922 w_rx_24_fifo_data[17]
.sym 2923 w_rx_24_fifo_data[22]
.sym 2927 w_rx_24_fifo_data[18]
.sym 2929 w_rx_24_fifo_data[20]
.sym 2945 rx_24_fifo.rd_addr_gray[0]
.sym 2947 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 2952 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 2954 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 2974 w_rx_24_fifo_data[27]
.sym 2976 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2977 w_rx_24_fifo_data[29]
.sym 3032 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3033 w_rx_24_fifo_data[29]
.sym 3037 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3039 w_rx_24_fifo_data[27]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3044 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 3045 rx_24_fifo.wr_addr[4]
.sym 3046 rx_24_fifo.wr_addr[6]
.sym 3047 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 3048 rx_24_fifo.wr_addr[7]
.sym 3049 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3050 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 3051 rx_24_fifo.wr_addr[5]
.sym 3052 rx_24_fifo.rd_addr[7]
.sym 3060 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3061 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3068 rx_24_fifo.wr_addr[3]
.sym 3070 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3072 rx_24_fifo.wr_addr[2]
.sym 3085 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3090 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3098 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3099 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3108 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3115 rx_24_fifo.wr_addr[0]
.sym 3124 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3130 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3132 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3142 rx_24_fifo.wr_addr[0]
.sym 3148 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3149 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3154 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3160 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3166 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3174 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3175 rx_24_fifo.wr_addr[0]
.sym 3176 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3177 lvds_clock_buf
.sym 3178 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3180 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3181 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3182 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3183 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3185 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3186 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3198 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 3205 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 3210 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3213 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3214 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3237 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3241 i_button_SB_LUT4_I3_I2[2]
.sym 3242 rx_24_fifo.wr_addr[0]
.sym 3244 rx_24_fifo.rd_addr_gray[0]
.sym 3245 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3259 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3263 rx_24_fifo.rd_addr_gray_wr[0]
.sym 3277 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3278 rx_24_fifo.wr_addr[0]
.sym 3279 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 3286 rx_24_fifo.rd_addr_gray_wr[0]
.sym 3303 i_button_SB_LUT4_I3_I2[2]
.sym 3304 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3307 rx_24_fifo.rd_addr_gray[0]
.sym 3312 lvds_clock_buf
.sym 3314 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 3315 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 3316 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3317 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3318 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3319 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3320 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3321 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3327 i_button_SB_LUT4_I3_I2[2]
.sym 3333 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3334 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3338 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3339 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 3341 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 3345 w_rx_24_fifo_data[0]
.sym 3347 w_rx_24_fifo_data[1]
.sym 3348 rx_24_fifo.wr_addr_gray[5]
.sym 3367 w_lvds_rx_09_d0
.sym 3372 w_lvds_rx_09_d1
.sym 3376 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3377 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3378 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3389 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 3409 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 3430 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3431 w_lvds_rx_09_d0
.sym 3432 w_lvds_rx_09_d1
.sym 3433 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3446 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3447 lvds_clock_buf
.sym 3448 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3449 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 3451 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3452 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3455 w_rx_24_fifo_push
.sym 3462 rx_24_fifo.rd_addr_gray[0]
.sym 3463 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3465 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 3466 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3469 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3491 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3496 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3506 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3508 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3522 w_lvds_rx_24_d0
.sym 3523 w_lvds_rx_24_d1
.sym 3526 w_lvds_rx_09_d0
.sym 3533 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3542 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3543 w_lvds_rx_24_d1
.sym 3547 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3549 w_lvds_rx_24_d0
.sym 3566 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3568 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3579 w_lvds_rx_09_d0
.sym 3581 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3582 lvds_clock_buf
.sym 3583 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3585 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3586 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 3587 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3588 w_rx_09_fifo_data[0]
.sym 3589 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3590 w_rx_09_fifo_data[1]
.sym 3591 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3597 w_rx_24_fifo_push
.sym 3599 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3604 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3612 $PACKER_VCC_NET
.sym 3613 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3614 w_lvds_rx_09_d1
.sym 3619 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3620 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3626 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3641 w_lvds_rx_24_d0
.sym 3642 w_lvds_rx_24_d1
.sym 3650 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3651 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3655 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3657 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3658 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3695 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3700 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3701 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3702 w_lvds_rx_24_d1
.sym 3703 w_lvds_rx_24_d0
.sym 3708 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3720 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3721 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3722 lvds_rx_24_inst.r_phase_count[0]
.sym 3723 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3724 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3725 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3726 lvds_rx_24_inst.r_phase_count[1]
.sym 3744 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3750 i_button_SB_LUT4_I3_I2[2]
.sym 3774 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 3782 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3793 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3835 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3837 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3851 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 3852 lvds_clock_buf
.sym 3853 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3854 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3856 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3857 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3858 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3859 lvds_rx_09_inst.r_phase_count[0]
.sym 3861 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3882 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3909 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3914 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3928 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3929 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3933 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3934 i_button_SB_LUT4_I3_I2[2]
.sym 3935 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3936 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3952 i_button_SB_LUT4_I3_I2[2]
.sym 3953 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3955 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3970 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3979 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3983 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3985 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3986 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3987 lvds_clock_buf
.sym 3988 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 3990 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3991 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3992 lvds_rx_09_inst.r_phase_count[1]
.sym 3993 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3995 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3996 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 4003 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4153 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 4207 i_smi_a3$SB_IO_IN
.sym 4209 i_smi_a2$SB_IO_IN
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4256 i_button_SB_LUT4_I3_I2[2]
.sym 4267 w_rx_09_fifo_data[0]
.sym 4288 w_rx_09_fifo_data[23]
.sym 4289 w_rx_09_fifo_data[26]
.sym 4290 w_rx_09_fifo_data[28]
.sym 4291 w_rx_09_fifo_data[25]
.sym 4293 w_rx_09_fifo_data[17]
.sym 4294 w_rx_09_fifo_data[15]
.sym 4295 w_rx_09_fifo_data[21]
.sym 4298 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4308 w_rx_09_fifo_data[19]
.sym 4312 w_rx_09_fifo_data[19]
.sym 4315 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4320 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4321 w_rx_09_fifo_data[21]
.sym 4324 w_rx_09_fifo_data[28]
.sym 4325 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4330 w_rx_09_fifo_data[26]
.sym 4332 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4337 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4338 w_rx_09_fifo_data[23]
.sym 4342 w_rx_09_fifo_data[17]
.sym 4344 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4349 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4350 w_rx_09_fifo_data[15]
.sym 4354 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4356 w_rx_09_fifo_data[25]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4377 w_rx_09_fifo_data[18]
.sym 4379 rx_09_fifo.wr_addr[3]
.sym 4381 rx_09_fifo.wr_addr[6]
.sym 4385 rx_09_fifo.wr_addr[2]
.sym 4388 $PACKER_VCC_NET
.sym 4399 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 4404 rx_09_fifo.wr_addr[5]
.sym 4408 $PACKER_VCC_NET
.sym 4410 w_rx_09_fifo_data[1]
.sym 4413 $PACKER_VCC_NET
.sym 4424 rx_09_fifo.wr_addr[3]
.sym 4427 io_pmod[4]$SB_IO_OUT
.sym 4428 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4430 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4444 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 4445 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4448 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4453 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4454 w_rx_09_fifo_data[13]
.sym 4455 i_smi_soe_se$SB_IO_IN
.sym 4460 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4461 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 4463 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4465 $PACKER_VCC_NET
.sym 4470 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4471 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4474 $nextpnr_ICESTORM_LC_2$O
.sym 4476 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 4480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 4482 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4486 $nextpnr_ICESTORM_LC_3$I3
.sym 4488 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4492 $nextpnr_ICESTORM_LC_3$COUT
.sym 4495 $PACKER_VCC_NET
.sym 4496 $nextpnr_ICESTORM_LC_3$I3
.sym 4501 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 4502 $nextpnr_ICESTORM_LC_3$COUT
.sym 4508 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4511 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 4512 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4513 i_smi_soe_se$SB_IO_IN
.sym 4514 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 4518 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4519 w_rx_09_fifo_data[13]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4534 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 4536 w_rx_09_fifo_pull
.sym 4537 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 4541 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4543 i_smi_soe_se$SB_IO_IN
.sym 4545 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 4548 w_rx_09_fifo_data[13]
.sym 4549 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4550 rx_09_fifo.wr_addr[2]
.sym 4553 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4554 io_pmod[5]$SB_IO_OUT
.sym 4555 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 4557 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 4559 w_rx_09_fifo_data[15]
.sym 4569 i_smi_soe_se$SB_IO_IN
.sym 4571 w_rx_09_fifo_data[7]
.sym 4574 io_pmod[7]$SB_IO_OUT
.sym 4577 w_rx_09_fifo_data[1]
.sym 4578 w_rx_09_fifo_data[11]
.sym 4579 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4581 w_rx_09_fifo_data[9]
.sym 4582 io_pmod[4]$SB_IO_OUT
.sym 4585 w_rx_09_fifo_data[0]
.sym 4595 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4598 w_rx_09_fifo_data[7]
.sym 4601 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4604 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4605 w_rx_09_fifo_data[0]
.sym 4611 io_pmod[4]$SB_IO_OUT
.sym 4613 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4616 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4617 i_smi_soe_se$SB_IO_IN
.sym 4622 w_rx_09_fifo_data[11]
.sym 4625 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4628 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4629 w_rx_09_fifo_data[9]
.sym 4634 io_pmod[7]$SB_IO_OUT
.sym 4637 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4640 w_rx_09_fifo_data[1]
.sym 4642 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4659 rx_09_fifo.wr_addr[6]
.sym 4662 w_rx_09_fifo_data[10]
.sym 4664 w_rx_09_fifo_data[0]
.sym 4665 i_smi_soe_se$SB_IO_IN
.sym 4667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 4670 w_rx_09_fifo_data[6]
.sym 4674 w_rx_24_fifo_data[3]
.sym 4675 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 4678 w_rx_24_fifo_data[5]
.sym 4688 smi_ctrl_ins.int_cnt_24[5]
.sym 4690 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4693 i_smi_soe_se$SB_IO_IN
.sym 4695 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4696 smi_ctrl_ins.int_cnt_24[5]
.sym 4697 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4701 w_rx_24_fifo_empty
.sym 4702 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4707 smi_ctrl_ins.int_cnt_24[4]
.sym 4708 w_rx_24_fifo_pulled_data[14]
.sym 4709 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4710 w_rx_24_fifo_pulled_data[15]
.sym 4711 w_rx_24_fifo_pulled_data[7]
.sym 4713 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4715 $PACKER_VCC_NET
.sym 4717 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4718 w_rx_24_fifo_pulled_data[6]
.sym 4720 $nextpnr_ICESTORM_LC_0$O
.sym 4723 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4726 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4728 $PACKER_VCC_NET
.sym 4729 smi_ctrl_ins.int_cnt_24[4]
.sym 4730 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4733 smi_ctrl_ins.int_cnt_24[5]
.sym 4735 $PACKER_VCC_NET
.sym 4736 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 4739 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4741 w_rx_24_fifo_pulled_data[7]
.sym 4742 w_rx_24_fifo_pulled_data[15]
.sym 4745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4746 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4747 w_rx_24_fifo_pulled_data[14]
.sym 4748 w_rx_24_fifo_pulled_data[6]
.sym 4751 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4752 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4753 i_smi_a2_SB_LUT4_I1_O[0]
.sym 4754 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4758 i_smi_soe_se$SB_IO_IN
.sym 4763 smi_ctrl_ins.int_cnt_24[4]
.sym 4764 w_rx_24_fifo_empty
.sym 4765 smi_ctrl_ins.int_cnt_24[5]
.sym 4766 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4768 r_counter[0]_$glb_clk
.sym 4769 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 w_rx_24_fifo_pulled_data[1]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4782 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 4784 rx_09_fifo.rd_addr[7]
.sym 4786 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4787 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 4789 i_smi_soe_se$SB_IO_IN
.sym 4791 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4793 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 4794 w_rx_24_fifo_pulled_data[14]
.sym 4795 w_rx_09_fifo_data[8]
.sym 4796 w_rx_24_fifo_pulled_data[15]
.sym 4800 rx_24_fifo.wr_addr[5]
.sym 4801 $PACKER_VCC_NET
.sym 4803 w_rx_09_fifo_data[1]
.sym 4804 rx_24_fifo.wr_addr[4]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4812 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4813 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 4814 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4815 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4818 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4820 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4821 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4823 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4827 w_rx_24_fifo_pulled_data[0]
.sym 4828 w_rx_24_fifo_pulled_data[1]
.sym 4829 w_rx_24_fifo_pulled_data[10]
.sym 4830 w_rx_24_fifo_pulled_data[3]
.sym 4831 w_rx_24_fifo_pulled_data[12]
.sym 4832 w_rx_24_fifo_pulled_data[5]
.sym 4836 w_rx_24_fifo_pulled_data[9]
.sym 4837 w_rx_24_fifo_pulled_data[2]
.sym 4838 w_rx_24_fifo_pulled_data[11]
.sym 4839 w_rx_24_fifo_pulled_data[4]
.sym 4840 w_rx_24_fifo_pulled_data[13]
.sym 4844 w_rx_24_fifo_pulled_data[9]
.sym 4845 w_rx_24_fifo_pulled_data[1]
.sym 4846 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4847 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4850 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4853 w_rx_24_fifo_pulled_data[0]
.sym 4856 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4857 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4858 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4859 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4862 w_rx_24_fifo_pulled_data[5]
.sym 4863 w_rx_24_fifo_pulled_data[13]
.sym 4864 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4865 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4868 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4869 w_rx_24_fifo_pulled_data[4]
.sym 4870 w_rx_24_fifo_pulled_data[12]
.sym 4871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4874 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4875 w_rx_24_fifo_pulled_data[11]
.sym 4876 w_rx_24_fifo_pulled_data[3]
.sym 4877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4880 w_rx_24_fifo_pulled_data[10]
.sym 4881 w_rx_24_fifo_pulled_data[2]
.sym 4882 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4883 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4886 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4890 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 4891 r_counter[0]_$glb_clk
.sym 4892 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 w_rx_24_fifo_pulled_data[9]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4904 w_rx_09_fifo_data[0]
.sym 4906 w_rx_24_fifo_data[1]
.sym 4908 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 4909 w_rx_24_fifo_data[0]
.sym 4910 rx_24_fifo.wr_addr[2]
.sym 4911 rx_24_fifo.wr_addr[6]
.sym 4912 rx_24_fifo.wr_addr[0]
.sym 4913 io_smi_data[0]$SB_IO_OUT
.sym 4914 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4916 w_rx_24_fifo_data[4]
.sym 4918 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4919 rx_24_fifo.wr_addr[6]
.sym 4921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 4923 rx_24_fifo.wr_addr[7]
.sym 4926 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4927 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 4928 w_rx_24_fifo_pull
.sym 4934 w_rx_24_fifo_pulled_data[0]
.sym 4935 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4936 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4937 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4938 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4940 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4941 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4942 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4943 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4944 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4945 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4946 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4947 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4948 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4950 w_rx_24_fifo_pulled_data[16]
.sym 4954 w_rx_24_fifo_pulled_data[30]
.sym 4956 w_rx_24_fifo_pulled_data[31]
.sym 4957 w_rx_24_fifo_pulled_data[23]
.sym 4958 w_rx_24_fifo_pulled_data[8]
.sym 4960 w_rx_24_fifo_pulled_data[24]
.sym 4964 w_rx_24_fifo_pulled_data[22]
.sym 4965 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4967 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4968 w_rx_24_fifo_pulled_data[22]
.sym 4969 w_rx_24_fifo_pulled_data[30]
.sym 4970 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4973 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4974 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4975 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4976 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4979 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4980 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4981 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4982 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4985 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 4986 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4987 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 4988 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 4991 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4992 w_rx_24_fifo_pulled_data[8]
.sym 4993 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4994 w_rx_24_fifo_pulled_data[24]
.sym 4997 w_rx_24_fifo_pulled_data[23]
.sym 4998 w_rx_24_fifo_pulled_data[31]
.sym 4999 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5000 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5003 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5004 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 5005 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 5006 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5009 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5010 w_rx_24_fifo_pulled_data[0]
.sym 5011 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5012 w_rx_24_fifo_pulled_data[16]
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5028 w_rx_09_fifo_pull
.sym 5032 w_rx_24_fifo_data[11]
.sym 5033 rx_24_fifo.rd_addr[7]
.sym 5037 w_rx_24_fifo_data[12]
.sym 5038 w_rx_24_fifo_data[8]
.sym 5039 w_rx_24_fifo_pull
.sym 5040 w_rx_24_fifo_pulled_data[30]
.sym 5041 w_rx_24_fifo_push
.sym 5042 w_rx_24_fifo_pulled_data[31]
.sym 5045 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 5046 w_rx_24_fifo_data[13]
.sym 5048 rx_24_fifo.wr_addr[7]
.sym 5051 w_rx_24_fifo_data[15]
.sym 5059 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5062 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5064 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5066 w_rx_24_fifo_data[24]
.sym 5067 w_rx_24_fifo_data[26]
.sym 5070 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5071 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5072 w_rx_24_fifo_data[28]
.sym 5074 w_rx_24_fifo_pulled_data[25]
.sym 5075 w_rx_24_fifo_pulled_data[18]
.sym 5076 w_rx_24_fifo_pulled_data[19]
.sym 5077 w_rx_24_fifo_pulled_data[28]
.sym 5078 w_rx_24_fifo_pulled_data[21]
.sym 5082 w_rx_24_fifo_pulled_data[17]
.sym 5083 w_rx_24_fifo_pulled_data[26]
.sym 5084 w_rx_24_fifo_pulled_data[27]
.sym 5085 w_rx_24_fifo_pulled_data[20]
.sym 5086 w_rx_24_fifo_pulled_data[29]
.sym 5091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5092 w_rx_24_fifo_data[28]
.sym 5096 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5097 w_rx_24_fifo_pulled_data[17]
.sym 5098 w_rx_24_fifo_pulled_data[25]
.sym 5099 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5102 w_rx_24_fifo_data[24]
.sym 5103 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5108 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5109 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5110 w_rx_24_fifo_pulled_data[21]
.sym 5111 w_rx_24_fifo_pulled_data[29]
.sym 5114 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5115 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5116 w_rx_24_fifo_pulled_data[27]
.sym 5117 w_rx_24_fifo_pulled_data[19]
.sym 5120 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5121 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5122 w_rx_24_fifo_pulled_data[26]
.sym 5123 w_rx_24_fifo_pulled_data[18]
.sym 5126 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5127 w_rx_24_fifo_pulled_data[20]
.sym 5128 w_rx_24_fifo_pulled_data[28]
.sym 5129 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5132 w_rx_24_fifo_data[26]
.sym 5134 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5151 w_rx_24_fifo_data[19]
.sym 5152 rx_24_fifo.wr_addr[3]
.sym 5158 rx_24_fifo.wr_addr[2]
.sym 5161 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5162 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 5163 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5164 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5166 w_rx_24_fifo_data[16]
.sym 5168 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5170 rx_24_fifo.wr_addr[4]
.sym 5171 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 5172 w_rx_24_fifo_push
.sym 5181 rx_24_fifo.wr_addr[4]
.sym 5184 rx_24_fifo.wr_addr[7]
.sym 5187 rx_24_fifo.wr_addr[5]
.sym 5190 rx_24_fifo.wr_addr[6]
.sym 5198 rx_24_fifo.wr_addr[0]
.sym 5200 rx_24_fifo.wr_addr[3]
.sym 5201 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5202 rx_24_fifo.wr_addr[2]
.sym 5212 $nextpnr_ICESTORM_LC_12$O
.sym 5215 rx_24_fifo.wr_addr[0]
.sym 5218 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5221 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5222 rx_24_fifo.wr_addr[0]
.sym 5224 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5227 rx_24_fifo.wr_addr[2]
.sym 5228 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5230 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5232 rx_24_fifo.wr_addr[3]
.sym 5234 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5236 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5238 rx_24_fifo.wr_addr[4]
.sym 5240 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5242 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5245 rx_24_fifo.wr_addr[5]
.sym 5246 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5248 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5250 rx_24_fifo.wr_addr[6]
.sym 5252 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5256 rx_24_fifo.wr_addr[7]
.sym 5258 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5274 w_rx_24_fifo_data[24]
.sym 5281 w_rx_24_fifo_pulled_data[24]
.sym 5284 w_rx_24_fifo_data[25]
.sym 5289 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5290 w_rx_24_fifo_data[27]
.sym 5292 rx_24_fifo.wr_addr[5]
.sym 5294 $PACKER_VCC_NET
.sym 5295 w_rx_09_fifo_data[1]
.sym 5296 rx_24_fifo.wr_addr[4]
.sym 5297 $PACKER_VCC_NET
.sym 5305 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5307 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5308 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5314 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5318 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5336 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5339 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5343 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5349 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5354 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5356 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5362 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5367 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 5369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5374 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5380 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 5382 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5383 lvds_clock_buf
.sym 5384 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5410 rx_24_fifo.wr_addr[6]
.sym 5412 rx_24_fifo.rd_addr[7]
.sym 5414 rx_24_fifo.wr_addr[7]
.sym 5415 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5418 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5427 rx_24_fifo.wr_addr[4]
.sym 5428 rx_24_fifo.wr_addr[6]
.sym 5430 rx_24_fifo.wr_addr[7]
.sym 5431 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5439 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5440 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5441 rx_24_fifo.wr_addr[5]
.sym 5446 rx_24_fifo.wr_addr[3]
.sym 5448 rx_24_fifo.wr_addr[2]
.sym 5453 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5455 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5458 $nextpnr_ICESTORM_LC_8$O
.sym 5461 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5466 rx_24_fifo.wr_addr[2]
.sym 5468 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5473 rx_24_fifo.wr_addr[3]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5479 rx_24_fifo.wr_addr[4]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5485 rx_24_fifo.wr_addr[5]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5490 rx_24_fifo.wr_addr[6]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5497 rx_24_fifo.wr_addr[7]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5501 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5502 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5503 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5504 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5516 i_button_SB_LUT4_I3_I2[2]
.sym 5519 i_button_SB_LUT4_I3_I2[2]
.sym 5533 w_rx_24_fifo_push
.sym 5535 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5538 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5550 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5551 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5552 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5555 w_rx_24_fifo_push
.sym 5557 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5558 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 5559 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5560 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5561 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5562 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5563 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5564 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5565 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 5566 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5572 rx_24_fifo.rd_addr[7]
.sym 5576 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5577 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5578 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5582 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5583 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5584 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5585 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5588 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 5589 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5591 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5594 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5595 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5596 w_rx_24_fifo_push
.sym 5597 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5602 rx_24_fifo.rd_addr[7]
.sym 5606 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5613 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5618 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 5619 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5620 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 5621 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5624 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5625 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 5626 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5627 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5629 lvds_clock_buf
.sym 5648 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 5653 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5656 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 5659 w_rx_24_fifo_push
.sym 5660 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 5672 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5674 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5677 w_rx_24_fifo_full
.sym 5678 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 5679 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5682 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5683 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5685 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5686 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5687 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 5692 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5694 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5698 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 5700 i_button_SB_LUT4_I3_I2[2]
.sym 5705 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 5706 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 5707 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 5708 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5717 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 5718 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 5719 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5720 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5723 i_button_SB_LUT4_I3_I2[2]
.sym 5724 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5726 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5741 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5743 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5744 w_rx_24_fifo_full
.sym 5751 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5752 lvds_clock_buf
.sym 5753 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5766 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 5771 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 5773 w_rx_24_fifo_full
.sym 5774 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5776 w_rx_09_fifo_push
.sym 5777 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 5782 w_rx_09_fifo_data[1]
.sym 5798 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5801 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5807 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5808 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5809 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5818 w_lvds_rx_09_d1
.sym 5822 i_button_SB_LUT4_I3_I2[2]
.sym 5823 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5824 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5826 w_lvds_rx_09_d0
.sym 5828 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5830 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5831 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5835 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5836 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5837 i_button_SB_LUT4_I3_I2[2]
.sym 5841 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5842 i_button_SB_LUT4_I3_I2[2]
.sym 5843 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5846 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5847 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5848 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5849 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5853 w_lvds_rx_09_d1
.sym 5855 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5858 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5860 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5866 w_lvds_rx_09_d0
.sym 5867 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5870 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5871 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5872 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5873 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5874 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5875 lvds_clock_buf
.sym 5876 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 5891 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5892 rx_24_fifo.wr_addr_gray[5]
.sym 5893 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 5899 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5903 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5918 $PACKER_VCC_NET
.sym 5920 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 5923 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5926 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5929 lvds_rx_24_inst.r_phase_count[0]
.sym 5930 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5931 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5933 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5936 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5939 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5941 lvds_rx_24_inst.r_phase_count[1]
.sym 5943 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5950 $nextpnr_ICESTORM_LC_7$O
.sym 5953 lvds_rx_24_inst.r_phase_count[0]
.sym 5956 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5958 $PACKER_VCC_NET
.sym 5959 lvds_rx_24_inst.r_phase_count[1]
.sym 5960 lvds_rx_24_inst.r_phase_count[0]
.sym 5963 $PACKER_VCC_NET
.sym 5964 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5966 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5972 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5975 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5976 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5977 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5978 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5981 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5982 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5983 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5984 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5988 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5990 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 5995 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5997 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_E
.sym 5998 lvds_clock_buf
.sym 5999 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 6009 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 6032 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6046 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6047 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6052 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6054 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6055 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6056 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6063 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6064 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6072 i_button_SB_LUT4_I3_I2[2]
.sym 6074 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6075 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6076 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6086 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6087 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6089 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6092 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6093 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6095 i_button_SB_LUT4_I3_I2[2]
.sym 6098 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6099 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6100 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6101 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6105 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6116 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6119 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6120 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6121 lvds_clock_buf
.sym 6122 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 6142 $PACKER_VCC_NET
.sym 6166 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6169 lvds_rx_09_inst.r_phase_count[0]
.sym 6172 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6173 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6175 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6176 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6177 lvds_rx_09_inst.r_phase_count[0]
.sym 6182 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6185 $PACKER_VCC_NET
.sym 6187 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 6191 lvds_rx_09_inst.r_phase_count[1]
.sym 6195 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6196 $nextpnr_ICESTORM_LC_4$O
.sym 6198 lvds_rx_09_inst.r_phase_count[0]
.sym 6202 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6204 lvds_rx_09_inst.r_phase_count[1]
.sym 6205 $PACKER_VCC_NET
.sym 6206 lvds_rx_09_inst.r_phase_count[0]
.sym 6210 $PACKER_VCC_NET
.sym 6211 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6212 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 6217 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6221 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 6222 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 6223 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6224 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6235 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 6236 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 6239 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6240 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 6241 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 6242 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 6243 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6244 lvds_clock_buf
.sym 6245 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6260 o_shdn_tx_lna$SB_IO_OUT
.sym 6267 $PACKER_VCC_NET
.sym 6283 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6301 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_rx_09_fifo_data[31]
.sym 6347 w_rx_09_fifo_data[20]
.sym 6349 w_rx_09_fifo_data[24]
.sym 6350 w_rx_09_fifo_data[18]
.sym 6351 w_rx_09_fifo_data[26]
.sym 6352 w_rx_09_fifo_data[22]
.sym 6353 w_rx_09_fifo_data[29]
.sym 6386 w_rx_09_fifo_data[21]
.sym 6387 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6388 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6390 $PACKER_VCC_NET
.sym 6391 w_rx_09_fifo_data[18]
.sym 6392 w_rx_09_fifo_data[17]
.sym 6393 rx_09_fifo.wr_addr[3]
.sym 6394 $PACKER_VCC_NET
.sym 6395 w_rx_09_fifo_data[23]
.sym 6397 rx_09_fifo.wr_addr[2]
.sym 6399 w_rx_09_fifo_data[19]
.sym 6400 rx_09_fifo.wr_addr[5]
.sym 6401 rx_09_fifo.wr_addr[6]
.sym 6403 w_rx_09_fifo_data[20]
.sym 6404 $PACKER_VCC_NET
.sym 6407 rx_09_fifo.wr_addr[7]
.sym 6412 $PACKER_VCC_NET
.sym 6414 w_rx_09_fifo_data[16]
.sym 6415 w_rx_09_fifo_push
.sym 6416 w_rx_09_fifo_data[22]
.sym 6417 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6422 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6423 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6424 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6425 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6426 w_rx_09_fifo_data[16]
.sym 6427 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 6428 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6430 $PACKER_VCC_NET
.sym 6431 $PACKER_VCC_NET
.sym 6432 $PACKER_VCC_NET
.sym 6433 $PACKER_VCC_NET
.sym 6434 $PACKER_VCC_NET
.sym 6435 $PACKER_VCC_NET
.sym 6436 $PACKER_VCC_NET
.sym 6437 $PACKER_VCC_NET
.sym 6438 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6439 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 w_rx_09_fifo_push
.sym 6465 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6468 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6472 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6481 rx_09_fifo.wr_addr[7]
.sym 6482 w_rx_09_fifo_pulled_data[25]
.sym 6483 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6485 w_rx_09_fifo_pulled_data[16]
.sym 6486 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6492 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6498 w_rx_09_fifo_pulled_data[22]
.sym 6505 w_rx_09_fifo_pulled_data[17]
.sym 6506 w_rx_09_fifo_pulled_data[8]
.sym 6508 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6509 w_rx_09_fifo_pulled_data[19]
.sym 6512 io_smi_data[6]$SB_IO_OUT
.sym 6513 rx_09_fifo.wr_addr[7]
.sym 6514 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6516 w_rx_09_fifo_push
.sym 6528 w_rx_09_fifo_data[31]
.sym 6530 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6531 w_rx_09_fifo_data[24]
.sym 6532 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6533 w_rx_09_fifo_data[26]
.sym 6534 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6535 $PACKER_VCC_NET
.sym 6539 $PACKER_VCC_NET
.sym 6540 rx_09_fifo.rd_addr[7]
.sym 6541 w_rx_09_fifo_pull
.sym 6543 w_rx_09_fifo_data[29]
.sym 6545 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6547 w_rx_09_fifo_data[28]
.sym 6548 w_rx_09_fifo_data[25]
.sym 6552 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6554 w_rx_09_fifo_data[30]
.sym 6557 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6558 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6559 w_rx_09_fifo_data[27]
.sym 6560 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6561 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 6562 w_rx_09_fifo_data[12]
.sym 6563 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6564 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 6566 w_rx_09_fifo_data[14]
.sym 6567 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 6568 $PACKER_VCC_NET
.sym 6569 $PACKER_VCC_NET
.sym 6570 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6573 $PACKER_VCC_NET
.sym 6574 $PACKER_VCC_NET
.sym 6575 $PACKER_VCC_NET
.sym 6576 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6577 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6580 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6581 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6582 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6583 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 w_rx_09_fifo_pull
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6606 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6608 rx_09_fifo.rd_addr[7]
.sym 6610 rx_09_fifo.wr_addr[5]
.sym 6614 w_rx_09_fifo_pull
.sym 6615 w_rx_09_fifo_pulled_data[14]
.sym 6617 w_rx_09_fifo_pulled_data[27]
.sym 6622 w_rx_09_fifo_pulled_data[0]
.sym 6624 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6630 w_rx_09_fifo_data[1]
.sym 6631 io_pmod[4]$SB_IO_OUT
.sym 6632 $PACKER_VCC_NET
.sym 6633 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6634 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6635 rx_09_fifo.wr_addr[5]
.sym 6636 w_rx_09_fifo_data[7]
.sym 6637 $PACKER_VCC_NET
.sym 6638 rx_09_fifo.wr_addr[3]
.sym 6639 $PACKER_VCC_NET
.sym 6640 io_pmod[6]$SB_IO_OUT
.sym 6641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6642 w_rx_09_fifo_data[6]
.sym 6643 rx_09_fifo.wr_addr[6]
.sym 6644 w_rx_09_fifo_data[0]
.sym 6645 io_pmod[5]$SB_IO_OUT
.sym 6650 io_pmod[7]$SB_IO_OUT
.sym 6656 rx_09_fifo.wr_addr[7]
.sym 6657 rx_09_fifo.wr_addr[2]
.sym 6659 w_rx_09_fifo_push
.sym 6662 w_smi_data_output[4]
.sym 6663 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 6664 io_smi_data[6]$SB_IO_OUT
.sym 6665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 6666 w_smi_data_output[7]
.sym 6667 w_smi_data_output[6]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6669 w_smi_data_output[5]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6679 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 io_pmod[4]$SB_IO_OUT
.sym 6694 io_pmod[5]$SB_IO_OUT
.sym 6695 io_pmod[6]$SB_IO_OUT
.sym 6696 io_pmod[7]$SB_IO_OUT
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 w_rx_09_fifo_push
.sym 6704 w_rx_09_fifo_data[8]
.sym 6705 $PACKER_VCC_NET
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6709 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6711 rx_09_fifo.wr_addr[5]
.sym 6713 $PACKER_VCC_NET
.sym 6714 w_rx_09_fifo_data[1]
.sym 6717 w_rx_09_fifo_pulled_data[16]
.sym 6718 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6719 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6720 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6722 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6723 w_rx_09_fifo_pulled_data[25]
.sym 6727 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 6734 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6735 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6736 w_rx_09_fifo_data[13]
.sym 6737 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6738 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6739 rx_09_fifo.rd_addr[7]
.sym 6742 w_rx_09_fifo_data[12]
.sym 6743 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6744 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6745 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6746 w_rx_09_fifo_data[14]
.sym 6747 w_rx_09_fifo_data[15]
.sym 6748 w_rx_09_fifo_data[9]
.sym 6751 $PACKER_VCC_NET
.sym 6752 w_rx_09_fifo_pull
.sym 6753 w_rx_09_fifo_data[8]
.sym 6756 w_rx_09_fifo_data[10]
.sym 6759 $PACKER_VCC_NET
.sym 6761 w_rx_09_fifo_data[11]
.sym 6765 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6766 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 6767 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 6769 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6770 w_smi_data_output[1]
.sym 6771 io_smi_data[0]$SB_IO_OUT
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 6781 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6784 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6785 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 6786 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6787 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 w_rx_09_fifo_pull
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6806 rx_09_fifo.wr_addr[3]
.sym 6808 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 6812 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 6813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 6814 io_pmod[4]$SB_IO_OUT
.sym 6820 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6821 w_rx_09_fifo_pulled_data[11]
.sym 6825 i_smi_soe_se$SB_IO_IN
.sym 6826 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6827 i_button_SB_LUT4_I3_I2[2]
.sym 6828 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6834 rx_24_fifo.wr_addr[0]
.sym 6836 $PACKER_VCC_NET
.sym 6838 w_rx_24_fifo_data[1]
.sym 6840 rx_24_fifo.wr_addr[2]
.sym 6841 w_rx_24_fifo_data[0]
.sym 6842 $PACKER_VCC_NET
.sym 6843 rx_24_fifo.wr_addr[6]
.sym 6845 w_rx_24_fifo_data[5]
.sym 6846 w_rx_24_fifo_data[4]
.sym 6847 w_rx_24_fifo_push
.sym 6848 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6849 w_rx_24_fifo_data[3]
.sym 6850 w_rx_24_fifo_data[7]
.sym 6851 rx_24_fifo.wr_addr[3]
.sym 6856 $PACKER_VCC_NET
.sym 6857 rx_24_fifo.wr_addr[5]
.sym 6860 rx_24_fifo.wr_addr[7]
.sym 6861 rx_24_fifo.wr_addr[4]
.sym 6862 w_rx_24_fifo_data[2]
.sym 6864 w_rx_24_fifo_data[6]
.sym 6869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 6870 w_rx_09_fifo_pull
.sym 6871 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 6872 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 6873 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6908 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 6909 io_pmod[5]$SB_IO_OUT
.sym 6910 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6912 $PACKER_VCC_NET
.sym 6913 rx_09_fifo.wr_addr[2]
.sym 6915 w_rx_24_fifo_push
.sym 6919 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 6920 smi_ctrl_ins.int_cnt_09[4]
.sym 6921 w_rx_09_fifo_push
.sym 6922 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6929 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 6930 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6931 w_rx_24_fifo_data[10]
.sym 6936 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6937 w_rx_24_fifo_data[10]
.sym 6939 $PACKER_VCC_NET
.sym 6940 w_rx_24_fifo_pull
.sym 6941 w_rx_24_fifo_data[8]
.sym 6946 w_rx_24_fifo_data[12]
.sym 6947 $PACKER_VCC_NET
.sym 6950 rx_24_fifo.rd_addr[7]
.sym 6951 w_rx_24_fifo_data[11]
.sym 6952 w_rx_24_fifo_data[9]
.sym 6953 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 6954 w_rx_24_fifo_data[13]
.sym 6958 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6962 w_rx_24_fifo_data[14]
.sym 6963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6964 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6965 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6966 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6967 w_rx_24_fifo_data[15]
.sym 6970 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 6971 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 6972 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 6973 smi_ctrl_ins.int_cnt_09[5]
.sym 6974 smi_ctrl_ins.int_cnt_09[4]
.sym 6975 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6985 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6987 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6988 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 6989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6991 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 6992 rx_24_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7011 $PACKER_VCC_NET
.sym 7013 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 7024 rx_24_fifo.wr_addr[0]
.sym 7025 smi_ctrl_ins.int_cnt_09[5]
.sym 7026 w_rx_09_fifo_pull
.sym 7032 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7038 rx_24_fifo.wr_addr[2]
.sym 7040 $PACKER_VCC_NET
.sym 7043 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7044 rx_24_fifo.wr_addr[6]
.sym 7045 $PACKER_VCC_NET
.sym 7046 rx_24_fifo.wr_addr[5]
.sym 7047 $PACKER_VCC_NET
.sym 7048 $PACKER_VCC_NET
.sym 7049 rx_24_fifo.wr_addr[0]
.sym 7050 rx_24_fifo.wr_addr[3]
.sym 7051 w_rx_24_fifo_data[19]
.sym 7054 w_rx_24_fifo_data[23]
.sym 7055 rx_24_fifo.wr_addr[7]
.sym 7058 w_rx_24_fifo_data[21]
.sym 7061 w_rx_24_fifo_data[16]
.sym 7063 w_rx_24_fifo_data[17]
.sym 7064 w_rx_24_fifo_data[22]
.sym 7065 rx_24_fifo.wr_addr[4]
.sym 7066 w_rx_24_fifo_data[18]
.sym 7067 w_rx_24_fifo_push
.sym 7068 w_rx_24_fifo_data[20]
.sym 7074 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7075 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 7077 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7112 rx_24_fifo.wr_addr[5]
.sym 7113 $PACKER_VCC_NET
.sym 7114 $PACKER_VCC_NET
.sym 7121 $PACKER_VCC_NET
.sym 7125 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7127 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7142 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7144 w_rx_24_fifo_pull
.sym 7145 w_rx_24_fifo_data[24]
.sym 7146 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7148 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7151 $PACKER_VCC_NET
.sym 7152 rx_24_fifo.rd_addr[7]
.sym 7153 w_rx_24_fifo_data[25]
.sym 7156 w_rx_24_fifo_data[27]
.sym 7157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7158 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7160 w_rx_24_fifo_data[31]
.sym 7162 w_rx_24_fifo_data[29]
.sym 7163 w_rx_24_fifo_data[28]
.sym 7164 w_rx_24_fifo_data[30]
.sym 7165 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7166 w_rx_24_fifo_data[26]
.sym 7168 $PACKER_VCC_NET
.sym 7170 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7171 $PACKER_VCC_NET
.sym 7173 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 7174 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 7175 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 7176 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 7177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7178 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 7179 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7189 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7195 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7219 $PACKER_VCC_NET
.sym 7220 w_rx_24_fifo_pull
.sym 7222 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7224 rx_24_fifo.rd_addr[7]
.sym 7225 rx_24_fifo.wr_addr[7]
.sym 7226 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7232 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7236 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7274 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 7275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7276 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7277 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7278 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7279 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7281 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7313 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7329 w_rx_09_fifo_push
.sym 7332 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 7334 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7338 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 7376 rx_24_fifo.rd_addr_gray[3]
.sym 7377 rx_24_fifo.rd_addr_gray[4]
.sym 7378 rx_24_fifo.rd_addr_gray[0]
.sym 7379 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7380 rx_24_fifo.rd_addr_gray[5]
.sym 7381 rx_24_fifo.rd_addr_gray[2]
.sym 7382 rx_24_fifo.rd_addr_gray[6]
.sym 7383 rx_24_fifo.rd_addr_gray[1]
.sym 7419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7429 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 7431 rx_24_fifo.rd_addr_gray[5]
.sym 7432 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7435 rx_24_fifo.rd_addr_gray[6]
.sym 7437 rx_24_fifo.rd_addr_gray[1]
.sym 7439 rx_24_fifo.rd_addr_gray[3]
.sym 7440 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 7441 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 7478 w_rx_09_fifo_push
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7482 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7485 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7521 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7522 $PACKER_VCC_NET
.sym 7523 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7526 $PACKER_VCC_NET
.sym 7529 rx_24_fifo.rd_addr_gray[4]
.sym 7534 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7540 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7580 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 7581 rx_24_fifo.rd_addr_gray_wr[6]
.sym 7582 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7583 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7584 rx_24_fifo.rd_addr_gray_wr[1]
.sym 7585 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 7586 rx_24_fifo.rd_addr_gray_wr[5]
.sym 7587 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7623 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7627 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7633 $PACKER_VCC_NET
.sym 7635 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7638 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 7682 rx_24_fifo.wr_addr_gray[3]
.sym 7683 rx_24_fifo.wr_addr_gray[0]
.sym 7684 rx_24_fifo.wr_addr_gray[2]
.sym 7685 rx_24_fifo.wr_addr_gray[1]
.sym 7687 rx_24_fifo.wr_addr_gray[4]
.sym 7688 rx_24_fifo.wr_addr_gray[6]
.sym 7728 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 7733 rx_24_fifo.rd_addr_gray_wr[6]
.sym 7735 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7828 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 7834 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 7893 i_smi_a3$SB_IO_IN
.sym 7928 $PACKER_VCC_NET
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8111 io_smi_data[6]$SB_IO_OUT
.sym 8120 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 8121 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8122 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8123 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 8125 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8128 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8142 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 8163 w_rx_09_fifo_data[24]
.sym 8164 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8167 w_rx_09_fifo_data[29]
.sym 8172 w_rx_09_fifo_data[16]
.sym 8177 w_rx_09_fifo_data[20]
.sym 8180 w_rx_09_fifo_data[18]
.sym 8182 w_rx_09_fifo_data[22]
.sym 8190 w_rx_09_fifo_data[27]
.sym 8193 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8196 w_rx_09_fifo_data[29]
.sym 8200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8202 w_rx_09_fifo_data[18]
.sym 8212 w_rx_09_fifo_data[22]
.sym 8214 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8217 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8218 w_rx_09_fifo_data[16]
.sym 8223 w_rx_09_fifo_data[24]
.sym 8226 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8229 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8232 w_rx_09_fifo_data[20]
.sym 8235 w_rx_09_fifo_data[27]
.sym 8236 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8240 lvds_clock_buf
.sym 8241 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8247 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8248 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 8251 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 8252 rx_09_fifo.rd_addr[7]
.sym 8264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8276 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 8280 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8283 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 8289 io_smi_data[2]$SB_IO_OUT
.sym 8291 io_smi_data[1]$SB_IO_OUT
.sym 8302 w_rx_09_fifo_data[10]
.sym 8308 io_smi_data[3]$SB_IO_OUT
.sym 8312 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8323 w_rx_09_fifo_pulled_data[22]
.sym 8329 w_rx_09_fifo_data[14]
.sym 8330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8331 w_rx_09_fifo_pulled_data[24]
.sym 8335 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8341 w_rx_09_fifo_pulled_data[2]
.sym 8343 w_rx_09_fifo_pulled_data[4]
.sym 8344 w_rx_09_fifo_pulled_data[5]
.sym 8345 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8346 w_rx_09_fifo_pulled_data[7]
.sym 8348 w_rx_09_fifo_pulled_data[8]
.sym 8349 w_rx_09_fifo_pulled_data[18]
.sym 8350 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8351 w_rx_09_fifo_pulled_data[20]
.sym 8352 w_rx_09_fifo_pulled_data[21]
.sym 8353 w_rx_09_fifo_pulled_data[6]
.sym 8354 w_rx_09_fifo_pulled_data[23]
.sym 8356 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8357 w_rx_09_fifo_pulled_data[7]
.sym 8358 w_rx_09_fifo_pulled_data[23]
.sym 8359 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8363 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8364 w_rx_09_fifo_pulled_data[24]
.sym 8365 w_rx_09_fifo_pulled_data[8]
.sym 8368 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8369 w_rx_09_fifo_pulled_data[20]
.sym 8370 w_rx_09_fifo_pulled_data[4]
.sym 8371 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8374 w_rx_09_fifo_pulled_data[18]
.sym 8375 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8377 w_rx_09_fifo_pulled_data[2]
.sym 8380 w_rx_09_fifo_data[14]
.sym 8382 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8386 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8387 w_rx_09_fifo_pulled_data[21]
.sym 8388 w_rx_09_fifo_pulled_data[5]
.sym 8389 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8393 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8398 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8399 w_rx_09_fifo_pulled_data[22]
.sym 8400 w_rx_09_fifo_pulled_data[6]
.sym 8401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8402 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8403 lvds_clock_buf
.sym 8404 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8405 io_smi_data[4]$SB_IO_OUT
.sym 8406 io_smi_data[2]$SB_IO_OUT
.sym 8407 io_smi_data[1]$SB_IO_OUT
.sym 8409 w_rx_09_fifo_data[8]
.sym 8410 io_smi_data[7]$SB_IO_OUT
.sym 8411 w_rx_09_fifo_data[6]
.sym 8412 w_rx_09_fifo_data[10]
.sym 8417 rx_09_fifo.wr_addr[7]
.sym 8426 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 8428 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 8430 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8434 i_smi_a3$SB_IO_IN
.sym 8436 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8446 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8448 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8449 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8451 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8452 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8453 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8455 w_rx_09_fifo_pulled_data[1]
.sym 8456 w_rx_09_fifo_data[12]
.sym 8457 w_rx_09_fifo_pulled_data[17]
.sym 8460 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8462 w_rx_09_fifo_pulled_data[14]
.sym 8464 w_rx_09_fifo_pulled_data[10]
.sym 8465 w_rx_09_fifo_data[10]
.sym 8466 w_rx_09_fifo_pulled_data[28]
.sym 8467 w_rx_09_fifo_pulled_data[13]
.sym 8468 w_rx_09_fifo_pulled_data[30]
.sym 8469 w_rx_09_fifo_pulled_data[15]
.sym 8472 w_rx_09_fifo_pulled_data[26]
.sym 8473 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8474 w_rx_09_fifo_pulled_data[12]
.sym 8475 w_rx_09_fifo_pulled_data[29]
.sym 8476 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8477 w_rx_09_fifo_pulled_data[31]
.sym 8479 w_rx_09_fifo_pulled_data[30]
.sym 8480 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8481 w_rx_09_fifo_pulled_data[14]
.sym 8482 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8485 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8486 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8487 w_rx_09_fifo_pulled_data[26]
.sym 8488 w_rx_09_fifo_pulled_data[10]
.sym 8492 w_rx_09_fifo_data[10]
.sym 8493 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8497 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8498 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8499 w_rx_09_fifo_pulled_data[12]
.sym 8500 w_rx_09_fifo_pulled_data[28]
.sym 8503 w_rx_09_fifo_pulled_data[17]
.sym 8504 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8505 w_rx_09_fifo_pulled_data[1]
.sym 8506 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8509 w_rx_09_fifo_pulled_data[13]
.sym 8510 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8512 w_rx_09_fifo_pulled_data[29]
.sym 8517 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8518 w_rx_09_fifo_data[12]
.sym 8521 w_rx_09_fifo_pulled_data[15]
.sym 8522 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8523 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8524 w_rx_09_fifo_pulled_data[31]
.sym 8525 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8526 lvds_clock_buf
.sym 8527 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8529 w_smi_data_output[2]
.sym 8531 io_smi_data[3]$SB_IO_OUT
.sym 8533 io_smi_data[5]$SB_IO_OUT
.sym 8535 w_smi_data_output[3]
.sym 8548 i_smi_soe_se$SB_IO_IN
.sym 8553 w_smi_data_output[1]
.sym 8554 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8555 i_button_SB_LUT4_I3_I2[2]
.sym 8556 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8557 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 8558 rx_09_fifo.rd_addr_gray[2]
.sym 8560 w_rx_09_fifo_pull
.sym 8562 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8569 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8570 w_rx_09_fifo_pulled_data[9]
.sym 8571 w_rx_09_fifo_pulled_data[19]
.sym 8572 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8573 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8575 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8576 w_rx_09_fifo_pulled_data[27]
.sym 8577 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8578 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8579 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8580 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8581 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8582 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8583 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8584 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8587 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8588 w_rx_09_fifo_pulled_data[3]
.sym 8590 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8591 w_rx_09_fifo_pulled_data[25]
.sym 8592 w_rx_09_fifo_pulled_data[11]
.sym 8594 i_smi_a3$SB_IO_IN
.sym 8596 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8598 w_smi_data_output[6]
.sym 8602 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8603 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 8604 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8605 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8608 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8609 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8610 w_rx_09_fifo_pulled_data[9]
.sym 8611 w_rx_09_fifo_pulled_data[25]
.sym 8614 w_smi_data_output[6]
.sym 8616 i_smi_a3$SB_IO_IN
.sym 8620 w_rx_09_fifo_pulled_data[11]
.sym 8621 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8622 w_rx_09_fifo_pulled_data[27]
.sym 8623 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8626 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8627 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8628 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 8629 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 8632 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8633 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 8634 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 8635 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8638 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8639 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8640 w_rx_09_fifo_pulled_data[19]
.sym 8641 w_rx_09_fifo_pulled_data[3]
.sym 8644 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 8645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8646 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8647 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 8648 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8649 r_counter[0]_$glb_clk
.sym 8652 io_pmod[7]$SB_IO_OUT
.sym 8653 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 8654 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 8655 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 8656 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8658 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8667 rx_09_fifo.wr_addr[7]
.sym 8682 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8684 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8685 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 8686 io_pmod[7]$SB_IO_OUT
.sym 8692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8693 w_rx_09_fifo_pulled_data[0]
.sym 8694 smi_ctrl_ins.int_cnt_09[5]
.sym 8695 $PACKER_VCC_NET
.sym 8696 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8699 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8701 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8703 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8705 w_rx_09_fifo_pulled_data[16]
.sym 8706 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8707 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8708 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8709 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8710 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8712 smi_ctrl_ins.int_cnt_09[4]
.sym 8713 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8714 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8715 i_button_SB_LUT4_I3_I2[2]
.sym 8720 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8724 $nextpnr_ICESTORM_LC_1$O
.sym 8727 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8730 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8732 smi_ctrl_ins.int_cnt_09[4]
.sym 8733 $PACKER_VCC_NET
.sym 8734 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8738 $PACKER_VCC_NET
.sym 8739 smi_ctrl_ins.int_cnt_09[5]
.sym 8740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 8743 i_button_SB_LUT4_I3_I2[2]
.sym 8744 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8745 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8746 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8750 w_rx_09_fifo_pulled_data[0]
.sym 8751 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8752 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8755 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8757 w_rx_09_fifo_pulled_data[0]
.sym 8758 w_rx_09_fifo_pulled_data[16]
.sym 8761 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8762 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 8763 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 8764 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 8767 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 8769 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8770 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 8771 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8772 r_counter[0]_$glb_clk
.sym 8774 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 8775 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8777 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8778 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8779 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8780 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8781 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8788 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 8790 smi_ctrl_ins.int_cnt_09[5]
.sym 8791 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 8798 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8799 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8802 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8803 w_rx_09_fifo_push
.sym 8804 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8805 w_rx_24_fifo_empty
.sym 8809 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8817 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 8818 i_smi_soe_se$SB_IO_IN
.sym 8819 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 8820 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8822 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8826 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8827 $PACKER_VCC_NET
.sym 8828 i_button_SB_LUT4_I3_I2[2]
.sym 8829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8832 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8833 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8838 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 8840 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8845 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 8847 $nextpnr_ICESTORM_LC_13$O
.sym 8849 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 8853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 8855 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 8859 $nextpnr_ICESTORM_LC_14$I3
.sym 8862 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8865 $nextpnr_ICESTORM_LC_14$COUT
.sym 8868 $PACKER_VCC_NET
.sym 8869 $nextpnr_ICESTORM_LC_14$I3
.sym 8873 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 8875 $nextpnr_ICESTORM_LC_14$COUT
.sym 8878 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8884 i_button_SB_LUT4_I3_I2[2]
.sym 8885 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 8887 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8890 i_smi_soe_se$SB_IO_IN
.sym 8891 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 8892 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8893 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 8894 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 8898 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8899 w_load
.sym 8912 io_pmod[2]$SB_IO_OUT
.sym 8919 w_rx_09_fifo_pull
.sym 8920 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 8921 i_smi_a3$SB_IO_IN
.sym 8923 w_rx_24_fifo_pull
.sym 8926 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 8930 w_rx_24_fifo_pull
.sym 8932 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8942 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 8944 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8945 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8948 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8949 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8957 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 8959 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 8960 smi_ctrl_ins.int_cnt_09[4]
.sym 8963 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8970 $nextpnr_ICESTORM_LC_20$O
.sym 8973 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 8976 $nextpnr_ICESTORM_LC_21$I3
.sym 8978 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 8986 $nextpnr_ICESTORM_LC_21$I3
.sym 8990 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 8995 smi_ctrl_ins.int_cnt_09[4]
.sym 9001 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 9003 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 9008 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 9010 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 9013 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9015 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 9017 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9020 rx_24_fifo.rd_addr[7]
.sym 9021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9023 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9027 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9037 i_button_SB_LUT4_I3_I2[2]
.sym 9044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9046 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9048 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9062 w_rx_24_fifo_pull
.sym 9065 rx_24_fifo.wr_addr[7]
.sym 9071 i_button_SB_LUT4_I3_I2[2]
.sym 9076 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9119 w_rx_24_fifo_pull
.sym 9121 i_button_SB_LUT4_I3_I2[2]
.sym 9127 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9137 rx_24_fifo.wr_addr[7]
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9144 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9145 spi_if_ins.state_if[0]
.sym 9146 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 9147 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9148 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 9149 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 9151 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9152 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 9155 w_rx_09_fifo_push
.sym 9157 i_button_SB_LUT4_I3_I2[2]
.sym 9158 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9165 w_cs[2]
.sym 9171 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9173 w_rx_24_fifo_empty
.sym 9174 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9178 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9184 rx_24_fifo.rd_addr[7]
.sym 9186 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9190 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 9192 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9195 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9199 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9216 $nextpnr_ICESTORM_LC_11$O
.sym 9219 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9222 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9225 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9226 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 9228 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9231 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9232 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 9234 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9237 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 9238 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 9240 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9243 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 9244 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 9246 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9248 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 9250 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 9252 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9255 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 9256 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 9260 rx_24_fifo.rd_addr[7]
.sym 9262 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 9266 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9267 w_rx_24_fifo_empty
.sym 9268 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9269 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9270 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9271 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9272 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9273 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9287 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 9289 spi_if_ins.state_if[0]
.sym 9290 w_rx_09_fifo_push
.sym 9294 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9296 w_rx_24_fifo_push
.sym 9299 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 9301 w_rx_24_fifo_empty
.sym 9309 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9310 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9311 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9312 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9313 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9314 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9316 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9334 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9341 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9349 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9352 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9361 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9366 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9367 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9370 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9371 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9377 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9383 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9384 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9386 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9389 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9390 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 9391 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9392 sys_ctrl_ins.reset_cmd
.sym 9393 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9413 i_smi_a3$SB_IO_IN
.sym 9416 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9418 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9419 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9420 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9424 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9432 i_button_SB_LUT4_I3_I2[2]
.sym 9435 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9436 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9437 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9438 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9440 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9442 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9443 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9448 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9456 w_rx_24_fifo_push
.sym 9457 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9464 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9471 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9475 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9481 w_rx_24_fifo_push
.sym 9482 i_button_SB_LUT4_I3_I2[2]
.sym 9488 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9489 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9493 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9502 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9506 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9509 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9516 w_rx_24_fifo_full
.sym 9517 w_rx_09_fifo_full
.sym 9527 sys_ctrl_ins.reset_cmd
.sym 9528 i_button_SB_LUT4_I3_I2[2]
.sym 9536 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9539 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9542 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9543 rx_24_fifo.rd_addr_gray[2]
.sym 9546 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9547 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9558 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9559 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9561 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 9562 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9563 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9564 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9565 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9567 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9568 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9569 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 9571 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9572 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9573 w_rx_24_fifo_push
.sym 9574 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9577 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 9578 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9580 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9581 w_rx_24_fifo_full
.sym 9582 w_rx_09_fifo_full
.sym 9584 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9586 w_rx_09_fifo_full
.sym 9588 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9589 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9592 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 9593 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9594 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9595 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9598 w_rx_24_fifo_push
.sym 9599 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 9600 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 9601 w_rx_24_fifo_full
.sym 9610 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9611 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9612 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9613 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9622 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9623 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 9624 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9625 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9628 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9631 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9632 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9633 lvds_clock_buf
.sym 9634 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9635 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9636 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9637 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9638 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9639 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 9640 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 9641 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9642 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 9662 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9664 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9669 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9676 rx_24_fifo.rd_addr_gray[3]
.sym 9677 i_button_SB_LUT4_I3_I2[2]
.sym 9680 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9682 rx_24_fifo.rd_addr_gray[1]
.sym 9683 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9684 rx_24_fifo.rd_addr_gray[5]
.sym 9688 rx_24_fifo.rd_addr_gray[6]
.sym 9691 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9694 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9698 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9709 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9717 rx_24_fifo.rd_addr_gray[6]
.sym 9723 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9727 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9729 i_button_SB_LUT4_I3_I2[2]
.sym 9730 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9735 rx_24_fifo.rd_addr_gray[1]
.sym 9742 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9748 rx_24_fifo.rd_addr_gray[5]
.sym 9752 rx_24_fifo.rd_addr_gray[3]
.sym 9756 lvds_clock_buf
.sym 9758 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9759 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9761 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9762 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9764 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9765 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9781 i_button_SB_LUT4_I3_I2[2]
.sym 9786 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9802 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9804 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9810 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9814 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9817 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9822 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9829 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9835 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9840 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9847 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 9851 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9863 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9869 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 9878 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9879 lvds_clock_buf
.sym 9880 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 9881 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9887 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9889 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9905 i_smi_a3$SB_IO_IN
.sym 9910 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10016 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 10029 i_smi_a2$SB_IO_IN
.sym 10065 i_smi_a3$SB_IO_IN
.sym 10121 i_smi_a3$SB_IO_IN
.sym 10135 o_shdn_rx_lna$SB_IO_OUT
.sym 10166 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10192 o_shdn_rx_lna$SB_IO_OUT
.sym 10199 $PACKER_VCC_NET
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10212 io_smi_data[2]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10227 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10230 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10231 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10232 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10241 rx_09_fifo.rd_addr[7]
.sym 10242 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10259 r_counter[0]
.sym 10261 io_smi_data[3]$SB_IO_OUT
.sym 10270 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10273 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10286 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10293 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10295 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10297 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10315 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10320 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10325 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10331 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 10346 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 10347 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10348 r_counter[0]_$glb_clk
.sym 10349 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10354 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 10355 rx_09_fifo.rd_addr_gray[2]
.sym 10356 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 10357 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10358 rx_09_fifo.rd_addr_gray[4]
.sym 10359 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 10360 rx_09_fifo.rd_addr_gray[6]
.sym 10361 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 10374 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10378 io_smi_data[0]$SB_IO_OUT
.sym 10392 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 10394 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10396 io_smi_data[4]$SB_IO_OUT
.sym 10399 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10402 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10407 io_smi_data[7]$SB_IO_OUT
.sym 10409 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 10410 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 10411 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10413 rx_09_fifo.rd_addr[7]
.sym 10414 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10432 w_rx_09_fifo_pull
.sym 10433 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10435 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10436 i_button_SB_LUT4_I3_I2[2]
.sym 10437 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10446 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10470 i_button_SB_LUT4_I3_I2[2]
.sym 10472 w_rx_09_fifo_pull
.sym 10478 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 10497 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10502 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10513 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10514 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 10515 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10517 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10518 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10520 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10529 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 10532 i_button_SB_LUT4_I3_I2[2]
.sym 10534 rx_09_fifo.rd_addr_gray[2]
.sym 10536 w_rx_09_fifo_pull
.sym 10538 io_smi_data[0]$SB_IO_OUT
.sym 10542 rx_09_fifo.wr_addr[3]
.sym 10544 rx_09_fifo.wr_addr[2]
.sym 10546 rx_09_fifo.wr_addr[6]
.sym 10554 io_pmod[6]$SB_IO_OUT
.sym 10555 w_smi_data_output[2]
.sym 10560 w_rx_09_fifo_data[6]
.sym 10572 i_smi_a3$SB_IO_IN
.sym 10574 w_rx_09_fifo_data[8]
.sym 10578 w_smi_data_output[4]
.sym 10582 w_smi_data_output[7]
.sym 10583 w_smi_data_output[1]
.sym 10584 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10588 w_smi_data_output[4]
.sym 10589 i_smi_a3$SB_IO_IN
.sym 10593 w_smi_data_output[2]
.sym 10594 i_smi_a3$SB_IO_IN
.sym 10599 i_smi_a3$SB_IO_IN
.sym 10601 w_smi_data_output[1]
.sym 10612 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10613 w_rx_09_fifo_data[6]
.sym 10617 w_smi_data_output[7]
.sym 10620 i_smi_a3$SB_IO_IN
.sym 10624 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10625 io_pmod[6]$SB_IO_OUT
.sym 10631 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10632 w_rx_09_fifo_data[8]
.sym 10633 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10634 lvds_clock_buf
.sym 10635 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10637 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10638 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 10639 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 10641 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 10642 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 10643 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 10647 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10648 io_pmod[6]$SB_IO_OUT
.sym 10653 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10656 io_pmod[5]$SB_IO_OUT
.sym 10662 io_smi_data[5]$SB_IO_OUT
.sym 10667 io_pmod[7]$SB_IO_OUT
.sym 10671 i_smi_soe_se$SB_IO_IN
.sym 10678 i_smi_a3$SB_IO_IN
.sym 10688 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10692 w_smi_data_output[5]
.sym 10695 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10697 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10702 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10703 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10704 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10705 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10708 w_smi_data_output[3]
.sym 10716 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10717 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 10718 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10719 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 10728 i_smi_a3$SB_IO_IN
.sym 10731 w_smi_data_output[3]
.sym 10742 i_smi_a3$SB_IO_IN
.sym 10743 w_smi_data_output[5]
.sym 10752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 10753 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 10754 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 10755 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 10756 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_E
.sym 10757 r_counter[0]_$glb_clk
.sym 10759 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10760 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 10761 rx_09_fifo.wr_addr[3]
.sym 10762 rx_09_fifo.wr_addr[2]
.sym 10763 rx_09_fifo.wr_addr[6]
.sym 10764 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10765 rx_09_fifo.wr_addr[5]
.sym 10766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10784 rx_09_fifo.wr_addr[6]
.sym 10790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10792 i_smi_soe_se$SB_IO_IN
.sym 10793 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10801 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10803 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 10806 w_rx_24_fifo_pull
.sym 10810 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 10811 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10812 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 10813 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10814 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10816 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10817 io_pmod[5]$SB_IO_OUT
.sym 10819 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10820 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10824 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10825 w_rx_09_fifo_push
.sym 10827 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10828 w_rx_09_fifo_pull
.sym 10831 i_smi_soe_se$SB_IO_IN
.sym 10839 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 10841 io_pmod[5]$SB_IO_OUT
.sym 10845 w_rx_09_fifo_push
.sym 10846 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 10847 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10848 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 10851 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10852 i_smi_soe_se$SB_IO_IN
.sym 10853 w_rx_09_fifo_pull
.sym 10854 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10857 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10858 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 10859 w_rx_24_fifo_pull
.sym 10863 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10866 i_smi_soe_se$SB_IO_IN
.sym 10875 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 10876 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10877 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 10878 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 10879 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 10880 lvds_clock_buf
.sym 10881 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 10883 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10884 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10885 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10886 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 10887 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10888 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10889 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10902 w_rx_24_fifo_pull
.sym 10906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 10911 w_rx_09_fifo_push
.sym 10912 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10915 w_load
.sym 10917 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 10923 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10926 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10928 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10929 io_pmod[2]$SB_IO_OUT
.sym 10934 i_button_SB_LUT4_I3_I2[2]
.sym 10935 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10937 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10938 rx_09_fifo.rd_addr_gray[2]
.sym 10940 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 10943 rx_09_fifo.rd_addr[7]
.sym 10944 smi_ctrl_ins.int_cnt_09[5]
.sym 10945 smi_ctrl_ins.int_cnt_09[4]
.sym 10946 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10950 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10952 i_smi_soe_se$SB_IO_IN
.sym 10954 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10956 io_pmod[2]$SB_IO_OUT
.sym 10957 smi_ctrl_ins.int_cnt_09[5]
.sym 10958 smi_ctrl_ins.int_cnt_09[4]
.sym 10959 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 10962 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10963 i_button_SB_LUT4_I3_I2[2]
.sym 10964 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10965 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10977 rx_09_fifo.rd_addr[7]
.sym 10982 rx_09_fifo.rd_addr_gray[2]
.sym 10986 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10992 i_smi_soe_se$SB_IO_IN
.sym 10993 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 10994 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10995 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11001 rx_09_fifo.rd_addr_gray_wr[7]
.sym 11003 lvds_clock_buf
.sym 11007 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 11009 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11017 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 11022 i_button_SB_LUT4_I3_I2[2]
.sym 11028 i_button_SB_LUT4_I3_I2[2]
.sym 11030 spi_if_ins.state_if[2]
.sym 11033 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11035 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11040 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11048 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11051 smi_ctrl_ins.int_cnt_09[5]
.sym 11066 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11074 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11085 smi_ctrl_ins.int_cnt_09[5]
.sym 11094 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11125 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11128 w_cs[2]
.sym 11129 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11130 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 11131 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11132 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11133 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11134 w_cs[1]
.sym 11135 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11154 w_rx_24_fifo_empty
.sym 11160 rx_24_fifo.rd_addr[7]
.sym 11162 w_rx_09_fifo_full
.sym 11175 w_rx_24_fifo_pull
.sym 11180 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11182 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11184 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11187 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11192 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11205 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11208 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11209 w_rx_24_fifo_pull
.sym 11211 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11247 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11248 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_1_O
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11252 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11253 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11255 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11256 w_fetch
.sym 11258 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11264 spi_if_ins.w_rx_data[6]
.sym 11271 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11272 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11277 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11282 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11286 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11292 rx_24_fifo.rd_addr[7]
.sym 11293 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11295 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11297 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11298 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11299 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11300 w_rx_24_fifo_pull
.sym 11301 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11302 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11303 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11304 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11307 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11308 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11310 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11311 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 11312 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11313 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11314 w_rx_24_fifo_empty
.sym 11316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11318 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11319 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11321 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11325 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 11327 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11328 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11331 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11340 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 11343 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11344 rx_24_fifo.rd_addr[7]
.sym 11346 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11349 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11351 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 11352 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11355 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11356 rx_24_fifo.rd_addr[7]
.sym 11357 w_rx_24_fifo_pull
.sym 11358 w_rx_24_fifo_empty
.sym 11361 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 11362 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 11363 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11364 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 11367 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11368 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 11369 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 11370 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11371 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11381 r_tx_data[0]
.sym 11385 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11391 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11392 spi_if_ins.state_if[0]
.sym 11403 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11404 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11405 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11406 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 11407 w_rx_09_fifo_push
.sym 11408 w_load
.sym 11415 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 11416 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 11418 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11421 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11422 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11423 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11424 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11426 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11427 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11428 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11429 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 11433 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11434 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 11435 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11436 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11437 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11438 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11440 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11441 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11442 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11443 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11444 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11445 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11446 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11449 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11451 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11454 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11455 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11456 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11460 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 11461 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 11462 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 11463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 11467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 11468 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 11469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11472 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11473 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11474 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 11478 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11479 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11480 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11481 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11484 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11486 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11490 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11491 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11492 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11493 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11497 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11498 w_tx_data_smi[2]
.sym 11500 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11501 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11502 w_tx_data_smi[0]
.sym 11503 w_tx_data_smi[3]
.sym 11504 w_tx_data_smi[1]
.sym 11509 spi_if_ins.r_tx_byte[7]
.sym 11517 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11521 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11523 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11524 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11526 spi_if_ins.w_rx_data[6]
.sym 11529 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11531 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11540 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11546 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 11547 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11549 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11554 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11555 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11556 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11558 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11559 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11562 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11564 $PACKER_VCC_NET
.sym 11565 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11566 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11568 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11569 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11573 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 11574 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11577 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11578 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 11580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11585 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11586 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11591 $PACKER_VCC_NET
.sym 11595 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11596 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11597 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11598 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 11617 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11622 w_cs[3]
.sym 11633 w_rx_24_fifo_empty
.sym 11640 sys_ctrl_ins.reset_cmd
.sym 11645 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11646 w_rx_09_fifo_full
.sym 11663 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11665 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11668 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11673 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11676 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11680 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11690 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11718 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11719 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11720 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11721 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 11724 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11725 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11727 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11741 lvds_clock_buf
.sym 11742 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 11744 w_rx_data[2]
.sym 11764 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 11775 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11776 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11784 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11785 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11787 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11788 rx_24_fifo.wr_addr_gray_rd[6]
.sym 11798 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11799 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11806 rx_24_fifo.wr_addr_gray[5]
.sym 11815 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11819 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11823 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11830 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11836 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11844 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11850 rx_24_fifo.wr_addr_gray_rd[6]
.sym 11853 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11860 rx_24_fifo.wr_addr_gray[5]
.sym 11864 r_counter[0]_$glb_clk
.sym 11868 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 11869 rx_24_fifo.rd_addr_gray_wr[2]
.sym 11887 w_rx_data[2]
.sym 11909 rx_24_fifo.wr_addr_gray[2]
.sym 11912 rx_24_fifo.wr_addr_gray[4]
.sym 11915 rx_24_fifo.wr_addr_gray[3]
.sym 11916 rx_24_fifo.wr_addr_gray[0]
.sym 11918 rx_24_fifo.wr_addr_gray[1]
.sym 11921 rx_24_fifo.wr_addr_gray[6]
.sym 11940 rx_24_fifo.wr_addr_gray[0]
.sym 11949 rx_24_fifo.wr_addr_gray[1]
.sym 11961 rx_24_fifo.wr_addr_gray[2]
.sym 11967 rx_24_fifo.wr_addr_gray[6]
.sym 11979 rx_24_fifo.wr_addr_gray[4]
.sym 11982 rx_24_fifo.wr_addr_gray[3]
.sym 11987 r_counter[0]_$glb_clk
.sym 11993 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 12001 rx_24_fifo.rd_addr_gray[2]
.sym 12012 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 12051 i_smi_a2$SB_IO_IN
.sym 12053 i_smi_a3$SB_IO_IN
.sym 12061 i_smi_a1$SB_IO_IN
.sym 12063 i_smi_a1$SB_IO_IN
.sym 12064 i_smi_a2$SB_IO_IN
.sym 12066 i_smi_a3$SB_IO_IN
.sym 12099 i_smi_a1$SB_IO_IN
.sym 12100 i_smi_a2$SB_IO_IN
.sym 12102 i_smi_a3$SB_IO_IN
.sym 12119 i_smi_a1$SB_IO_IN
.sym 12248 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 12261 o_ldo_2v8_en$SB_IO_OUT
.sym 12305 i_config[3]$SB_IO_IN
.sym 12307 i_button$SB_IO_IN
.sym 12309 r_counter[0]
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12319 io_smi_data[0]$SB_IO_OUT
.sym 12322 io_smi_data[7]$SB_IO_OUT
.sym 12324 r_counter[0]
.sym 12335 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12337 io_pmod[2]$SB_IO_OUT
.sym 12338 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12339 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12340 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 12341 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12342 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 12357 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 12367 io_smi_data[4]$SB_IO_OUT
.sym 12379 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12388 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12389 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12390 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12392 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12395 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12406 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12407 rx_09_fifo.rd_addr[7]
.sym 12409 $nextpnr_ICESTORM_LC_9$O
.sym 12412 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12415 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12417 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12419 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12421 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12424 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12425 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 12427 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12430 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12431 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 12433 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12436 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12437 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 12439 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12441 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12443 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 12445 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12448 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12449 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 12452 rx_09_fifo.rd_addr[7]
.sym 12455 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 12463 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 12464 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12465 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12467 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 12468 rx_09_fifo.rd_addr_gray[5]
.sym 12469 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12470 rx_09_fifo.rd_addr_gray[0]
.sym 12479 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12481 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 12497 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 12527 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12529 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12540 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12541 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12542 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12543 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12544 w_rx_09_fifo_pull
.sym 12545 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 12546 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 12547 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12548 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12549 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12550 io_pmod[2]$SB_IO_OUT
.sym 12551 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12552 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12553 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12554 rx_09_fifo.rd_addr[7]
.sym 12555 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 12557 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12561 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 12563 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12564 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12567 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12571 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 12573 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12574 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12575 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 12576 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 12581 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12585 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12586 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12587 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12588 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12591 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 12592 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12593 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12594 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 12598 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 12600 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 12603 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12604 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12605 rx_09_fifo.rd_addr[7]
.sym 12606 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 12610 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 12611 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 12615 rx_09_fifo.rd_addr[7]
.sym 12616 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12617 io_pmod[2]$SB_IO_OUT
.sym 12618 w_rx_09_fifo_pull
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 12620 r_counter[0]_$glb_clk
.sym 12621 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12622 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12623 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12624 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12625 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12626 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12627 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12628 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12629 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12634 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 12636 i_smi_soe_se$SB_IO_IN
.sym 12638 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 12639 io_smi_data[5]$SB_IO_OUT
.sym 12641 i_smi_soe_se$SB_IO_IN
.sym 12644 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12646 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12649 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 12652 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12656 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12669 rx_09_fifo.rd_addr_gray[6]
.sym 12672 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12675 rx_09_fifo.rd_addr_gray[4]
.sym 12676 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12677 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12678 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12679 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12683 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12691 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12692 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12699 rx_09_fifo.rd_addr_gray[4]
.sym 12705 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12708 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12709 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12710 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12711 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12720 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 12722 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12729 rx_09_fifo.rd_addr_gray[6]
.sym 12739 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12743 lvds_clock_buf
.sym 12745 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12746 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12747 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12748 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12749 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 12750 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12751 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12752 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12757 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12760 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12761 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12767 i_smi_soe_se$SB_IO_IN
.sym 12770 rx_09_fifo.wr_addr[5]
.sym 12772 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12777 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 12778 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12786 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12796 rx_09_fifo.wr_addr[3]
.sym 12797 rx_09_fifo.wr_addr[2]
.sym 12798 rx_09_fifo.wr_addr[6]
.sym 12800 rx_09_fifo.wr_addr[5]
.sym 12801 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12806 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12812 $PACKER_VCC_NET
.sym 12816 rx_09_fifo.wr_addr[7]
.sym 12818 $nextpnr_ICESTORM_LC_5$O
.sym 12821 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12824 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12826 rx_09_fifo.wr_addr[2]
.sym 12828 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12830 $nextpnr_ICESTORM_LC_6$I3
.sym 12832 rx_09_fifo.wr_addr[3]
.sym 12834 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12836 $nextpnr_ICESTORM_LC_6$COUT
.sym 12839 $PACKER_VCC_NET
.sym 12840 $nextpnr_ICESTORM_LC_6$I3
.sym 12842 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12845 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 12848 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12851 rx_09_fifo.wr_addr[5]
.sym 12852 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 12854 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12856 rx_09_fifo.wr_addr[6]
.sym 12858 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 12861 rx_09_fifo.wr_addr[7]
.sym 12864 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 12868 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 12869 rx_09_fifo.wr_addr_gray[0]
.sym 12870 rx_09_fifo.wr_addr_gray[6]
.sym 12871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 12872 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12873 rx_09_fifo.wr_addr_gray[4]
.sym 12874 rx_09_fifo.wr_addr[7]
.sym 12875 rx_09_fifo.wr_addr_gray[1]
.sym 12881 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 12887 i_smi_soe_se$SB_IO_IN
.sym 12892 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12893 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12894 rx_09_fifo.wr_addr_gray[3]
.sym 12895 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 12896 rx_09_fifo.wr_addr[5]
.sym 12898 $PACKER_VCC_NET
.sym 12899 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 12900 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 12901 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12903 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12910 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12911 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12912 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12915 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12916 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 12918 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12919 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12921 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12922 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12923 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12924 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12927 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12934 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12940 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12944 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12948 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 12949 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12950 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 12951 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12955 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12963 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12968 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12972 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 12973 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 12974 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 12980 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12984 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 12988 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12989 lvds_clock_buf
.sym 12990 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 12991 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12992 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 12993 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12994 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12995 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 12996 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12997 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12998 rx_09_fifo.wr_addr_gray[3]
.sym 13016 rx_09_fifo.wr_addr[3]
.sym 13017 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13020 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13034 rx_09_fifo.wr_addr[3]
.sym 13035 rx_09_fifo.wr_addr[2]
.sym 13038 rx_09_fifo.wr_addr[5]
.sym 13039 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13040 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13044 rx_09_fifo.wr_addr[6]
.sym 13046 rx_09_fifo.wr_addr[7]
.sym 13054 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13064 $nextpnr_ICESTORM_LC_10$O
.sym 13067 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13070 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 13073 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 13074 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13076 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 13078 rx_09_fifo.wr_addr[2]
.sym 13080 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 13082 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 13084 rx_09_fifo.wr_addr[3]
.sym 13086 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 13088 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 13090 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13092 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 13094 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 13096 rx_09_fifo.wr_addr[5]
.sym 13098 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 13100 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 13102 rx_09_fifo.wr_addr[6]
.sym 13104 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 13107 rx_09_fifo.wr_addr[7]
.sym 13110 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 13114 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13119 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13121 spi_if_ins.state_if[1]
.sym 13126 io_pmod[7]$SB_IO_OUT
.sym 13130 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13139 w_cs[1]
.sym 13140 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13141 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13142 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 13147 $PACKER_VCC_NET
.sym 13148 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13149 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13162 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13164 w_rx_09_fifo_push
.sym 13165 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13166 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13173 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13176 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13185 w_rx_09_fifo_full
.sym 13186 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13200 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13201 w_rx_09_fifo_full
.sym 13202 w_rx_09_fifo_push
.sym 13203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 13212 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13213 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13214 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13215 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13237 spi_if_ins.w_rx_data[2]
.sym 13240 spi_if_ins.w_rx_data[3]
.sym 13241 spi_if_ins.w_rx_data[5]
.sym 13243 spi_if_ins.w_rx_data[4]
.sym 13244 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 13250 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13257 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13266 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13267 $PACKER_VCC_NET
.sym 13269 w_cs[2]
.sym 13270 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13271 spi_if_ins.state_if[1]
.sym 13279 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13282 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13285 spi_if_ins.state_if[1]
.sym 13287 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13289 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13290 spi_if_ins.w_rx_data[6]
.sym 13291 spi_if_ins.state_if[2]
.sym 13293 spi_if_ins.state_if[1]
.sym 13296 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13298 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13301 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13304 spi_if_ins.state_if[0]
.sym 13305 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13306 spi_if_ins.w_rx_data[5]
.sym 13312 spi_if_ins.w_rx_data[6]
.sym 13314 spi_if_ins.w_rx_data[5]
.sym 13317 spi_if_ins.state_if[0]
.sym 13318 spi_if_ins.state_if[2]
.sym 13319 spi_if_ins.state_if[1]
.sym 13320 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13323 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13325 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13326 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13330 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13335 spi_if_ins.state_if[1]
.sym 13338 spi_if_ins.state_if[0]
.sym 13341 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13342 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13344 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13348 spi_if_ins.w_rx_data[5]
.sym 13350 spi_if_ins.w_rx_data[6]
.sym 13353 spi_if_ins.state_if[0]
.sym 13354 spi_if_ins.state_if[1]
.sym 13356 spi_if_ins.state_if[2]
.sym 13357 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13360 spi_if_ins.r_tx_byte[4]
.sym 13361 spi_if_ins.r_tx_byte[0]
.sym 13362 spi_if_ins.r_tx_byte[5]
.sym 13363 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13364 spi_if_ins.r_tx_byte[1]
.sym 13365 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13366 spi_if_ins.r_tx_byte[3]
.sym 13373 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13382 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13384 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13385 io_pmod[2]$SB_IO_OUT
.sym 13389 $PACKER_VCC_NET
.sym 13390 $PACKER_VCC_NET
.sym 13391 w_cs[0]
.sym 13393 w_cs[1]
.sym 13394 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13395 spi_if_ins.w_rx_data[1]
.sym 13401 w_cs[2]
.sym 13403 spi_if_ins.state_if[0]
.sym 13404 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13405 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13407 w_cs[0]
.sym 13409 spi_if_ins.state_if[2]
.sym 13415 w_cs[1]
.sym 13420 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13425 w_cs[3]
.sym 13426 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13428 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13430 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13431 spi_if_ins.state_if[1]
.sym 13440 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13442 spi_if_ins.state_if[2]
.sym 13443 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13446 w_cs[0]
.sym 13447 w_cs[1]
.sym 13448 w_cs[2]
.sym 13449 w_cs[3]
.sym 13459 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13466 spi_if_ins.state_if[2]
.sym 13467 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13476 spi_if_ins.state_if[2]
.sym 13477 spi_if_ins.state_if[0]
.sym 13478 spi_if_ins.state_if[1]
.sym 13479 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 13480 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13483 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 13484 spi_if_ins.r_tx_byte[6]
.sym 13485 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13486 spi_if_ins.r_tx_byte[2]
.sym 13487 spi_if_ins.r_tx_byte[7]
.sym 13488 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13489 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13495 spi_if_ins.state_if[2]
.sym 13496 spi_if_ins.r_tx_byte[3]
.sym 13497 spi_if_ins.w_rx_data[6]
.sym 13499 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13510 spi_if_ins.w_rx_data[5]
.sym 13511 w_cs[3]
.sym 13514 w_fetch
.sym 13515 $PACKER_VCC_NET
.sym 13525 w_tx_data_sys[0]
.sym 13526 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13532 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13542 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13546 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13599 w_tx_data_sys[0]
.sym 13600 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13601 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13602 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13603 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13604 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13606 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13607 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13608 w_tx_data_io[0]
.sym 13609 w_cs[0]
.sym 13610 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13611 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13612 w_ioc[1]
.sym 13613 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13615 w_tx_data_sys[0]
.sym 13621 spi_if_ins.r_tx_byte[2]
.sym 13622 r_tx_data[2]
.sym 13627 spi_if_ins.r_tx_byte[6]
.sym 13637 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13639 w_cs[1]
.sym 13640 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13651 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13652 w_tx_data_smi[0]
.sym 13653 w_load
.sym 13655 io_pmod[2]$SB_IO_OUT
.sym 13658 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13664 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13665 w_tx_data_io[0]
.sym 13666 w_cs[0]
.sym 13667 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13668 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13672 w_rx_24_fifo_empty
.sym 13674 w_fetch
.sym 13675 w_rx_24_fifo_full
.sym 13676 w_rx_09_fifo_full
.sym 13680 w_tx_data_io[0]
.sym 13681 w_tx_data_smi[0]
.sym 13682 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13683 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13687 w_rx_24_fifo_empty
.sym 13698 w_cs[0]
.sym 13699 w_fetch
.sym 13700 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13701 w_load
.sym 13707 w_cs[0]
.sym 13712 io_pmod[2]$SB_IO_OUT
.sym 13719 w_rx_24_fifo_full
.sym 13723 w_rx_09_fifo_full
.sym 13726 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13729 io_ctrl_ins.pmod_dir_state[1]
.sym 13730 i_button_SB_LUT4_I3_I2[0]
.sym 13731 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13732 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13734 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 13735 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13736 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13746 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13756 spi_if_ins.w_rx_data[2]
.sym 13758 $PACKER_VCC_NET
.sym 13760 w_rx_data[2]
.sym 13762 w_tx_data_smi[3]
.sym 13764 w_tx_data_smi[1]
.sym 13771 spi_if_ins.w_rx_data[6]
.sym 13780 spi_if_ins.w_rx_data[5]
.sym 13783 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13797 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13816 spi_if_ins.w_rx_data[6]
.sym 13818 spi_if_ins.w_rx_data[5]
.sym 13849 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13853 w_ioc[0]
.sym 13854 w_ioc[3]
.sym 13855 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13856 w_ioc[4]
.sym 13857 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 13858 w_ioc[2]
.sym 13861 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13871 w_load
.sym 13872 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13876 w_rx_data[1]
.sym 13877 rx_24_fifo.rd_addr_gray[4]
.sym 13881 $PACKER_VCC_NET
.sym 13882 io_ctrl_ins.debug_mode[1]
.sym 13886 w_rx_data[2]
.sym 13895 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13916 spi_if_ins.w_rx_data[2]
.sym 13934 spi_if_ins.w_rx_data[2]
.sym 13972 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13976 rx_24_fifo.rd_addr_gray_wr[4]
.sym 13980 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13992 spi_if_ins.w_rx_data[0]
.sym 13993 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14007 $PACKER_VCC_NET
.sym 14029 rx_24_fifo.rd_addr_gray[2]
.sym 14041 rx_24_fifo.rd_addr_gray_wr[4]
.sym 14061 rx_24_fifo.rd_addr_gray_wr[4]
.sym 14070 rx_24_fifo.rd_addr_gray[2]
.sym 14096 lvds_clock_buf
.sym 14100 $PACKER_VCC_NET
.sym 14101 o_led0$SB_IO_OUT
.sym 14102 o_led1$SB_IO_OUT
.sym 14104 o_ldo_2v8_en$SB_IO_OUT
.sym 14107 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14112 i_button_SB_LUT4_I3_I2[2]
.sym 14150 rx_24_fifo.rd_addr_gray_wr[2]
.sym 14198 rx_24_fifo.rd_addr_gray_wr[2]
.sym 14219 lvds_clock_buf
.sym 14224 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14234 o_ldo_2v8_en$SB_IO_OUT
.sym 14244 $PACKER_VCC_NET
.sym 14245 $PACKER_VCC_NET
.sym 14282 i_smi_a1$SB_IO_IN
.sym 14340 i_smi_a1$SB_IO_IN
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14358 o_shdn_tx_lna$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14405 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14439 io_smi_data[3]$SB_IO_OUT
.sym 14445 rx_09_fifo.rd_addr_gray[3]
.sym 14451 rx_09_fifo.rd_addr_gray[1]
.sym 14456 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14465 io_pmod[2]$SB_IO_OUT
.sym 14474 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14476 i_sck$SB_IO_IN
.sym 14488 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14489 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14490 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 14495 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14496 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14497 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14498 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14499 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14504 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14506 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14507 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14509 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14510 w_rx_09_fifo_pull
.sym 14512 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 14516 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14519 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14521 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14532 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 14533 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 14534 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 14537 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14540 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14544 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14546 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14549 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14552 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14555 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14557 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14558 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14561 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 14562 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14563 w_rx_09_fifo_pull
.sym 14564 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14566 r_counter[0]_$glb_clk
.sym 14567 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14572 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14573 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14574 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 14575 rx_09_fifo.wr_addr_gray_rd[7]
.sym 14576 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14578 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14583 $PACKER_VCC_NET
.sym 14591 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14604 w_rx_09_fifo_pull
.sym 14606 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14610 io_pmod[2]$SB_IO_OUT
.sym 14614 i_smi_soe_se$SB_IO_IN
.sym 14629 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14632 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14637 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14649 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 14651 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14652 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14655 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14656 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 14657 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14662 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 14663 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14665 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14666 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14667 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14668 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14669 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14671 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14672 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14673 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14676 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14677 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14678 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 14679 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14680 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14683 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 14684 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 14688 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 14689 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14690 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 14691 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 14694 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14696 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14697 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14700 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 14701 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14702 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 14703 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14706 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14707 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 14708 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14709 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 14714 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14715 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 14718 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 14719 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14720 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 14721 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 14724 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 14728 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 14729 r_counter[0]_$glb_clk
.sym 14730 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 14731 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 14732 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14734 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14742 spi_if_ins.w_rx_data[4]
.sym 14752 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 14757 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14777 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14779 rx_09_fifo.rd_addr_gray[0]
.sym 14780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14783 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14785 rx_09_fifo.rd_addr_gray[5]
.sym 14787 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14793 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 14796 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14801 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14802 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 14803 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14807 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14814 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14817 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14818 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 14819 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 14820 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14825 rx_09_fifo.rd_addr_gray[0]
.sym 14832 rx_09_fifo.rd_addr_gray_wr[1]
.sym 14838 rx_09_fifo.rd_addr_gray[5]
.sym 14843 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14847 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14849 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 14852 lvds_clock_buf
.sym 14855 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14856 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14858 spi_if_ins.spi.r2_rx_done
.sym 14859 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14860 spi_if_ins.spi.r3_rx_done
.sym 14861 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14866 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 14867 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14870 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 14879 rx_09_fifo.wr_addr[7]
.sym 14881 w_rx_09_fifo_pull
.sym 14888 io_pmod[2]$SB_IO_OUT
.sym 14896 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 14897 rx_09_fifo.wr_addr_gray[6]
.sym 14899 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14902 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14904 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 14905 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 14909 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14911 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14913 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14914 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14917 rx_09_fifo.wr_addr_gray[3]
.sym 14918 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14919 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14922 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14923 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14929 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 14931 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 14934 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14935 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 14936 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14937 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 14940 rx_09_fifo.wr_addr_gray[6]
.sym 14947 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14948 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 14955 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14959 rx_09_fifo.wr_addr_gray_rd[6]
.sym 14964 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 14965 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14966 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 14967 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14971 rx_09_fifo.wr_addr_gray[3]
.sym 14975 r_counter[0]_$glb_clk
.sym 14983 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14988 spi_if_ins.w_rx_data[2]
.sym 14997 io_pmod[4]$SB_IO_OUT
.sym 15007 i_button_SB_LUT4_I3_I2[2]
.sym 15011 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15012 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15020 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15021 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 15033 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 15034 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15039 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15040 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15041 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15042 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15044 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15045 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 15046 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15052 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15054 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15058 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15065 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 15069 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15070 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15075 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 15076 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 15077 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 15078 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15081 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15088 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 15095 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15097 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15098 lvds_clock_buf
.sym 15099 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 15102 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15103 spi_if_ins.spi.r_rx_byte[1]
.sym 15111 $PACKER_VCC_NET
.sym 15112 i_mosi$SB_IO_IN
.sym 15114 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15129 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15131 w_rx_09_fifo_push
.sym 15133 rx_09_fifo.wr_addr[7]
.sym 15134 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15135 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15141 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15142 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 15143 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15144 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 15145 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15146 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15147 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15149 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15152 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15153 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15154 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15155 w_rx_09_fifo_push
.sym 15156 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15159 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15160 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15161 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15162 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 15163 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15167 i_button_SB_LUT4_I3_I2[2]
.sym 15168 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15174 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 15175 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 15176 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 15177 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 15180 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15181 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 15182 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 15183 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15186 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15189 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15193 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15195 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15199 w_rx_09_fifo_push
.sym 15201 i_button_SB_LUT4_I3_I2[2]
.sym 15204 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 15205 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15206 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 15207 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15210 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15219 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15220 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15221 lvds_clock_buf
.sym 15222 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 15224 spi_if_ins.spi.r_rx_byte[0]
.sym 15225 spi_if_ins.spi.r_rx_byte[5]
.sym 15226 spi_if_ins.spi.r_rx_byte[6]
.sym 15227 spi_if_ins.spi.r_rx_byte[3]
.sym 15228 spi_if_ins.spi.r_rx_byte[4]
.sym 15229 spi_if_ins.spi.r_rx_byte[2]
.sym 15230 spi_if_ins.spi.r_rx_byte[7]
.sym 15239 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15250 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15252 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 15253 spi_if_ins.state_if[1]
.sym 15255 spi_if_ins.state_if[0]
.sym 15268 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15270 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15271 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15275 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15282 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15283 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15295 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15297 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 15300 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15327 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15330 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15339 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15340 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15341 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15342 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15343 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15346 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15347 spi_if_ins.spi.r_tx_byte[1]
.sym 15348 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15349 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15353 spi_if_ins.spi.r_tx_byte[5]
.sym 15356 spi_if_ins.w_rx_data[3]
.sym 15360 spi_if_ins.w_rx_data[1]
.sym 15363 i_mosi$SB_IO_IN
.sym 15392 spi_if_ins.spi.r_rx_byte[4]
.sym 15393 spi_if_ins.spi.r_rx_byte[2]
.sym 15394 spi_if_ins.state_if[1]
.sym 15397 spi_if_ins.spi.r_rx_byte[5]
.sym 15399 spi_if_ins.spi.r_rx_byte[3]
.sym 15405 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15407 spi_if_ins.state_if[2]
.sym 15415 spi_if_ins.state_if[0]
.sym 15422 spi_if_ins.spi.r_rx_byte[2]
.sym 15440 spi_if_ins.spi.r_rx_byte[3]
.sym 15447 spi_if_ins.spi.r_rx_byte[5]
.sym 15459 spi_if_ins.spi.r_rx_byte[4]
.sym 15462 spi_if_ins.state_if[1]
.sym 15463 spi_if_ins.state_if[2]
.sym 15464 spi_if_ins.state_if[0]
.sym 15466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15471 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15473 spi_if_ins.state_if[2]
.sym 15474 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15475 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15477 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15485 $PACKER_VCC_NET
.sym 15486 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15491 spi_if_ins.w_rx_data[5]
.sym 15492 $PACKER_VCC_NET
.sym 15494 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15496 spi_if_ins.w_rx_data[3]
.sym 15497 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15498 spi_if_ins.w_rx_data[5]
.sym 15499 spi_if_ins.w_rx_data[6]
.sym 15500 w_tx_data_io[3]
.sym 15501 w_tx_data_io[4]
.sym 15502 spi_if_ins.w_rx_data[4]
.sym 15512 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15513 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15519 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15527 r_tx_data[4]
.sym 15528 r_tx_data[5]
.sym 15533 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15537 r_tx_data[3]
.sym 15538 r_tx_data[1]
.sym 15541 r_tx_data[0]
.sym 15544 r_tx_data[4]
.sym 15552 r_tx_data[0]
.sym 15557 r_tx_data[5]
.sym 15564 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15568 r_tx_data[1]
.sym 15573 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15574 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15575 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15579 r_tx_data[3]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 r_tx_data[7]
.sym 15593 r_tx_data[4]
.sym 15594 r_tx_data[5]
.sym 15595 r_tx_data[3]
.sym 15596 r_tx_data[1]
.sym 15597 r_tx_data[2]
.sym 15599 r_tx_data[6]
.sym 15605 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15606 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15607 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15611 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15614 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15616 w_cs[2]
.sym 15621 w_tx_data_io[2]
.sym 15622 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 15623 w_tx_data_io[5]
.sym 15624 i_button_SB_LUT4_I3_I2[2]
.sym 15625 w_tx_data_io[1]
.sym 15635 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15636 w_cs[0]
.sym 15637 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15638 w_cs[1]
.sym 15642 w_cs[2]
.sym 15644 w_cs[0]
.sym 15648 r_tx_data[2]
.sym 15649 r_tx_data[7]
.sym 15650 w_tx_data_smi[2]
.sym 15651 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15654 w_fetch
.sym 15656 r_tx_data[6]
.sym 15659 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15662 w_cs[3]
.sym 15666 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15668 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15669 w_tx_data_smi[2]
.sym 15674 r_tx_data[6]
.sym 15678 w_cs[3]
.sym 15679 w_cs[0]
.sym 15680 w_cs[2]
.sym 15681 w_cs[1]
.sym 15685 r_tx_data[2]
.sym 15690 r_tx_data[7]
.sym 15696 w_fetch
.sym 15697 w_cs[0]
.sym 15698 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15702 w_cs[2]
.sym 15703 w_cs[0]
.sym 15704 w_cs[3]
.sym 15705 w_cs[1]
.sym 15712 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 io_pmod[0]$SB_IO_OUT
.sym 15716 w_rx_data[1]
.sym 15717 w_rx_data[3]
.sym 15718 w_rx_data[6]
.sym 15719 w_rx_data[7]
.sym 15720 w_rx_data[4]
.sym 15722 w_rx_data[5]
.sym 15727 w_tx_data_io[6]
.sym 15728 w_tx_data_smi[3]
.sym 15729 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15731 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15732 w_tx_data_smi[1]
.sym 15733 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15735 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15737 spi_if_ins.r_tx_byte[7]
.sym 15739 o_ldo_2v8_en$SB_IO_OUT
.sym 15742 i_button_SB_LUT4_I3_I2[2]
.sym 15745 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15746 w_rx_data[5]
.sym 15758 spi_if_ins.w_rx_data[1]
.sym 15759 w_fetch
.sym 15763 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15764 w_cs[1]
.sym 15767 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15768 spi_if_ins.w_rx_data[5]
.sym 15771 spi_if_ins.w_rx_data[6]
.sym 15774 w_cs[3]
.sym 15775 w_cs[0]
.sym 15776 w_cs[2]
.sym 15778 w_ioc[1]
.sym 15780 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15783 w_tx_data_io[0]
.sym 15784 i_button_SB_LUT4_I3_I2[2]
.sym 15785 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15789 w_cs[2]
.sym 15790 w_fetch
.sym 15791 w_ioc[1]
.sym 15792 i_button_SB_LUT4_I3_I2[2]
.sym 15795 w_cs[1]
.sym 15796 w_cs[2]
.sym 15797 w_cs[0]
.sym 15798 w_cs[3]
.sym 15801 w_tx_data_io[0]
.sym 15810 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15813 w_cs[3]
.sym 15814 w_cs[1]
.sym 15815 w_cs[2]
.sym 15816 w_cs[0]
.sym 15819 spi_if_ins.w_rx_data[5]
.sym 15822 spi_if_ins.w_rx_data[6]
.sym 15825 spi_if_ins.w_rx_data[1]
.sym 15831 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15833 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15835 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15839 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15840 w_tx_data_io[2]
.sym 15841 w_tx_data_io[0]
.sym 15842 w_tx_data_io[1]
.sym 15843 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15844 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15845 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 15846 io_pmod[2]$SB_IO_OUT
.sym 15852 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15859 w_rx_data[1]
.sym 15865 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15871 w_ioc[1]
.sym 15872 i_button_SB_LUT4_I3_I2[0]
.sym 15873 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15880 w_rx_data[1]
.sym 15881 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15882 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15884 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 15885 w_ioc[1]
.sym 15887 w_load
.sym 15888 w_ioc[0]
.sym 15892 w_cs[1]
.sym 15893 w_fetch
.sym 15895 io_ctrl_ins.pmod_dir_state[1]
.sym 15897 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15900 w_rx_data[0]
.sym 15901 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15902 i_button_SB_LUT4_I3_I2[2]
.sym 15903 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15905 io_ctrl_ins.debug_mode[1]
.sym 15910 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 15913 w_rx_data[1]
.sym 15918 w_fetch
.sym 15920 w_load
.sym 15921 w_cs[1]
.sym 15924 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15930 io_ctrl_ins.debug_mode[1]
.sym 15931 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 15932 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15933 io_ctrl_ins.pmod_dir_state[1]
.sym 15937 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 15938 w_ioc[1]
.sym 15939 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 15943 w_ioc[0]
.sym 15945 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15949 i_button_SB_LUT4_I3_I2[2]
.sym 15950 w_cs[1]
.sym 15951 w_fetch
.sym 15956 w_rx_data[0]
.sym 15958 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 15963 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15965 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15966 w_rx_data[0]
.sym 15967 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15968 i_button_SB_LUT4_I3_I2[1]
.sym 15969 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 15974 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 15979 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15980 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15982 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15983 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 15989 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15991 o_led0$SB_IO_OUT
.sym 15993 o_led1$SB_IO_OUT
.sym 15994 w_rx_data[1]
.sym 16008 spi_if_ins.w_rx_data[0]
.sym 16013 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16016 w_ioc[2]
.sym 16020 w_ioc[3]
.sym 16022 w_ioc[4]
.sym 16029 spi_if_ins.w_rx_data[4]
.sym 16031 spi_if_ins.w_rx_data[3]
.sym 16033 spi_if_ins.w_rx_data[2]
.sym 16042 spi_if_ins.w_rx_data[0]
.sym 16049 spi_if_ins.w_rx_data[3]
.sym 16053 w_ioc[2]
.sym 16054 w_ioc[3]
.sym 16056 w_ioc[4]
.sym 16061 spi_if_ins.w_rx_data[4]
.sym 16066 w_ioc[3]
.sym 16067 w_ioc[2]
.sym 16068 w_ioc[4]
.sym 16071 spi_if_ins.w_rx_data[2]
.sym 16081 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16085 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 16086 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 16087 io_ctrl_ins.o_pmod[0]
.sym 16088 io_ctrl_ins.o_pmod[1]
.sym 16089 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 16090 io_ctrl_ins.o_pmod[2]
.sym 16091 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16095 $PACKER_VCC_NET
.sym 16100 w_ioc[0]
.sym 16101 i_button_SB_LUT4_I3_I2[1]
.sym 16109 o_shdn_rx_lna$SB_IO_OUT
.sym 16114 w_rx_data[0]
.sym 16119 io_ctrl_ins.mixer_en_state
.sym 16130 rx_24_fifo.rd_addr_gray[4]
.sym 16132 i_button_SB_LUT4_I3_I2[1]
.sym 16140 i_button_SB_LUT4_I3_I2[2]
.sym 16144 i_button_SB_LUT4_I3_I2[0]
.sym 16166 rx_24_fifo.rd_addr_gray[4]
.sym 16188 i_button_SB_LUT4_I3_I2[0]
.sym 16190 i_button_SB_LUT4_I3_I2[1]
.sym 16191 i_button_SB_LUT4_I3_I2[2]
.sym 16205 lvds_clock_buf
.sym 16207 io_ctrl_ins.rf_pin_state[0]
.sym 16209 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16213 io_ctrl_ins.rf_pin_state[2]
.sym 16227 w_rx_data[2]
.sym 16231 o_led1$SB_IO_OUT
.sym 16235 o_ldo_2v8_en$SB_IO_OUT
.sym 16239 i_button_SB_LUT4_I3_I2[2]
.sym 16257 w_rx_data[1]
.sym 16259 w_rx_data[2]
.sym 16266 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16274 w_rx_data[0]
.sym 16299 w_rx_data[0]
.sym 16307 w_rx_data[1]
.sym 16317 w_rx_data[2]
.sym 16327 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16329 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 16330 o_shdn_rx_lna$SB_IO_OUT
.sym 16335 io_ctrl_ins.mixer_en_state
.sym 16336 o_shdn_tx_lna$SB_IO_OUT
.sym 16345 w_rx_data[2]
.sym 16346 io_ctrl_ins.debug_mode[1]
.sym 16348 $PACKER_VCC_NET
.sym 16350 o_led0$SB_IO_OUT
.sym 16355 $PACKER_VCC_NET
.sym 16356 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16398 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 16399 i_button_SB_LUT4_I3_I2[2]
.sym 16423 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 16424 i_button_SB_LUT4_I3_I2[2]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16510 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16560 rx_09_fifo.rd_addr_gray_wr[1]
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16597 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16607 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16615 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16621 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16636 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16670 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16673 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16674 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_1_O
.sym 16675 r_counter[0]_$glb_clk
.sym 16676 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 16688 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16737 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16743 i_ss_SB_LUT4_I3_O
.sym 16750 r_counter[0]
.sym 16764 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16769 rx_09_fifo.wr_addr_gray_rd[7]
.sym 16771 rx_09_fifo.wr_addr[7]
.sym 16780 rx_09_fifo.wr_addr_gray_rd[1]
.sym 16784 rx_09_fifo.wr_addr_gray[5]
.sym 16786 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16793 rx_09_fifo.wr_addr_gray_rd[7]
.sym 16798 rx_09_fifo.wr_addr_gray_rd[5]
.sym 16803 rx_09_fifo.wr_addr_gray_rd[1]
.sym 16812 rx_09_fifo.wr_addr[7]
.sym 16818 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16828 rx_09_fifo.wr_addr_gray[5]
.sym 16838 r_counter[0]_$glb_clk
.sym 16842 rx_09_fifo.wr_addr_gray[5]
.sym 16846 rx_09_fifo.wr_addr_gray[2]
.sym 16850 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16859 rx_09_fifo.wr_addr[7]
.sym 16886 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16898 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16911 rx_09_fifo.wr_addr_gray[2]
.sym 16915 rx_09_fifo.wr_addr_gray_rd[0]
.sym 16922 rx_09_fifo.wr_addr_gray[2]
.sym 16932 rx_09_fifo.wr_addr_gray_rd[2]
.sym 16961 r_counter[0]_$glb_clk
.sym 16965 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16966 i_ss_SB_LUT4_I3_O
.sym 16967 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16970 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16977 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16988 i_ss$SB_IO_IN
.sym 16991 i_button_SB_LUT4_I3_I2[2]
.sym 16994 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 17010 spi_if_ins.spi.r3_rx_done
.sym 17016 spi_if_ins.spi.r2_rx_done
.sym 17021 rx_09_fifo.wr_addr_gray[0]
.sym 17025 rx_09_fifo.wr_addr_gray[4]
.sym 17027 rx_09_fifo.wr_addr_gray[1]
.sym 17029 spi_if_ins.spi.r_rx_done
.sym 17044 spi_if_ins.spi.r3_rx_done
.sym 17045 spi_if_ins.spi.r2_rx_done
.sym 17050 rx_09_fifo.wr_addr_gray[4]
.sym 17061 spi_if_ins.spi.r_rx_done
.sym 17067 rx_09_fifo.wr_addr_gray[0]
.sym 17074 spi_if_ins.spi.r2_rx_done
.sym 17079 rx_09_fifo.wr_addr_gray[1]
.sym 17084 r_counter[0]_$glb_clk
.sym 17087 spi_if_ins.spi.r_rx_done
.sym 17088 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17091 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17102 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17109 i_ss$SB_IO_IN
.sym 17132 i_mosi$SB_IO_IN
.sym 17138 i_ss_SB_LUT4_I3_O
.sym 17199 i_mosi$SB_IO_IN
.sym 17206 i_ss_SB_LUT4_I3_O
.sym 17207 i_sck$SB_IO_IN_$glb_clk
.sym 17209 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17210 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17211 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17212 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17213 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17214 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17215 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17233 spi_if_ins.w_rx_data[6]
.sym 17239 spi_if_ins.w_rx_data[1]
.sym 17240 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17241 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17256 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17268 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17270 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17295 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17304 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17329 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17330 i_sck$SB_IO_IN_$glb_clk
.sym 17333 spi_if_ins.w_rx_data[1]
.sym 17334 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17338 spi_if_ins.w_rx_data[6]
.sym 17339 spi_if_ins.w_rx_data[0]
.sym 17348 i_ss$SB_IO_IN
.sym 17374 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17375 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17376 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17379 i_mosi$SB_IO_IN
.sym 17381 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17383 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17386 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17387 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17413 i_mosi$SB_IO_IN
.sym 17421 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17425 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17433 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17436 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17443 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17448 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17452 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17453 i_sck$SB_IO_IN_$glb_clk
.sym 17457 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17458 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17459 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17460 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17461 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17462 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17466 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17468 spi_if_ins.w_rx_data[6]
.sym 17470 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17476 i_button_SB_LUT4_I3_I2[2]
.sym 17486 spi_if_ins.r_tx_byte[7]
.sym 17487 i_button_SB_LUT4_I3_I2[2]
.sym 17488 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17489 spi_if_ins.w_rx_data[0]
.sym 17496 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17500 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17503 spi_if_ins.spi.r_tx_byte[5]
.sym 17506 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17507 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17513 spi_if_ins.r_tx_byte[0]
.sym 17514 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17516 spi_if_ins.r_tx_byte[1]
.sym 17517 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17520 spi_if_ins.r_tx_byte[4]
.sym 17521 spi_if_ins.spi.r_tx_byte[1]
.sym 17522 spi_if_ins.r_tx_byte[5]
.sym 17523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17532 spi_if_ins.r_tx_byte[4]
.sym 17538 spi_if_ins.r_tx_byte[1]
.sym 17541 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17542 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17543 spi_if_ins.spi.r_tx_byte[1]
.sym 17544 spi_if_ins.spi.r_tx_byte[5]
.sym 17547 spi_if_ins.r_tx_byte[0]
.sym 17565 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17566 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17567 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17568 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17573 spi_if_ins.r_tx_byte[5]
.sym 17575 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17578 spi_if_ins.spi.r_tx_byte[3]
.sym 17579 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17580 spi_if_ins.spi.r_tx_byte[6]
.sym 17581 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17582 spi_if_ins.spi.r_tx_byte[7]
.sym 17584 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17585 spi_if_ins.spi.r_tx_byte[2]
.sym 17592 i_button_SB_LUT4_I3_I2[2]
.sym 17593 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17596 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17603 sys_ctrl_ins.reset_cmd
.sym 17604 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17609 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17612 w_rx_data[4]
.sym 17621 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17623 spi_if_ins.state_if[2]
.sym 17624 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17627 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17633 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17634 spi_if_ins.state_if[1]
.sym 17636 spi_if_ins.state_if[0]
.sym 17648 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17649 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17653 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17655 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17665 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17677 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17682 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17683 spi_if_ins.state_if[2]
.sym 17684 spi_if_ins.state_if[0]
.sym 17685 spi_if_ins.state_if[1]
.sym 17688 spi_if_ins.state_if[2]
.sym 17690 spi_if_ins.state_if[1]
.sym 17691 spi_if_ins.state_if[0]
.sym 17698 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17703 sys_ctrl_ins.reset_count[2]
.sym 17704 sys_ctrl_ins.reset_count[3]
.sym 17705 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 17706 sys_ctrl_ins.reset_count[0]
.sym 17707 sys_ctrl_ins.reset_count[1]
.sym 17708 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17711 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 17717 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17726 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17727 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17729 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17730 io_pmod[0]$SB_IO_OUT
.sym 17731 spi_if_ins.w_rx_data[1]
.sym 17732 w_rx_data[1]
.sym 17734 w_rx_data[3]
.sym 17742 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 17744 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17745 w_tx_data_io[3]
.sym 17746 w_tx_data_io[4]
.sym 17747 w_tx_data_io[6]
.sym 17749 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17754 w_tx_data_smi[3]
.sym 17755 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17756 w_tx_data_smi[1]
.sym 17757 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17762 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17764 w_tx_data_io[5]
.sym 17766 w_tx_data_io[1]
.sym 17767 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17770 w_tx_data_io[2]
.sym 17772 w_tx_data_io[7]
.sym 17775 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17777 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17778 w_tx_data_io[7]
.sym 17782 w_tx_data_io[4]
.sym 17784 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17787 w_tx_data_io[5]
.sym 17789 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17790 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17793 w_tx_data_io[3]
.sym 17794 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17795 w_tx_data_smi[3]
.sym 17796 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17799 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17800 w_tx_data_smi[1]
.sym 17801 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 17802 w_tx_data_io[1]
.sym 17806 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 17807 w_tx_data_io[2]
.sym 17808 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17817 w_tx_data_io[6]
.sym 17820 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17821 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17822 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17823 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17824 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17825 io_ctrl_ins.pmod_dir_state[7]
.sym 17826 io_ctrl_ins.pmod_dir_state[5]
.sym 17827 io_ctrl_ins.pmod_dir_state[4]
.sym 17828 io_ctrl_ins.pmod_dir_state[2]
.sym 17829 io_ctrl_ins.pmod_dir_state[6]
.sym 17830 io_ctrl_ins.pmod_dir_state[3]
.sym 17847 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 17848 w_rx_data[2]
.sym 17852 i_button_SB_LUT4_I3_O[0]
.sym 17853 i_config[3]$SB_IO_IN
.sym 17858 w_tx_data_io[7]
.sym 17868 io_pmod[2]$SB_IO_OUT
.sym 17873 spi_if_ins.w_rx_data[4]
.sym 17875 spi_if_ins.w_rx_data[3]
.sym 17876 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17877 spi_if_ins.w_rx_data[5]
.sym 17880 spi_if_ins.w_rx_data[6]
.sym 17889 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17891 spi_if_ins.w_rx_data[1]
.sym 17893 w_rx_24_fifo_empty
.sym 17899 w_rx_24_fifo_empty
.sym 17901 io_pmod[2]$SB_IO_OUT
.sym 17906 spi_if_ins.w_rx_data[1]
.sym 17911 spi_if_ins.w_rx_data[3]
.sym 17917 spi_if_ins.w_rx_data[6]
.sym 17923 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17930 spi_if_ins.w_rx_data[4]
.sym 17942 spi_if_ins.w_rx_data[5]
.sym 17944 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 17949 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17950 w_tx_data_io[7]
.sym 17952 i_button_SB_LUT4_I3_O[1]
.sym 17953 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17960 w_tx_data_io[3]
.sym 17963 w_rx_data[1]
.sym 17967 i_button_SB_LUT4_I3_I2[2]
.sym 17968 sys_ctrl_ins.reset_cmd
.sym 17970 w_tx_data_io[4]
.sym 17972 w_rx_data[3]
.sym 17973 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 17974 w_rx_data[6]
.sym 17975 i_config[1]$SB_IO_IN
.sym 17976 w_rx_data[7]
.sym 17977 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 17978 w_rx_data[4]
.sym 17979 i_button_SB_LUT4_I3_I2[2]
.sym 17980 i_button$SB_IO_IN
.sym 17981 spi_if_ins.w_rx_data[0]
.sym 17982 w_rx_data[5]
.sym 17988 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 17990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 17991 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 17992 o_ldo_2v8_en$SB_IO_OUT
.sym 17994 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17995 i_button_SB_LUT4_I3_I2[1]
.sym 17996 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17999 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18000 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18002 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18003 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18004 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 18006 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18007 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18008 o_led1$SB_IO_OUT
.sym 18009 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 18010 w_ioc[1]
.sym 18013 w_ioc[0]
.sym 18014 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 18018 w_ioc[1]
.sym 18021 w_ioc[0]
.sym 18022 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18024 w_ioc[1]
.sym 18027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18028 w_ioc[0]
.sym 18029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 18030 w_ioc[1]
.sym 18033 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 18034 i_button_SB_LUT4_I3_I2[1]
.sym 18035 o_ldo_2v8_en$SB_IO_OUT
.sym 18036 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 18039 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18040 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18041 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18042 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18045 o_led1$SB_IO_OUT
.sym 18046 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 18047 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18048 i_button_SB_LUT4_I3_I2[1]
.sym 18051 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18052 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18057 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18060 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18063 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18064 w_ioc[0]
.sym 18065 w_ioc[1]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 18068 r_counter[0]_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18071 io_ctrl_ins.o_pmod[4]
.sym 18072 io_ctrl_ins.o_pmod[6]
.sym 18073 io_ctrl_ins.o_pmod[7]
.sym 18074 io_ctrl_ins.o_pmod[5]
.sym 18075 io_ctrl_ins.o_pmod[3]
.sym 18076 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 18083 w_tx_data_io[5]
.sym 18088 i_button_SB_LUT4_I3_I2[2]
.sym 18096 w_rx_data[0]
.sym 18097 io_ctrl_ins.debug_mode[0]
.sym 18100 w_rx_data[4]
.sym 18101 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18103 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18111 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18116 w_ioc[1]
.sym 18120 w_ioc[0]
.sym 18121 io_ctrl_ins.debug_mode[0]
.sym 18122 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18124 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 18126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18129 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18132 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18134 o_led0$SB_IO_OUT
.sym 18136 i_button_SB_LUT4_I3_I2[0]
.sym 18139 i_button_SB_LUT4_I3_I2[2]
.sym 18141 spi_if_ins.w_rx_data[0]
.sym 18142 i_button_SB_LUT4_I3_I2[1]
.sym 18146 i_button_SB_LUT4_I3_I2[0]
.sym 18147 i_button_SB_LUT4_I3_I2[2]
.sym 18156 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 18159 w_ioc[1]
.sym 18168 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18169 o_led0$SB_IO_OUT
.sym 18170 i_button_SB_LUT4_I3_I2[1]
.sym 18171 io_ctrl_ins.debug_mode[0]
.sym 18176 spi_if_ins.w_rx_data[0]
.sym 18180 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18181 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 18186 w_ioc[1]
.sym 18187 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18189 w_ioc[0]
.sym 18190 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.rf_pin_state[7]
.sym 18194 io_ctrl_ins.rf_pin_state[4]
.sym 18195 io_ctrl_ins.rf_pin_state[5]
.sym 18196 io_ctrl_ins.rf_pin_state[3]
.sym 18199 io_ctrl_ins.rf_pin_state[6]
.sym 18200 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18205 w_rx_data[5]
.sym 18211 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18214 io_ctrl_ins.o_pmod[4]
.sym 18216 i_button_SB_LUT4_I3_I2[2]
.sym 18217 io_ctrl_ins.rf_mode[0]
.sym 18224 w_rx_data[1]
.sym 18226 w_rx_data[3]
.sym 18227 io_ctrl_ins.rf_mode[2]
.sym 18234 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18236 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18237 w_rx_data[2]
.sym 18239 w_rx_data[1]
.sym 18244 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18245 i_button_SB_LUT4_I3_I2[0]
.sym 18247 w_rx_data[0]
.sym 18249 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18250 o_shdn_rx_lna$SB_IO_OUT
.sym 18251 i_button_SB_LUT4_I3_I2[2]
.sym 18253 io_ctrl_ins.o_pmod[0]
.sym 18255 o_shdn_tx_lna$SB_IO_OUT
.sym 18259 w_ioc[0]
.sym 18260 io_ctrl_ins.mixer_en_state
.sym 18261 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18262 io_ctrl_ins.o_pmod[1]
.sym 18264 io_ctrl_ins.o_pmod[2]
.sym 18267 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 18269 w_ioc[0]
.sym 18270 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18273 o_shdn_tx_lna$SB_IO_OUT
.sym 18274 w_ioc[0]
.sym 18275 io_ctrl_ins.o_pmod[2]
.sym 18276 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18279 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 18281 i_button_SB_LUT4_I3_I2[0]
.sym 18282 i_button_SB_LUT4_I3_I2[2]
.sym 18286 w_rx_data[0]
.sym 18294 w_rx_data[1]
.sym 18297 io_ctrl_ins.o_pmod[1]
.sym 18298 w_ioc[0]
.sym 18299 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18300 o_shdn_rx_lna$SB_IO_OUT
.sym 18306 w_rx_data[2]
.sym 18309 io_ctrl_ins.o_pmod[0]
.sym 18310 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18311 io_ctrl_ins.mixer_en_state
.sym 18312 w_ioc[0]
.sym 18313 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18317 io_ctrl_ins.debug_mode[0]
.sym 18319 io_ctrl_ins.rf_mode[2]
.sym 18320 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18321 io_ctrl_ins.debug_mode[1]
.sym 18322 io_ctrl_ins.rf_mode[0]
.sym 18329 io_ctrl_ins.rf_pin_state[6]
.sym 18333 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18340 i_config[3]$SB_IO_IN
.sym 18341 o_shdn_tx_lna$SB_IO_OUT
.sym 18346 w_rx_data[2]
.sym 18363 w_rx_data[2]
.sym 18367 w_rx_data[0]
.sym 18368 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18378 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18382 io_ctrl_ins.debug_mode[0]
.sym 18384 w_rx_data[1]
.sym 18386 io_ctrl_ins.debug_mode[1]
.sym 18391 w_rx_data[0]
.sym 18405 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18414 io_ctrl_ins.debug_mode[1]
.sym 18416 io_ctrl_ins.debug_mode[0]
.sym 18421 w_rx_data[1]
.sym 18426 w_rx_data[2]
.sym 18436 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18454 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18461 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18464 i_button$SB_IO_IN
.sym 18467 i_config[1]$SB_IO_IN
.sym 18480 io_ctrl_ins.rf_pin_state[0]
.sym 18483 io_ctrl_ins.rf_mode[2]
.sym 18484 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18491 io_ctrl_ins.rf_mode[2]
.sym 18492 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18493 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18494 io_ctrl_ins.rf_pin_state[2]
.sym 18507 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18513 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18514 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18515 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18543 io_ctrl_ins.rf_mode[2]
.sym 18544 io_ctrl_ins.rf_pin_state[0]
.sym 18545 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18546 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18549 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18550 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18551 io_ctrl_ins.rf_mode[2]
.sym 18552 io_ctrl_ins.rf_pin_state[2]
.sym 18559 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18560 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18570 o_shdn_rx_lna$SB_IO_OUT
.sym 18631 o_led1$SB_IO_OUT
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18649 io_smi_data[4]$SB_IO_OUT
.sym 18674 i_ss_SB_LUT4_I3_O
.sym 18696 i_ss_SB_LUT4_I3_O
.sym 18710 rx_09_fifo.rd_addr_gray[1]
.sym 18780 rx_09_fifo.rd_addr_gray[1]
.sym 18783 lvds_clock_buf
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18805 r_counter[0]
.sym 18821 i_smi_soe_se$SB_IO_IN
.sym 18826 io_smi_data[5]$SB_IO_OUT
.sym 18832 rx_09_fifo.rd_addr_gray_wr[3]
.sym 18838 rx_09_fifo.rd_addr_gray_wr[1]
.sym 18839 i_smi_soe_se$SB_IO_IN
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18891 rx_09_fifo.rd_addr_gray[3]
.sym 18942 rx_09_fifo.rd_addr_gray[3]
.sym 18946 lvds_clock_buf
.sym 18959 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 18960 i_ss$SB_IO_IN
.sym 19004 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 19014 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 19016 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 19019 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 19036 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 19058 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 19059 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 19068 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 19069 lvds_clock_buf
.sym 19070 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 19083 io_pmod[6]$SB_IO_OUT
.sym 19091 io_pmod[5]$SB_IO_OUT
.sym 19103 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19116 i_ss$SB_IO_IN
.sym 19124 i_ss$SB_IO_IN
.sym 19130 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19132 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19143 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19144 $nextpnr_ICESTORM_LC_15$O
.sym 19147 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19150 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19157 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19160 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19163 i_ss$SB_IO_IN
.sym 19171 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19188 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19190 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19192 i_sck$SB_IO_IN_$glb_clk
.sym 19193 i_ss$SB_IO_IN
.sym 19237 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19245 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19247 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19248 i_ss$SB_IO_IN
.sym 19250 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19253 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19275 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19282 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19283 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19298 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19300 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19301 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19314 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19331 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19350 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19360 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19363 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19365 i_ss$SB_IO_IN
.sym 19368 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19372 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19376 i_ss_SB_LUT4_I3_O
.sym 19377 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19380 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19382 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19392 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19397 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19405 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19409 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19416 i_ss$SB_IO_IN
.sym 19417 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19423 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19430 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19437 i_ss_SB_LUT4_I3_O
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19468 spi_if_ins.w_rx_data[6]
.sym 19470 spi_if_ins.w_rx_data[0]
.sym 19482 spi_if_ins.spi.r_rx_byte[0]
.sym 19484 spi_if_ins.spi.r_rx_byte[6]
.sym 19492 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19496 spi_if_ins.spi.r_rx_byte[7]
.sym 19508 spi_if_ins.spi.r_rx_byte[1]
.sym 19521 spi_if_ins.spi.r_rx_byte[1]
.sym 19526 spi_if_ins.spi.r_rx_byte[7]
.sym 19553 spi_if_ins.spi.r_rx_byte[6]
.sym 19558 spi_if_ins.spi.r_rx_byte[0]
.sym 19560 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19561 r_counter[0]_$glb_clk
.sym 19574 i_config[2]$SB_IO_IN
.sym 19575 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19593 spi_if_ins.r_tx_byte[6]
.sym 19597 spi_if_ins.r_tx_byte[2]
.sym 19605 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19606 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19607 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19609 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19610 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19613 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19615 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19618 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19622 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19623 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19627 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19629 $PACKER_VCC_NET
.sym 19630 $PACKER_VCC_NET
.sym 19633 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19635 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19636 $nextpnr_ICESTORM_LC_16$O
.sym 19638 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19642 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19644 $PACKER_VCC_NET
.sym 19645 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19650 $PACKER_VCC_NET
.sym 19651 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19655 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19656 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19657 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19658 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19661 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19662 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19663 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19664 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19667 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19674 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19675 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19676 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19679 $PACKER_VCC_NET
.sym 19681 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19682 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19685 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19706 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19708 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19729 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19730 spi_if_ins.r_tx_byte[7]
.sym 19732 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19734 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19737 spi_if_ins.spi.r_tx_byte[6]
.sym 19742 spi_if_ins.spi.r_tx_byte[2]
.sym 19743 spi_if_ins.spi.r_tx_byte[3]
.sym 19747 spi_if_ins.r_tx_byte[3]
.sym 19753 spi_if_ins.r_tx_byte[6]
.sym 19754 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19755 spi_if_ins.spi.r_tx_byte[7]
.sym 19756 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19757 spi_if_ins.r_tx_byte[2]
.sym 19762 spi_if_ins.r_tx_byte[3]
.sym 19766 spi_if_ins.spi.r_tx_byte[7]
.sym 19767 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19768 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19769 spi_if_ins.spi.r_tx_byte[3]
.sym 19775 spi_if_ins.r_tx_byte[6]
.sym 19778 spi_if_ins.spi.r_tx_byte[6]
.sym 19779 spi_if_ins.spi.r_tx_byte[2]
.sym 19780 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19781 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19785 spi_if_ins.r_tx_byte[7]
.sym 19797 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19804 spi_if_ins.r_tx_byte[2]
.sym 19806 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19808 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19842 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19852 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19863 sys_ctrl_ins.reset_cmd
.sym 19865 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19869 sys_ctrl_ins.reset_count[3]
.sym 19876 sys_ctrl_ins.reset_count[2]
.sym 19877 sys_ctrl_ins.reset_count[3]
.sym 19879 sys_ctrl_ins.reset_count[0]
.sym 19880 sys_ctrl_ins.reset_count[1]
.sym 19882 $nextpnr_ICESTORM_LC_17$O
.sym 19885 sys_ctrl_ins.reset_count[0]
.sym 19888 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19891 sys_ctrl_ins.reset_count[1]
.sym 19894 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19895 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19896 sys_ctrl_ins.reset_count[2]
.sym 19898 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19902 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19903 sys_ctrl_ins.reset_count[3]
.sym 19904 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19907 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19909 sys_ctrl_ins.reset_cmd
.sym 19914 sys_ctrl_ins.reset_count[0]
.sym 19919 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19920 sys_ctrl_ins.reset_count[1]
.sym 19921 sys_ctrl_ins.reset_count[0]
.sym 19925 sys_ctrl_ins.reset_count[1]
.sym 19926 sys_ctrl_ins.reset_count[3]
.sym 19927 sys_ctrl_ins.reset_count[2]
.sym 19928 sys_ctrl_ins.reset_count[0]
.sym 19929 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19931 sys_ctrl_ins.reset_cmd
.sym 19948 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 19955 i_button_SB_LUT4_I3_I2[2]
.sym 19958 spi_if_ins.w_rx_data[0]
.sym 19967 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19975 w_rx_data[3]
.sym 19976 w_rx_data[6]
.sym 19977 w_rx_data[7]
.sym 19982 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 19984 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 19986 w_rx_data[4]
.sym 19988 w_rx_data[5]
.sym 19989 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19996 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 19998 w_rx_data[2]
.sym 20003 io_ctrl_ins.pmod_dir_state[3]
.sym 20006 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20007 io_ctrl_ins.pmod_dir_state[3]
.sym 20008 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20009 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20013 w_rx_data[7]
.sym 20020 w_rx_data[5]
.sym 20025 w_rx_data[4]
.sym 20032 w_rx_data[2]
.sym 20038 w_rx_data[6]
.sym 20044 w_rx_data[3]
.sym 20052 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20067 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20068 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20070 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 20075 io_ctrl_ins.pmod_dir_state[4]
.sym 20090 i_button_SB_LUT4_I3_I2[2]
.sym 20096 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20097 io_ctrl_ins.pmod_dir_state[7]
.sym 20100 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 20101 io_ctrl_ins.pmod_dir_state[6]
.sym 20104 i_button_SB_LUT4_I3_O[0]
.sym 20105 i_config[3]$SB_IO_IN
.sym 20106 io_ctrl_ins.pmod_dir_state[5]
.sym 20107 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20108 io_ctrl_ins.pmod_dir_state[2]
.sym 20110 io_ctrl_ins.rf_mode[0]
.sym 20111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20112 i_button$SB_IO_IN
.sym 20119 i_button_SB_LUT4_I3_I2[1]
.sym 20125 i_button_SB_LUT4_I3_O[1]
.sym 20127 i_config[2]$SB_IO_IN
.sym 20129 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20130 io_ctrl_ins.rf_mode[0]
.sym 20131 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20132 io_ctrl_ins.pmod_dir_state[2]
.sym 20141 i_config[2]$SB_IO_IN
.sym 20142 io_ctrl_ins.pmod_dir_state[5]
.sym 20143 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20144 i_button_SB_LUT4_I3_I2[1]
.sym 20147 i_button_SB_LUT4_I3_O[0]
.sym 20148 i_button_SB_LUT4_I3_O[1]
.sym 20159 i_button_SB_LUT4_I3_I2[1]
.sym 20160 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20161 io_ctrl_ins.pmod_dir_state[7]
.sym 20162 i_button$SB_IO_IN
.sym 20165 i_config[3]$SB_IO_IN
.sym 20166 io_ctrl_ins.pmod_dir_state[6]
.sym 20167 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20168 i_button_SB_LUT4_I3_I2[1]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 20192 io_pmod[0]$SB_IO_OUT
.sym 20196 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 20198 io_ctrl_ins.rf_mode[0]
.sym 20206 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20224 w_rx_data[3]
.sym 20226 w_rx_data[6]
.sym 20227 i_config[1]$SB_IO_IN
.sym 20228 w_rx_data[7]
.sym 20230 w_rx_data[4]
.sym 20232 w_rx_data[5]
.sym 20234 i_button_SB_LUT4_I3_I2[1]
.sym 20237 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20241 io_ctrl_ins.rf_mode[2]
.sym 20242 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20259 w_rx_data[4]
.sym 20265 w_rx_data[6]
.sym 20273 w_rx_data[7]
.sym 20278 w_rx_data[5]
.sym 20284 w_rx_data[3]
.sym 20288 i_button_SB_LUT4_I3_I2[1]
.sym 20289 i_config[1]$SB_IO_IN
.sym 20290 io_ctrl_ins.rf_mode[2]
.sym 20291 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 20298 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 i_button_SB_LUT4_I3_O[0]
.sym 20315 io_ctrl_ins.o_pmod[3]
.sym 20319 io_ctrl_ins.o_pmod[6]
.sym 20321 io_ctrl_ins.o_pmod[7]
.sym 20323 io_ctrl_ins.o_pmod[5]
.sym 20344 w_rx_data[6]
.sym 20345 io_ctrl_ins.rf_mode[2]
.sym 20346 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20347 io_ctrl_ins.debug_mode[1]
.sym 20348 w_rx_data[4]
.sym 20350 w_rx_data[3]
.sym 20351 io_ctrl_ins.debug_mode[0]
.sym 20352 w_rx_data[5]
.sym 20353 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20354 w_rx_data[7]
.sym 20378 w_rx_data[7]
.sym 20384 w_rx_data[4]
.sym 20388 w_rx_data[5]
.sym 20395 w_rx_data[3]
.sym 20411 w_rx_data[6]
.sym 20417 io_ctrl_ins.debug_mode[1]
.sym 20418 io_ctrl_ins.debug_mode[0]
.sym 20419 io_ctrl_ins.rf_mode[2]
.sym 20420 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20421 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20436 io_ctrl_ins.rf_pin_state[7]
.sym 20440 io_ctrl_ins.rf_pin_state[4]
.sym 20442 io_ctrl_ins.rf_pin_state[5]
.sym 20444 io_ctrl_ins.rf_pin_state[3]
.sym 20468 w_rx_data[0]
.sym 20470 w_rx_data[3]
.sym 20472 w_rx_data[4]
.sym 20476 w_rx_data[1]
.sym 20483 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20496 w_rx_data[2]
.sym 20504 w_rx_data[0]
.sym 20516 w_rx_data[4]
.sym 20523 w_rx_data[3]
.sym 20531 w_rx_data[1]
.sym 20536 w_rx_data[2]
.sym 20544 io_ctrl_ins.rf_mode_SB_DFFESR_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20546 i_button_SB_LUT4_I3_I2[2]_$glb_sr
.sym 20574 io_ctrl_ins.rf_mode[2]
.sym 20576 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20580 io_ctrl_ins.rf_mode[0]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20766 io_smi_data[5]$SB_IO_OUT
.sym 20775 r_counter[0]
.sym 20802 i_smi_soe_se$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20900 i_mosi$SB_IO_IN
.sym 20917 i_mosi$SB_IO_IN
.sym 20938 int_miso
.sym 21039 i_mosi$SB_IO_IN
.sym 21244 i_mosi$SB_IO_IN
.sym 21291 spi_if_ins.spi.SCKr[0]
.sym 21346 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 21355 int_miso
.sym 21392 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 21396 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 21399 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 21444 io_pmod[7]$SB_IO_OUT
.sym 21453 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 21497 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21499 int_miso
.sym 21501 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21557 spi_if_ins.r_tx_byte[7]
.sym 21558 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 21600 spi_if_ins.r_tx_data_valid
.sym 21699 w_tx_data_sys[0]
.sym 21704 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 21756 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 21758 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 21802 w_tx_data_io[3]
.sym 21806 w_tx_data_io[4]
.sym 21848 i_button_SB_LUT4_I3_I2[2]
.sym 21857 w_ioc[0]
.sym 21862 i_button_SB_LUT4_I3_I2[1]
.sym 21865 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 21903 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 21904 w_tx_data_io[5]
.sym 21906 w_tx_data_io[6]
.sym 21909 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 21940 i_config[0]$SB_IO_IN
.sym 21943 i_config[0]$SB_IO_IN
.sym 21951 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 21957 w_tx_data_io[6]
.sym 21967 o_tr_vc1_b$SB_IO_OUT
.sym 22005 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 22008 i_button_SB_LUT4_I3_O[0]
.sym 22009 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 22011 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 22106 o_tr_vc2$SB_IO_OUT
.sym 22107 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22108 o_tr_vc1$SB_IO_OUT
.sym 22110 o_rx_h_tx_l$SB_IO_OUT
.sym 22111 o_tr_vc1_b$SB_IO_OUT
.sym 22112 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22113 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22254 io_ctrl_ins.rf_mode[2]
.sym 22260 io_ctrl_ins.rf_mode[0]
.sym 22261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 22469 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22529 int_miso
.sym 22537 i_ss_SB_LUT4_I3_O
.sym 22574 i_sck$SB_IO_IN
.sym 22576 i_ss$SB_IO_IN
.sym 22597 r_counter[0]
.sym 22648 r_counter[0]
.sym 22664 i_glob_clock$SB_IO_IN_$glb_clk
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22680 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 22707 i_ss$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22984 i_ss$SB_IO_IN
.sym 23091 io_pmod[4]$SB_IO_OUT
.sym 23104 i_sck$SB_IO_IN
.sym 23226 i_ss$SB_IO_IN
.sym 23227 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23228 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23264 i_sck$SB_IO_IN
.sym 23281 i_sck$SB_IO_IN
.sym 23319 r_counter[0]_$glb_clk
.sym 23348 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23363 spi_if_ins.spi.SCKr[0]
.sym 23382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23388 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23395 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23420 spi_if_ins.spi.SCKr[0]
.sym 23439 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23442 r_counter[0]_$glb_clk
.sym 23470 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 23489 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23493 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23497 spi_if_ins.r_tx_data_valid
.sym 23498 i_ss$SB_IO_IN
.sym 23501 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23508 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23509 spi_if_ins.r_tx_byte[7]
.sym 23512 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23536 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23537 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23548 spi_if_ins.r_tx_byte[7]
.sym 23549 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23550 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23560 spi_if_ins.r_tx_data_valid
.sym 23563 i_ss$SB_IO_IN
.sym 23564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23565 r_counter[0]_$glb_clk
.sym 23591 i_button_SB_LUT4_I3_I2[2]
.sym 23596 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23597 sys_ctrl_ins.reset_cmd
.sym 23610 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23612 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23617 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23665 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23687 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23688 r_counter[0]_$glb_clk
.sym 23689 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 23694 $PACKER_GND_NET
.sym 23696 i_button_SB_LUT4_I3_I2[2]
.sym 23704 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23713 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 23715 $PACKER_GND_NET
.sym 23719 i_button_SB_LUT4_I3_I2[2]
.sym 23733 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23757 sys_ctrl_ins.reset_cmd
.sym 23760 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23773 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23803 sys_ctrl_ins.reset_cmd
.sym 23810 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23811 r_counter[0]_$glb_clk
.sym 23827 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 23836 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 23843 io_ctrl_ins.o_pmod[4]
.sym 23845 i_button_SB_LUT4_I3_I2[2]
.sym 23848 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 23854 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23857 i_config[0]$SB_IO_IN
.sym 23862 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23869 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23870 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23879 i_button_SB_LUT4_I3_I2[1]
.sym 23880 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 23883 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23884 io_ctrl_ins.pmod_dir_state[4]
.sym 23899 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 23900 i_config[0]$SB_IO_IN
.sym 23901 i_button_SB_LUT4_I3_I2[1]
.sym 23902 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 23923 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 23924 io_ctrl_ins.pmod_dir_state[4]
.sym 23925 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 23926 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 23977 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 23978 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 23979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23981 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23983 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 23984 w_ioc[0]
.sym 23985 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23992 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 23995 o_tr_vc1_b$SB_IO_OUT
.sym 23997 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 24003 io_ctrl_ins.o_pmod[4]
.sym 24008 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 24022 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 24024 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 24035 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 24036 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 24052 io_ctrl_ins.o_pmod[4]
.sym 24053 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24054 w_ioc[0]
.sym 24055 o_tr_vc1_b$SB_IO_OUT
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24071 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 24073 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24077 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24079 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 24081 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24086 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24090 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24100 o_tr_vc2$SB_IO_OUT
.sym 24101 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24102 w_ioc[0]
.sym 24110 o_tr_vc1$SB_IO_OUT
.sym 24112 o_rx_h_tx_l$SB_IO_OUT
.sym 24116 io_ctrl_ins.o_pmod[5]
.sym 24117 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24120 io_ctrl_ins.o_pmod[6]
.sym 24122 io_ctrl_ins.o_pmod[7]
.sym 24126 io_ctrl_ins.o_pmod[3]
.sym 24139 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24140 io_ctrl_ins.o_pmod[6]
.sym 24141 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24142 w_ioc[0]
.sym 24157 io_ctrl_ins.o_pmod[7]
.sym 24158 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24159 w_ioc[0]
.sym 24160 o_rx_h_tx_l$SB_IO_OUT
.sym 24163 io_ctrl_ins.o_pmod[3]
.sym 24164 o_tr_vc2$SB_IO_OUT
.sym 24165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24166 w_ioc[0]
.sym 24175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 24176 w_ioc[0]
.sym 24177 o_tr_vc1$SB_IO_OUT
.sym 24178 io_ctrl_ins.o_pmod[5]
.sym 24196 w_ioc[0]
.sym 24225 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24229 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24230 io_ctrl_ins.rf_mode[2]
.sym 24236 io_ctrl_ins.rf_mode[0]
.sym 24238 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24243 io_ctrl_ins.rf_pin_state[6]
.sym 24245 io_ctrl_ins.rf_pin_state[3]
.sym 24246 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24247 io_ctrl_ins.rf_pin_state[7]
.sym 24249 io_ctrl_ins.rf_pin_state[4]
.sym 24251 io_ctrl_ins.rf_pin_state[5]
.sym 24256 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24258 io_ctrl_ins.rf_pin_state[3]
.sym 24259 io_ctrl_ins.rf_mode[2]
.sym 24263 io_ctrl_ins.rf_pin_state[6]
.sym 24264 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24265 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24268 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24269 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24270 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24271 io_ctrl_ins.rf_pin_state[5]
.sym 24280 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24281 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24283 io_ctrl_ins.rf_pin_state[7]
.sym 24286 io_ctrl_ins.rf_pin_state[4]
.sym 24287 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24289 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24292 io_ctrl_ins.rf_mode[0]
.sym 24293 io_ctrl_ins.rf_mode[2]
.sym 24294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24295 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24299 io_ctrl_ins.rf_mode[0]
.sym 24300 io_ctrl_ins.rf_mode[2]
.sym 24302 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 24303 r_counter[0]_$glb_clk
.sym 24307 o_tr_vc1_b$SB_IO_OUT
.sym 24317 o_tr_vc2$SB_IO_OUT
.sym 24323 o_tr_vc1$SB_IO_OUT
.sym 24334 o_rx_h_tx_l$SB_IO_OUT
.sym 24440 $PACKER_VCC_NET
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26096 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 26103 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 26112 $PACKER_GND_NET
.sym 26163 $PACKER_GND_NET
.sym 26171 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 26172 r_counter[0]_$glb_clk
.sym 26173 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 26492 $PACKER_GND_NET
.sym 26653 o_rx_h_tx_l$SB_IO_OUT
.sym 26888 o_tr_vc1_b$SB_IO_OUT
.sym 26915 o_tr_vc1_b$SB_IO_OUT
.sym 26957 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27305 i_smi_soe_se$SB_IO_IN
.sym 27307 io_pmod[6]$SB_IO_OUT
.sym 27308 io_pmod[5]$SB_IO_OUT
.sym 27310 io_pmod[4]$SB_IO_OUT
.sym 27334 io_pmod[4]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27387 io_pmod[7]$SB_IO_OUT
.sym 27394 io_pmod[5]$SB_IO_OUT
.sym 27400 i_smi_soe_se$SB_IO_IN
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27409 i_smi_soe_se$SB_IO_IN
.sym 27419 io_pmod[6]$SB_IO_OUT
.sym 27427 $PACKER_VCC_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 i_button_SB_LUT4_I3_I2[2]
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27483 i_button_SB_LUT4_I3_I2[2]
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27539 io_pmod[2]$SB_IO_OUT
.sym 27546 $PACKER_VCC_NET
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27566 $PACKER_GND_NET
.sym 27573 io_pmod[0]$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27623 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27640 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27720 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27725 $nextpnr_ICESTORM_LC_19$I3
.sym 27729 smi_ctrl_ins.int_cnt_24[5]
.sym 27757 smi_ctrl_ins.int_cnt_24[4]
.sym 27760 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 27761 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 27768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 27769 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 27772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 27773 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 27775 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[0]
.sym 27776 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 27777 i_button_SB_LUT4_I3_I2[2]
.sym 27780 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27781 w_rx_24_fifo_data[8]
.sym 27793 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 27796 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27797 w_rx_24_fifo_data[10]
.sym 27800 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27801 w_rx_24_fifo_data[12]
.sym 27804 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 27805 i_button_SB_LUT4_I3_I2[2]
.sym 27810 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 27811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 27812 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 27813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[13]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[6]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[4]
.sym 27828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27829 w_rx_24_fifo_data[2]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[11]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[0]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[9]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[1]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[17]
.sym 27850 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 27851 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 27852 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 27853 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 27856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27857 w_rx_24_fifo_data[5]
.sym 27860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27861 w_rx_24_fifo_data[7]
.sym 27864 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27865 w_rx_24_fifo_data[14]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[15]
.sym 27872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27873 w_rx_24_fifo_data[3]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[21]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[22]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[16]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[18]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[25]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[20]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[19]
.sym 27904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27905 w_rx_24_fifo_data[23]
.sym 27932 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 w_rx_24_fifo_data[29]
.sym 27936 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27937 w_rx_24_fifo_data[27]
.sym 27940 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27941 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 27949 rx_24_fifo.wr_addr[0]
.sym 27952 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27953 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27954 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 27958 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27962 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 27968 rx_24_fifo.wr_addr[0]
.sym 27969 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 27979 rx_24_fifo.wr_addr[0]
.sym 27980 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 27981 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 27982 rx_24_fifo.rd_addr_gray_wr[0]
.sym 27996 i_button_SB_LUT4_I3_I2[2]
.sym 27997 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27998 rx_24_fifo.rd_addr_gray[0]
.sym 28006 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28022 w_lvds_rx_09_d1
.sym 28023 w_lvds_rx_09_d0
.sym 28024 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28025 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28040 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28041 w_lvds_rx_24_d1
.sym 28044 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28045 w_lvds_rx_24_d0
.sym 28056 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28057 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28065 w_lvds_rx_09_d0
.sym 28082 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28086 w_lvds_rx_24_d1
.sym 28087 w_lvds_rx_24_d0
.sym 28088 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28089 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28090 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28120 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28121 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28139 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28140 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28141 i_button_SB_LUT4_I3_I2[2]
.sym 28150 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28154 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28160 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28161 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[19]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 w_rx_09_fifo_data[21]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[28]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 w_rx_09_fifo_data[26]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[23]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[17]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[15]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 w_rx_09_fifo_data[25]
.sym 28227 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[0]
.sym 28232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28236 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28239 $PACKER_VCC_NET
.sym 28241 $nextpnr_ICESTORM_LC_3$I3
.sym 28244 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28245 $nextpnr_ICESTORM_LC_3$COUT
.sym 28249 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28250 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 28251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[5]
.sym 28252 i_smi_soe_se$SB_IO_IN
.sym 28253 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28257 w_rx_09_fifo_data[13]
.sym 28260 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28261 w_rx_09_fifo_data[7]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 w_rx_09_fifo_data[0]
.sym 28268 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28269 io_pmod[4]$SB_IO_OUT
.sym 28272 i_smi_soe_se$SB_IO_IN
.sym 28273 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28276 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28277 w_rx_09_fifo_data[11]
.sym 28280 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28281 w_rx_09_fifo_data[9]
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 io_pmod[7]$SB_IO_OUT
.sym 28288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28289 w_rx_09_fifo_data[1]
.sym 28291 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28295 smi_ctrl_ins.int_cnt_24[4]
.sym 28296 $PACKER_VCC_NET
.sym 28297 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28299 smi_ctrl_ins.int_cnt_24[5]
.sym 28300 $PACKER_VCC_NET
.sym 28301 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 28302 w_rx_24_fifo_pulled_data[15]
.sym 28303 w_rx_24_fifo_pulled_data[7]
.sym 28304 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28305 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28306 w_rx_24_fifo_pulled_data[14]
.sym 28307 w_rx_24_fifo_pulled_data[6]
.sym 28308 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28309 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28310 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28311 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28312 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28313 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28314 i_smi_soe_se$SB_IO_IN
.sym 28318 smi_ctrl_ins.int_cnt_24[5]
.sym 28319 smi_ctrl_ins.int_cnt_24[4]
.sym 28320 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28321 w_rx_24_fifo_empty
.sym 28322 w_rx_24_fifo_pulled_data[9]
.sym 28323 w_rx_24_fifo_pulled_data[1]
.sym 28324 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28327 w_rx_24_fifo_pulled_data[0]
.sym 28328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28329 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28330 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28331 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28332 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28333 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28334 w_rx_24_fifo_pulled_data[13]
.sym 28335 w_rx_24_fifo_pulled_data[5]
.sym 28336 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28337 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28338 w_rx_24_fifo_pulled_data[12]
.sym 28339 w_rx_24_fifo_pulled_data[4]
.sym 28340 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28341 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28342 w_rx_24_fifo_pulled_data[11]
.sym 28343 w_rx_24_fifo_pulled_data[3]
.sym 28344 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28345 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28346 w_rx_24_fifo_pulled_data[10]
.sym 28347 w_rx_24_fifo_pulled_data[2]
.sym 28348 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28349 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28350 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28354 w_rx_24_fifo_pulled_data[30]
.sym 28355 w_rx_24_fifo_pulled_data[22]
.sym 28356 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28357 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28359 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28360 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28361 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28362 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28363 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28364 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28365 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28366 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28367 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28368 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28370 w_rx_24_fifo_pulled_data[8]
.sym 28371 w_rx_24_fifo_pulled_data[24]
.sym 28372 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28374 w_rx_24_fifo_pulled_data[31]
.sym 28375 w_rx_24_fifo_pulled_data[23]
.sym 28376 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28377 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28378 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[2]
.sym 28379 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28380 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28381 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 28382 w_rx_24_fifo_pulled_data[0]
.sym 28383 w_rx_24_fifo_pulled_data[16]
.sym 28384 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28385 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28388 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28389 w_rx_24_fifo_data[28]
.sym 28390 w_rx_24_fifo_pulled_data[25]
.sym 28391 w_rx_24_fifo_pulled_data[17]
.sym 28392 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28393 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28396 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 w_rx_24_fifo_data[24]
.sym 28398 w_rx_24_fifo_pulled_data[29]
.sym 28399 w_rx_24_fifo_pulled_data[21]
.sym 28400 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28402 w_rx_24_fifo_pulled_data[27]
.sym 28403 w_rx_24_fifo_pulled_data[19]
.sym 28404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28405 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28406 w_rx_24_fifo_pulled_data[26]
.sym 28407 w_rx_24_fifo_pulled_data[18]
.sym 28408 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28409 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28410 w_rx_24_fifo_pulled_data[28]
.sym 28411 w_rx_24_fifo_pulled_data[20]
.sym 28412 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28413 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28416 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28417 w_rx_24_fifo_data[26]
.sym 28419 rx_24_fifo.wr_addr[0]
.sym 28424 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28425 rx_24_fifo.wr_addr[0]
.sym 28428 rx_24_fifo.wr_addr[2]
.sym 28429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28432 rx_24_fifo.wr_addr[3]
.sym 28433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28436 rx_24_fifo.wr_addr[4]
.sym 28437 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28440 rx_24_fifo.wr_addr[5]
.sym 28441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28444 rx_24_fifo.wr_addr[6]
.sym 28445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28448 rx_24_fifo.wr_addr[7]
.sym 28449 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28452 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28453 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28454 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28458 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28466 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28472 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 28476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28477 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28478 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28483 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28488 rx_24_fifo.wr_addr[2]
.sym 28489 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28492 rx_24_fifo.wr_addr[3]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28496 rx_24_fifo.wr_addr[4]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28500 rx_24_fifo.wr_addr[5]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28504 rx_24_fifo.wr_addr[6]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28508 rx_24_fifo.wr_addr[7]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28510 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28511 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28512 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28513 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28514 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28515 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28516 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28517 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28519 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 28520 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28521 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28522 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28523 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28524 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28525 w_rx_24_fifo_push
.sym 28526 rx_24_fifo.rd_addr[7]
.sym 28530 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28534 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28538 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 28539 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 28540 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 28541 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28542 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28543 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 28544 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28545 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28546 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 28547 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 28548 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 28549 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 28554 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 28555 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 28556 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28557 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 28559 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28560 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28561 i_button_SB_LUT4_I3_I2[2]
.sym 28571 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28572 w_rx_24_fifo_full
.sym 28573 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28579 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28580 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28581 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28583 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28584 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28585 i_button_SB_LUT4_I3_I2[2]
.sym 28587 i_button_SB_LUT4_I3_I2[2]
.sym 28588 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28589 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28590 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28591 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28592 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28593 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28596 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28597 w_lvds_rx_09_d1
.sym 28600 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28601 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28604 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28605 w_lvds_rx_09_d0
.sym 28606 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28607 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28608 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28609 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28611 lvds_rx_24_inst.r_phase_count[0]
.sym 28615 lvds_rx_24_inst.r_phase_count[1]
.sym 28616 $PACKER_VCC_NET
.sym 28617 lvds_rx_24_inst.r_phase_count[0]
.sym 28618 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28620 $PACKER_VCC_NET
.sym 28621 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28625 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28626 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28627 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28628 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28629 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28630 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28631 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28632 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28633 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28636 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28637 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28641 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28643 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28645 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28650 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28651 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28652 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28653 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28655 i_button_SB_LUT4_I3_I2[2]
.sym 28656 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28657 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28658 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28659 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28660 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28661 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28665 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28672 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28673 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28675 lvds_rx_09_inst.r_phase_count[0]
.sym 28679 lvds_rx_09_inst.r_phase_count[1]
.sym 28680 $PACKER_VCC_NET
.sym 28681 lvds_rx_09_inst.r_phase_count[0]
.sym 28682 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28684 $PACKER_VCC_NET
.sym 28685 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28689 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28690 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28691 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28692 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28693 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28700 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28701 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28702 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28703 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28704 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28705 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28709 w_rx_09_fifo_data[29]
.sym 28712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28713 w_rx_09_fifo_data[18]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28721 w_rx_09_fifo_data[22]
.sym 28724 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28725 w_rx_09_fifo_data[16]
.sym 28728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28729 w_rx_09_fifo_data[24]
.sym 28732 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28733 w_rx_09_fifo_data[20]
.sym 28736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28737 w_rx_09_fifo_data[27]
.sym 28738 w_rx_09_fifo_pulled_data[7]
.sym 28739 w_rx_09_fifo_pulled_data[23]
.sym 28740 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28741 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28742 w_rx_09_fifo_pulled_data[8]
.sym 28743 w_rx_09_fifo_pulled_data[24]
.sym 28744 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28745 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28746 w_rx_09_fifo_pulled_data[4]
.sym 28747 w_rx_09_fifo_pulled_data[20]
.sym 28748 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28749 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28750 w_rx_09_fifo_pulled_data[2]
.sym 28751 w_rx_09_fifo_pulled_data[18]
.sym 28752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28753 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28756 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28757 w_rx_09_fifo_data[14]
.sym 28758 w_rx_09_fifo_pulled_data[5]
.sym 28759 w_rx_09_fifo_pulled_data[21]
.sym 28760 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28761 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28765 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28766 w_rx_09_fifo_pulled_data[6]
.sym 28767 w_rx_09_fifo_pulled_data[22]
.sym 28768 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28769 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28770 w_rx_09_fifo_pulled_data[14]
.sym 28771 w_rx_09_fifo_pulled_data[30]
.sym 28772 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28773 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28774 w_rx_09_fifo_pulled_data[10]
.sym 28775 w_rx_09_fifo_pulled_data[26]
.sym 28776 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28777 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28780 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28781 w_rx_09_fifo_data[10]
.sym 28782 w_rx_09_fifo_pulled_data[12]
.sym 28783 w_rx_09_fifo_pulled_data[28]
.sym 28784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28785 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28786 w_rx_09_fifo_pulled_data[1]
.sym 28787 w_rx_09_fifo_pulled_data[17]
.sym 28788 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28789 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28790 w_rx_09_fifo_pulled_data[13]
.sym 28791 w_rx_09_fifo_pulled_data[29]
.sym 28792 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28793 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28796 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28797 w_rx_09_fifo_data[12]
.sym 28798 w_rx_09_fifo_pulled_data[15]
.sym 28799 w_rx_09_fifo_pulled_data[31]
.sym 28800 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28801 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28802 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28803 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28804 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28805 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28806 w_rx_09_fifo_pulled_data[9]
.sym 28807 w_rx_09_fifo_pulled_data[25]
.sym 28808 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28809 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28812 i_smi_a3$SB_IO_IN
.sym 28813 w_smi_data_output[6]
.sym 28814 w_rx_09_fifo_pulled_data[11]
.sym 28815 w_rx_09_fifo_pulled_data[27]
.sym 28816 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28818 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28820 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28821 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28822 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28823 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28824 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28825 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28826 w_rx_09_fifo_pulled_data[3]
.sym 28827 w_rx_09_fifo_pulled_data[19]
.sym 28828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28829 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28830 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28831 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28832 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28833 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 28835 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28839 smi_ctrl_ins.int_cnt_09[4]
.sym 28840 $PACKER_VCC_NET
.sym 28841 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28843 smi_ctrl_ins.int_cnt_09[5]
.sym 28844 $PACKER_VCC_NET
.sym 28845 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28846 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28847 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28848 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28849 i_button_SB_LUT4_I3_I2[2]
.sym 28851 w_rx_09_fifo_pulled_data[0]
.sym 28852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28853 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28854 w_rx_09_fifo_pulled_data[0]
.sym 28855 w_rx_09_fifo_pulled_data[16]
.sym 28856 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28858 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28859 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 28860 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 28861 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 28862 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28864 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28865 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28867 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 28872 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 28876 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 28879 $PACKER_VCC_NET
.sym 28881 $nextpnr_ICESTORM_LC_14$I3
.sym 28884 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28885 $nextpnr_ICESTORM_LC_14$COUT
.sym 28889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28891 i_button_SB_LUT4_I3_I2[2]
.sym 28892 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[1]
.sym 28893 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E[2]
.sym 28894 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 28895 i_smi_soe_se_SB_LUT4_I2_2_I1[5]
.sym 28896 i_smi_soe_se$SB_IO_IN
.sym 28897 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28899 i_smi_soe_se_SB_LUT4_I2_2_I1[4]
.sym 28904 i_smi_soe_se_SB_LUT4_I2_2_I1_SB_CARRY_CO_CI[5]
.sym 28909 $nextpnr_ICESTORM_LC_21$I3
.sym 28913 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 28917 smi_ctrl_ins.int_cnt_09[4]
.sym 28920 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28921 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28924 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28925 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28928 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28929 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 28948 i_button_SB_LUT4_I3_I2[2]
.sym 28949 w_rx_24_fifo_pull
.sym 28950 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28958 rx_24_fifo.wr_addr[7]
.sym 28963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28968 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28969 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 28972 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28973 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28976 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 28977 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28980 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 28981 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28984 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28985 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28988 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 28989 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28992 rx_24_fifo.rd_addr[7]
.sym 28993 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28994 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28998 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29002 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29006 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29012 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29013 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29016 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29017 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29018 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29024 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29025 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29026 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29032 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29033 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29034 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29040 i_button_SB_LUT4_I3_I2[2]
.sym 29041 w_rx_24_fifo_push
.sym 29044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29045 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29046 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29050 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29054 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29059 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29060 w_rx_09_fifo_full
.sym 29061 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29062 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29063 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 29064 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 29065 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29066 w_rx_24_fifo_push
.sym 29067 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29068 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 29069 w_rx_24_fifo_full
.sym 29074 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29075 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29076 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29082 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 29083 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29084 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29085 lvds_rx_24_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29089 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29090 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29094 rx_24_fifo.rd_addr_gray[6]
.sym 29098 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29103 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29104 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29105 i_button_SB_LUT4_I3_I2[2]
.sym 29106 rx_24_fifo.rd_addr_gray[1]
.sym 29110 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29114 rx_24_fifo.rd_addr_gray[5]
.sym 29118 rx_24_fifo.rd_addr_gray[3]
.sym 29122 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29126 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29130 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29134 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29142 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29146 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29217 i_smi_a3$SB_IO_IN
.sym 29226 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29230 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29234 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29241 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29246 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 29256 i_button_SB_LUT4_I3_I2[2]
.sym 29257 w_rx_09_fifo_pull
.sym 29258 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 29270 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29274 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29284 i_smi_a3$SB_IO_IN
.sym 29285 w_smi_data_output[4]
.sym 29288 i_smi_a3$SB_IO_IN
.sym 29289 w_smi_data_output[2]
.sym 29292 i_smi_a3$SB_IO_IN
.sym 29293 w_smi_data_output[1]
.sym 29300 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29301 w_rx_09_fifo_data[6]
.sym 29304 i_smi_a3$SB_IO_IN
.sym 29305 w_smi_data_output[7]
.sym 29308 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29309 io_pmod[6]$SB_IO_OUT
.sym 29312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29313 w_rx_09_fifo_data[8]
.sym 29318 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29319 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[1]
.sym 29320 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29321 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_5_D_SB_LUT4_O_I1[3]
.sym 29328 i_smi_a3$SB_IO_IN
.sym 29329 w_smi_data_output[3]
.sym 29336 i_smi_a3$SB_IO_IN
.sym 29337 w_smi_data_output[5]
.sym 29342 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 29343 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 29344 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 29345 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 29352 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29353 io_pmod[5]$SB_IO_OUT
.sym 29354 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29355 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29356 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29357 w_rx_09_fifo_push
.sym 29358 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29359 w_rx_09_fifo_pull
.sym 29360 i_smi_soe_se$SB_IO_IN
.sym 29361 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29363 w_rx_24_fifo_pull
.sym 29364 i_smi_soe_se_SB_LUT4_I2_1_O[0]
.sym 29365 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29368 i_smi_soe_se$SB_IO_IN
.sym 29369 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29374 i_smi_soe_se_SB_LUT4_I2_O[0]
.sym 29375 i_smi_soe_se_SB_LUT4_I2_O[1]
.sym 29376 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29377 i_smi_soe_se_SB_LUT4_I2_O[3]
.sym 29378 smi_ctrl_ins.int_cnt_09[4]
.sym 29379 smi_ctrl_ins.int_cnt_09[5]
.sym 29380 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29381 io_pmod[2]$SB_IO_OUT
.sym 29382 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29383 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29384 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29385 i_button_SB_LUT4_I3_I2[2]
.sym 29390 rx_09_fifo.rd_addr[7]
.sym 29394 rx_09_fifo.rd_addr_gray[2]
.sym 29398 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29402 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29403 i_smi_soe_se$SB_IO_IN
.sym 29404 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29405 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29406 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29417 smi_ctrl_ins.int_cnt_09[5]
.sym 29418 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29442 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29447 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29449 w_rx_24_fifo_pull
.sym 29454 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29474 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 29475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 29476 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29477 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 29480 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29481 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29482 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 29487 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29488 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29489 rx_24_fifo.rd_addr[7]
.sym 29491 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29492 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29493 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29494 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29495 rx_24_fifo.rd_addr[7]
.sym 29496 w_rx_24_fifo_pull
.sym 29497 w_rx_24_fifo_empty
.sym 29498 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29499 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29500 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29501 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 29502 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29503 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29504 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29505 rx_24_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29508 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29510 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29511 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29512 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29513 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29514 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29515 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 29516 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29517 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 29519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29520 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29521 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29522 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 29523 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29524 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29525 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29526 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29527 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29528 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29529 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29532 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29533 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29534 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29535 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29536 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29537 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29540 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29541 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 29542 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29543 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29544 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29545 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29548 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29549 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29550 $PACKER_VCC_NET
.sym 29554 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29555 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29556 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 29557 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29586 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29587 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29588 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29589 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29591 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29592 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 29593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29602 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29606 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29610 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29614 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29618 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29622 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29626 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29630 rx_24_fifo.wr_addr_gray[5]
.sym 29634 rx_24_fifo.wr_addr_gray[0]
.sym 29638 rx_24_fifo.wr_addr_gray[1]
.sym 29646 rx_24_fifo.wr_addr_gray[2]
.sym 29650 rx_24_fifo.wr_addr_gray[6]
.sym 29658 rx_24_fifo.wr_addr_gray[4]
.sym 29662 rx_24_fifo.wr_addr_gray[3]
.sym 29667 i_smi_a2$SB_IO_IN
.sym 29668 i_smi_a3$SB_IO_IN
.sym 29669 i_smi_a1$SB_IO_IN
.sym 29691 i_smi_a1$SB_IO_IN
.sym 29692 i_smi_a2$SB_IO_IN
.sym 29693 i_smi_a3$SB_IO_IN
.sym 29731 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29736 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29737 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29740 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29741 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29744 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29745 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29748 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29749 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29752 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29753 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29756 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29757 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29760 rx_09_fifo.rd_addr[7]
.sym 29761 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29762 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 29763 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29764 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29765 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 29766 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29770 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29771 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29772 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29773 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29774 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 29775 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29776 rx_09_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 29777 rx_09_fifo.empty_o_SB_LUT4_I3_O[3]
.sym 29780 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29781 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 29782 rx_09_fifo.rd_addr[7]
.sym 29783 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29784 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29785 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 29788 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29789 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 29790 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29791 rx_09_fifo.rd_addr[7]
.sym 29792 w_rx_09_fifo_pull
.sym 29793 io_pmod[2]$SB_IO_OUT
.sym 29794 rx_09_fifo.rd_addr_gray[4]
.sym 29798 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29802 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29803 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29804 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29805 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29812 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29813 rx_09_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 29814 rx_09_fifo.rd_addr_gray[6]
.sym 29822 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29827 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29832 rx_09_fifo.wr_addr[2]
.sym 29833 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29836 rx_09_fifo.wr_addr[3]
.sym 29837 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29839 $PACKER_VCC_NET
.sym 29841 $nextpnr_ICESTORM_LC_6$I3
.sym 29844 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29848 rx_09_fifo.wr_addr[5]
.sym 29849 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 29852 rx_09_fifo.wr_addr[6]
.sym 29853 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 29856 rx_09_fifo.wr_addr[7]
.sym 29857 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 29858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29862 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29863 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29864 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[6]
.sym 29865 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29866 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29870 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29874 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29879 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[0]
.sym 29880 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[1]
.sym 29881 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[2]
.sym 29882 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29886 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 29891 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29896 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29897 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29900 rx_09_fifo.wr_addr[2]
.sym 29901 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29904 rx_09_fifo.wr_addr[3]
.sym 29905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29909 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29912 rx_09_fifo.wr_addr[5]
.sym 29913 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29916 rx_09_fifo.wr_addr[6]
.sym 29917 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29920 rx_09_fifo.wr_addr[7]
.sym 29921 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29930 w_rx_09_fifo_push
.sym 29931 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29932 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29933 w_rx_09_fifo_full
.sym 29938 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29939 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29940 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29941 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29956 spi_if_ins.w_rx_data[5]
.sym 29957 spi_if_ins.w_rx_data[6]
.sym 29958 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29959 spi_if_ins.state_if[2]
.sym 29960 spi_if_ins.state_if[0]
.sym 29961 spi_if_ins.state_if[1]
.sym 29963 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 29964 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29965 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29969 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29972 spi_if_ins.state_if[0]
.sym 29973 spi_if_ins.state_if[1]
.sym 29975 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29976 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29977 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 29980 spi_if_ins.w_rx_data[6]
.sym 29981 spi_if_ins.w_rx_data[5]
.sym 29983 spi_if_ins.state_if[2]
.sym 29984 spi_if_ins.state_if[1]
.sym 29985 spi_if_ins.state_if[0]
.sym 29991 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29992 spi_if_ins.state_if[2]
.sym 29993 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 29994 w_cs[0]
.sym 29995 w_cs[1]
.sym 29996 w_cs[2]
.sym 29997 w_cs[3]
.sym 30005 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 30008 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30009 spi_if_ins.state_if[2]
.sym 30014 spi_if_ins.state_if[2]
.sym 30015 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30016 spi_if_ins.state_if[0]
.sym 30017 spi_if_ins.state_if[1]
.sym 30046 w_tx_data_sys[0]
.sym 30047 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30048 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30049 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30050 w_tx_data_smi[0]
.sym 30051 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30052 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30053 w_tx_data_io[0]
.sym 30054 w_rx_24_fifo_empty
.sym 30062 w_fetch
.sym 30063 w_load
.sym 30064 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 30065 w_cs[0]
.sym 30069 w_cs[0]
.sym 30070 io_pmod[2]$SB_IO_OUT
.sym 30074 w_rx_24_fifo_full
.sym 30078 w_rx_09_fifo_full
.sym 30092 spi_if_ins.w_rx_data[5]
.sym 30093 spi_if_ins.w_rx_data[6]
.sym 30118 spi_if_ins.w_rx_data[2]
.sym 30154 rx_24_fifo.rd_addr_gray_wr[4]
.sym 30158 rx_24_fifo.rd_addr_gray[2]
.sym 30194 rx_24_fifo.rd_addr_gray_wr[2]
.sym 30241 i_smi_a1$SB_IO_IN
.sym 30244 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30245 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30251 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 30252 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 30253 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 30256 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30257 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30260 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30261 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30264 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 30265 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30267 rx_09_fifo.wr_addr_gray_rd_r[1]
.sym 30268 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30269 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30270 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30271 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30272 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30273 w_rx_09_fifo_pull
.sym 30276 rx_09_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30277 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 30278 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 30279 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30280 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 30281 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 30283 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 30284 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30285 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30286 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 30287 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 30288 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 30289 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30290 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30291 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30292 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30293 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30296 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 30297 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30298 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 30299 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 30300 rx_09_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 30301 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[3]
.sym 30302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30306 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30310 rx_09_fifo.rd_addr_gray_wr[0]
.sym 30314 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30315 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30316 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30317 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[4]
.sym 30318 rx_09_fifo.rd_addr_gray[0]
.sym 30322 rx_09_fifo.rd_addr_gray_wr[1]
.sym 30326 rx_09_fifo.rd_addr_gray[5]
.sym 30330 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30336 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30337 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[5]
.sym 30340 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30341 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[2]
.sym 30342 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30343 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 30344 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30345 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 30346 rx_09_fifo.wr_addr_gray[6]
.sym 30352 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30353 lvds_rx_09_inst.r_push_SB_LUT4_I3_I1[1]
.sym 30354 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30358 rx_09_fifo.wr_addr_gray_rd[6]
.sym 30362 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30363 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30364 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30365 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 30366 rx_09_fifo.wr_addr_gray[3]
.sym 30372 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30374 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30378 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30384 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30385 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30386 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30387 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30388 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 30389 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30390 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30394 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30398 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30402 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 30403 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30404 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30405 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30406 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30407 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30408 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30409 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30412 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30413 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30416 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30417 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30420 i_button_SB_LUT4_I3_I2[2]
.sym 30421 w_rx_09_fifo_push
.sym 30422 rx_09_fifo.rd_addr_gray_wr_r[3]
.sym 30423 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30424 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30425 rx_09_fifo.rd_addr_gray_wr_r[5]
.sym 30429 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30430 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30436 lvds_rx_09_inst.r_push_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 30437 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30457 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30462 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 30463 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30464 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30465 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30466 spi_if_ins.spi.r_rx_byte[2]
.sym 30478 spi_if_ins.spi.r_rx_byte[3]
.sym 30482 spi_if_ins.spi.r_rx_byte[5]
.sym 30490 spi_if_ins.spi.r_rx_byte[4]
.sym 30495 spi_if_ins.state_if[2]
.sym 30496 spi_if_ins.state_if[0]
.sym 30497 spi_if_ins.state_if[1]
.sym 30498 r_tx_data[4]
.sym 30502 r_tx_data[0]
.sym 30506 r_tx_data[5]
.sym 30513 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30514 r_tx_data[1]
.sym 30519 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30520 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30521 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30522 r_tx_data[3]
.sym 30531 w_tx_data_smi[2]
.sym 30532 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30533 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30534 r_tx_data[6]
.sym 30538 w_cs[0]
.sym 30539 w_cs[1]
.sym 30540 w_cs[2]
.sym 30541 w_cs[3]
.sym 30542 r_tx_data[2]
.sym 30546 r_tx_data[7]
.sym 30551 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30552 w_cs[0]
.sym 30553 w_fetch
.sym 30554 w_cs[1]
.sym 30555 w_cs[2]
.sym 30556 w_cs[3]
.sym 30557 w_cs[0]
.sym 30562 i_button_SB_LUT4_I3_I2[2]
.sym 30563 w_ioc[1]
.sym 30564 w_cs[2]
.sym 30565 w_fetch
.sym 30566 w_cs[0]
.sym 30567 w_cs[2]
.sym 30568 w_cs[3]
.sym 30569 w_cs[1]
.sym 30573 w_tx_data_io[0]
.sym 30574 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30578 w_cs[0]
.sym 30579 w_cs[1]
.sym 30580 w_cs[3]
.sym 30581 w_cs[2]
.sym 30584 spi_if_ins.w_rx_data[5]
.sym 30585 spi_if_ins.w_rx_data[6]
.sym 30586 spi_if_ins.w_rx_data[1]
.sym 30592 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30593 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30594 w_rx_data[1]
.sym 30599 w_fetch
.sym 30600 w_load
.sym 30601 w_cs[1]
.sym 30605 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 30606 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30607 io_ctrl_ins.pmod_dir_state[1]
.sym 30608 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 30609 io_ctrl_ins.debug_mode[1]
.sym 30611 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 30612 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30613 w_ioc[1]
.sym 30616 w_ioc[0]
.sym 30617 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 30619 i_button_SB_LUT4_I3_I2[2]
.sym 30620 w_cs[1]
.sym 30621 w_fetch
.sym 30622 w_rx_data[0]
.sym 30630 spi_if_ins.w_rx_data[0]
.sym 30634 spi_if_ins.w_rx_data[3]
.sym 30639 w_ioc[2]
.sym 30640 w_ioc[4]
.sym 30641 w_ioc[3]
.sym 30642 spi_if_ins.w_rx_data[4]
.sym 30647 w_ioc[4]
.sym 30648 w_ioc[3]
.sym 30649 w_ioc[2]
.sym 30650 spi_if_ins.w_rx_data[2]
.sym 30662 rx_24_fifo.rd_addr_gray[4]
.sym 30679 i_button_SB_LUT4_I3_I2[0]
.sym 30680 i_button_SB_LUT4_I3_I2[1]
.sym 30681 i_button_SB_LUT4_I3_I2[2]
.sym 30702 w_rx_data[0]
.sym 30706 w_rx_data[1]
.sym 30714 w_rx_data[2]
.sym 30736 i_button_SB_LUT4_I3_I2[2]
.sym 30737 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 30758 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30784 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 30785 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30786 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30790 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30794 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30798 rx_09_fifo.wr_addr[7]
.sym 30802 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30810 rx_09_fifo.wr_addr_gray[5]
.sym 30818 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30822 rx_09_fifo.wr_addr_gray[2]
.sym 30830 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30856 spi_if_ins.spi.r3_rx_done
.sym 30857 spi_if_ins.spi.r2_rx_done
.sym 30858 rx_09_fifo.wr_addr_gray[4]
.sym 30866 spi_if_ins.spi.r_rx_done
.sym 30870 rx_09_fifo.wr_addr_gray[0]
.sym 30874 spi_if_ins.spi.r2_rx_done
.sym 30878 rx_09_fifo.wr_addr_gray[1]
.sym 30906 i_mosi$SB_IO_IN
.sym 30925 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 30926 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30950 i_mosi$SB_IO_IN
.sym 30954 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30958 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30962 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30966 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30970 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30974 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30978 spi_if_ins.r_tx_byte[4]
.sym 30982 spi_if_ins.r_tx_byte[1]
.sym 30986 spi_if_ins.spi.r_tx_byte[1]
.sym 30987 spi_if_ins.spi.r_tx_byte[5]
.sym 30988 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30989 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30990 spi_if_ins.r_tx_byte[0]
.sym 31002 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31003 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31004 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31005 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31006 spi_if_ins.r_tx_byte[5]
.sym 31012 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 31013 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31021 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 31026 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 31030 spi_if_ins.state_if[2]
.sym 31031 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 31032 spi_if_ins.state_if[0]
.sym 31033 spi_if_ins.state_if[1]
.sym 31035 spi_if_ins.state_if[2]
.sym 31036 spi_if_ins.state_if[0]
.sym 31037 spi_if_ins.state_if[1]
.sym 31043 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31044 w_tx_data_io[7]
.sym 31045 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31048 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31049 w_tx_data_io[4]
.sym 31051 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31052 w_tx_data_io[5]
.sym 31053 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31054 w_tx_data_smi[3]
.sym 31055 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 31056 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31057 w_tx_data_io[3]
.sym 31058 w_tx_data_smi[1]
.sym 31059 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 31060 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31061 w_tx_data_io[1]
.sym 31063 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31064 w_tx_data_io[2]
.sym 31065 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 31072 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 31073 w_tx_data_io[6]
.sym 31076 w_rx_24_fifo_empty
.sym 31077 io_pmod[2]$SB_IO_OUT
.sym 31078 spi_if_ins.w_rx_data[1]
.sym 31082 spi_if_ins.w_rx_data[3]
.sym 31086 spi_if_ins.w_rx_data[6]
.sym 31090 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31094 spi_if_ins.w_rx_data[4]
.sym 31102 spi_if_ins.w_rx_data[5]
.sym 31107 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31108 w_ioc[0]
.sym 31109 w_ioc[1]
.sym 31110 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 31111 w_ioc[1]
.sym 31112 w_ioc[0]
.sym 31113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 31114 o_ldo_2v8_en$SB_IO_OUT
.sym 31115 i_button_SB_LUT4_I3_I2[1]
.sym 31116 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 31117 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 31118 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31119 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31120 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31121 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31122 o_led1$SB_IO_OUT
.sym 31123 i_button_SB_LUT4_I3_I2[1]
.sym 31124 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31125 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31128 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31129 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31131 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31132 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31133 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31135 w_ioc[1]
.sym 31136 w_ioc[0]
.sym 31137 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31140 i_button_SB_LUT4_I3_I2[2]
.sym 31141 i_button_SB_LUT4_I3_I2[0]
.sym 31148 w_ioc[1]
.sym 31149 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0[1]
.sym 31154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31155 io_ctrl_ins.debug_mode[0]
.sym 31156 i_button_SB_LUT4_I3_I2[1]
.sym 31157 o_led0$SB_IO_OUT
.sym 31158 spi_if_ins.w_rx_data[0]
.sym 31164 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 31165 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31167 w_ioc[0]
.sym 31168 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31169 w_ioc[1]
.sym 31171 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31172 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 31173 w_ioc[0]
.sym 31174 io_ctrl_ins.o_pmod[2]
.sym 31175 o_shdn_tx_lna$SB_IO_OUT
.sym 31176 w_ioc[0]
.sym 31177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31179 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31180 i_button_SB_LUT4_I3_I2[0]
.sym 31181 i_button_SB_LUT4_I3_I2[2]
.sym 31182 w_rx_data[0]
.sym 31186 w_rx_data[1]
.sym 31190 io_ctrl_ins.o_pmod[1]
.sym 31191 o_shdn_rx_lna$SB_IO_OUT
.sym 31192 w_ioc[0]
.sym 31193 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31194 w_rx_data[2]
.sym 31198 io_ctrl_ins.o_pmod[0]
.sym 31199 io_ctrl_ins.mixer_en_state
.sym 31200 w_ioc[0]
.sym 31201 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31202 w_rx_data[0]
.sym 31213 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 31220 io_ctrl_ins.debug_mode[0]
.sym 31221 io_ctrl_ins.debug_mode[1]
.sym 31222 w_rx_data[1]
.sym 31226 w_rx_data[2]
.sym 31235 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31236 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31254 io_ctrl_ins.rf_pin_state[0]
.sym 31255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31256 io_ctrl_ins.rf_mode[2]
.sym 31257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31258 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31259 io_ctrl_ins.rf_mode[2]
.sym 31260 io_ctrl_ins.rf_pin_state[2]
.sym 31261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31294 rx_09_fifo.rd_addr_gray[1]
.sym 31326 rx_09_fifo.rd_addr_gray[3]
.sym 31338 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 31356 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 31357 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 31363 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31368 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31372 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31373 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31377 i_ss$SB_IO_IN
.sym 31381 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31392 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31393 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31398 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31403 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31415 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31416 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31417 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31426 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31430 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31434 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31438 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31444 i_ss$SB_IO_IN
.sym 31445 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31446 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31450 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31462 spi_if_ins.spi.r_rx_byte[1]
.sym 31466 spi_if_ins.spi.r_rx_byte[7]
.sym 31482 spi_if_ins.spi.r_rx_byte[6]
.sym 31486 spi_if_ins.spi.r_rx_byte[0]
.sym 31491 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31495 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31496 $PACKER_VCC_NET
.sym 31499 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31500 $PACKER_VCC_NET
.sym 31501 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31502 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31503 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31504 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31505 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31506 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31507 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31508 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31509 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31513 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31515 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31516 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31517 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31519 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31520 $PACKER_VCC_NET
.sym 31521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31522 spi_if_ins.r_tx_byte[3]
.sym 31526 spi_if_ins.spi.r_tx_byte[3]
.sym 31527 spi_if_ins.spi.r_tx_byte[7]
.sym 31528 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31529 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31530 spi_if_ins.r_tx_byte[6]
.sym 31534 spi_if_ins.spi.r_tx_byte[2]
.sym 31535 spi_if_ins.spi.r_tx_byte[6]
.sym 31536 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31537 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31538 spi_if_ins.r_tx_byte[7]
.sym 31549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31550 spi_if_ins.r_tx_byte[2]
.sym 31555 sys_ctrl_ins.reset_count[0]
.sym 31560 sys_ctrl_ins.reset_count[1]
.sym 31562 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31564 sys_ctrl_ins.reset_count[2]
.sym 31565 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31566 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31568 sys_ctrl_ins.reset_count[3]
.sym 31569 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31572 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31573 sys_ctrl_ins.reset_cmd
.sym 31577 sys_ctrl_ins.reset_count[0]
.sym 31578 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31580 sys_ctrl_ins.reset_count[1]
.sym 31581 sys_ctrl_ins.reset_count[0]
.sym 31582 sys_ctrl_ins.reset_count[3]
.sym 31583 sys_ctrl_ins.reset_count[1]
.sym 31584 sys_ctrl_ins.reset_count[2]
.sym 31585 sys_ctrl_ins.reset_count[0]
.sym 31586 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31587 io_ctrl_ins.pmod_dir_state[3]
.sym 31588 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31589 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31590 w_rx_data[7]
.sym 31594 w_rx_data[5]
.sym 31598 w_rx_data[4]
.sym 31602 w_rx_data[2]
.sym 31606 w_rx_data[6]
.sym 31610 w_rx_data[3]
.sym 31618 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31619 io_ctrl_ins.pmod_dir_state[2]
.sym 31620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31621 io_ctrl_ins.rf_mode[0]
.sym 31626 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31627 io_ctrl_ins.pmod_dir_state[5]
.sym 31628 i_button_SB_LUT4_I3_I2[1]
.sym 31629 i_config[2]$SB_IO_IN
.sym 31632 i_button_SB_LUT4_I3_O[0]
.sym 31633 i_button_SB_LUT4_I3_O[1]
.sym 31638 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31639 io_ctrl_ins.pmod_dir_state[7]
.sym 31640 i_button_SB_LUT4_I3_I2[1]
.sym 31641 i_button$SB_IO_IN
.sym 31642 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31643 io_ctrl_ins.pmod_dir_state[6]
.sym 31644 i_button_SB_LUT4_I3_I2[1]
.sym 31645 i_config[3]$SB_IO_IN
.sym 31654 w_rx_data[4]
.sym 31658 w_rx_data[6]
.sym 31662 w_rx_data[7]
.sym 31666 w_rx_data[5]
.sym 31670 w_rx_data[3]
.sym 31674 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 31675 io_ctrl_ins.rf_mode[2]
.sym 31676 i_button_SB_LUT4_I3_I2[1]
.sym 31677 i_config[1]$SB_IO_IN
.sym 31682 w_rx_data[7]
.sym 31686 w_rx_data[4]
.sym 31690 w_rx_data[5]
.sym 31694 w_rx_data[3]
.sym 31706 w_rx_data[6]
.sym 31710 io_ctrl_ins.debug_mode[0]
.sym 31711 io_ctrl_ins.rf_mode[2]
.sym 31712 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31713 io_ctrl_ins.debug_mode[1]
.sym 31718 w_rx_data[0]
.sym 31726 w_rx_data[4]
.sym 31730 w_rx_data[3]
.sym 31734 w_rx_data[1]
.sym 31738 w_rx_data[2]
.sym 31801 r_counter[0]
.sym 31942 i_sck$SB_IO_IN
.sym 31970 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31986 spi_if_ins.spi.SCKr[0]
.sym 31998 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32015 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32016 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32017 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32023 spi_if_ins.r_tx_byte[7]
.sym 32024 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32025 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32032 i_ss$SB_IO_IN
.sym 32033 spi_if_ins.r_tx_data_valid
.sym 32050 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 32070 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32093 sys_ctrl_ins.reset_cmd
.sym 32106 i_config[0]$SB_IO_IN
.sym 32107 i_button_SB_LUT4_I3_I2[1]
.sym 32108 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 32109 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 32122 io_ctrl_ins.pmod_dir_state[4]
.sym 32123 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32124 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 32125 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 32136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 32137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32140 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 32141 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 32148 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 32149 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 32158 io_ctrl_ins.o_pmod[4]
.sym 32159 o_tr_vc1_b$SB_IO_OUT
.sym 32160 w_ioc[0]
.sym 32161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32166 io_ctrl_ins.o_pmod[6]
.sym 32167 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32168 w_ioc[0]
.sym 32169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32178 io_ctrl_ins.o_pmod[7]
.sym 32179 o_rx_h_tx_l$SB_IO_OUT
.sym 32180 w_ioc[0]
.sym 32181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32182 io_ctrl_ins.o_pmod[3]
.sym 32183 o_tr_vc2$SB_IO_OUT
.sym 32184 w_ioc[0]
.sym 32185 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32190 io_ctrl_ins.o_pmod[5]
.sym 32191 o_tr_vc1$SB_IO_OUT
.sym 32192 w_ioc[0]
.sym 32193 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32194 io_ctrl_ins.rf_pin_state[3]
.sym 32195 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32196 io_ctrl_ins.rf_mode[2]
.sym 32197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32200 io_ctrl_ins.rf_pin_state[6]
.sym 32201 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32202 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32203 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32204 io_ctrl_ins.rf_pin_state[5]
.sym 32205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32211 io_ctrl_ins.rf_pin_state[7]
.sym 32212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32214 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32216 io_ctrl_ins.rf_pin_state[4]
.sym 32217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32218 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32220 io_ctrl_ins.rf_mode[0]
.sym 32221 io_ctrl_ins.rf_mode[2]
.sym 32224 io_ctrl_ins.rf_mode[0]
.sym 32225 io_ctrl_ins.rf_mode[2]
.sym 32602 $PACKER_GND_NET
.sym 32749 o_tr_vc1_b$SB_IO_OUT
