// Seed: 3804339447
module module_0 (
    input wor id_0,
    input uwire id_1,
    input logic id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5
    , id_9,
    input tri1 id_6,
    input tri id_7
);
  always
    if (id_9) begin : LABEL_0
      id_9 <= id_2;
    end
  wor  id_10;
  wire id_11;
  assign id_3 = id_10;
  wire id_12;
  assign id_10 = (1);
  tri1  id_13;
  uwire id_14 = 1;
  assign id_5 = id_13;
endmodule
program module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input logic id_3,
    input tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output logic id_12,
    input tri1 id_13
);
  wire id_15;
  always_ff id_12 <= id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_11,
      id_9,
      id_2,
      id_7,
      id_4
  );
  assign modCall_1.type_3 = 0;
  wire id_16;
endprogram
