
gas_sensor_calibration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bf4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08006dc4  08006dc4  00007dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f34  08006f34  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f34  08006f34  00007f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f3c  08006f3c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f3c  08006f3c  00007f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f40  08006f40  00007f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006f44  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000005c  08006fa0  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08006fa0  00008554  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001624c  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd2  00000000  00000000  0001e2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  000210b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b0  00000000  00000000  00022610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cb3  00000000  00000000  000236c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e05  00000000  00000000  00046373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da996  00000000  00000000  0005e178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138b0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006164  00000000  00000000  00138b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0013ecb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006dac 	.word	0x08006dac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08006dac 	.word	0x08006dac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <arena_alloc>:

#define push_array(arena, type, count) (type *)MemoryZero(arena_push(arena, sizeof(type) * count), sizeof(type) * count)

internal Arena *
arena_alloc(u32 size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	Arena *arena = (Arena *)calloc(size, 1);
 80005f4:	2101      	movs	r1, #1
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f005 ff08 	bl	800640c <calloc>
 80005fc:	4603      	mov	r3, r0
 80005fe:	60fb      	str	r3, [r7, #12]
	Assert(arena);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d101      	bne.n	800060a <arena_alloc+0x1e>
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <arena_alloc+0x1a>
	arena->size = size;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	605a      	str	r2, [r3, #4]
	arena->pos = ARENA_HEADER_SIZE;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	2220      	movs	r2, #32
 8000614:	601a      	str	r2, [r3, #0]
	return arena;
 8000616:	68fb      	ldr	r3, [r7, #12]
};
 8000618:	4618      	mov	r0, r3
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <arena_push>:
	free((void *)arena);
}

internal void *
arena_push(Arena *arena, u32 size)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
	Assert((arena->pos + size) <= arena->size);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	441a      	add	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	429a      	cmp	r2, r3
 8000638:	d901      	bls.n	800063e <arena_push+0x1e>
 800063a:	bf00      	nop
 800063c:	e7fd      	b.n	800063a <arena_push+0x1a>
	void *result = (void *)(((u8 *)arena) + arena->pos);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	4413      	add	r3, r2
 8000646:	60fb      	str	r3, [r7, #12]
	arena->pos += size;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	441a      	add	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	601a      	str	r2, [r3, #0]
	return result;
 8000654:	68fb      	ldr	r3, [r7, #12]
};
 8000656:	4618      	mov	r0, r3
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <os_gpio_init>:
};

#define stm32_gpio(name) (u32 *)(name##_GPIO_Port), (i32)(name##_Pin)
internal inline void
os_gpio_init(OS_Gpio *gpio, u32 *port, i32 pin)
{
 8000662:	b480      	push	{r7}
 8000664:	b085      	sub	sp, #20
 8000666:	af00      	add	r7, sp, #0
 8000668:	60f8      	str	r0, [r7, #12]
 800066a:	60b9      	str	r1, [r7, #8]
 800066c:	607a      	str	r2, [r7, #4]
	Assert(gpio != 0);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d101      	bne.n	8000678 <os_gpio_init+0x16>
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <os_gpio_init+0x12>
	gpio->port = (GPIO_TypeDef *)port;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	605a      	str	r2, [r3, #4]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <os_gpio_write>:

internal inline void
os_gpio_write(OS_Gpio *gpio, b32 val)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, (val == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6818      	ldr	r0, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	b299      	uxth	r1, r3
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	bf14      	ite	ne
 80006aa:	2301      	movne	r3, #1
 80006ac:	2300      	moveq	r3, #0
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	461a      	mov	r2, r3
 80006b2:	f002 ff0f 	bl	80034d4 <HAL_GPIO_WritePin>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <os_gpio_read>:

internal inline b32
os_gpio_read(OS_Gpio *gpio)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
	b32 result = HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f002 fee6 	bl	80034a4 <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	60fb      	str	r3, [r7, #12]
	return result;
 80006dc:	68fb      	ldr	r3, [r7, #12]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <os_timer_start>:
    timer->stop = stop;
}

internal inline void
os_timer_start(OS_Timer *timer)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
    timer->start(timer->handle, timer->channel);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	6810      	ldr	r0, [r2, #0]
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	6852      	ldr	r2, [r2, #4]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4798      	blx	r3
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <os_timer_it_init>:
    OS_Timer_It_Control *stop;
};

internal inline void 
os_timer_it_init(OS_Timer_It *timer, TIM_HandleTypeDef *handle, OS_Timer_It_Control *start, OS_Timer_It_Control *stop)
{
 8000706:	b480      	push	{r7}
 8000708:	b085      	sub	sp, #20
 800070a:	af00      	add	r7, sp, #0
 800070c:	60f8      	str	r0, [r7, #12]
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	603b      	str	r3, [r7, #0]
	Assert(timer != 0);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d101      	bne.n	800071e <os_timer_it_init+0x18>
 800071a:	bf00      	nop
 800071c:	e7fd      	b.n	800071a <os_timer_it_init+0x14>
    timer->handle = handle;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	601a      	str	r2, [r3, #0]
    timer->start = start;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	605a      	str	r2, [r3, #4]
    timer->stop = stop;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	609a      	str	r2, [r3, #8]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <os_timer_it_handle>:
    timer->stop(timer->handle);
}

internal inline TIM_HandleTypeDef *
os_timer_it_handle(OS_Timer_It *timer)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    return timer->handle;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <os_uart_init>:
    u16 timeout;
};

internal inline void
os_uart_init(OS_Uart *uart, UART_HandleTypeDef *handle, u16 timeout)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	4613      	mov	r3, r2
 8000760:	80fb      	strh	r3, [r7, #6]
	Assert(uart != 0);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <os_uart_init+0x18>
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <os_uart_init+0x14>
    uart->handle = handle;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	601a      	str	r2, [r3, #0]
    uart->timeout = timeout;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	88fa      	ldrh	r2, [r7, #6]
 8000776:	809a      	strh	r2, [r3, #4]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <os_uart_send>:

internal inline b32
os_uart_send(OS_Uart *uart, u8 *data, u16 size)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	4613      	mov	r3, r2
 8000790:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_UART_Transmit(uart->handle, data, size, uart->timeout);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	6818      	ldr	r0, [r3, #0]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	889b      	ldrh	r3, [r3, #4]
 800079a:	88fa      	ldrh	r2, [r7, #6]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	f004 fe6d 	bl	800547c <HAL_UART_Transmit>
 80007a2:	4603      	mov	r3, r0
 80007a4:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? 1 : 0;
 80007a6:	7dfb      	ldrb	r3, [r7, #23]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	bf0c      	ite	eq
 80007ac:	2301      	moveq	r3, #1
 80007ae:	2300      	movne	r3, #0
 80007b0:	b2db      	uxtb	r3, r3
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <os_rtc_init>:
    RTC_HandleTypeDef *handle;
};

internal inline void
os_rtc_init(OS_Rtc *rtc, RTC_HandleTypeDef *handle)
{
 80007ba:	b480      	push	{r7}
 80007bc:	b083      	sub	sp, #12
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	6039      	str	r1, [r7, #0]
    Assert(rtc != 0);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d101      	bne.n	80007ce <os_rtc_init+0x14>
 80007ca:	bf00      	nop
 80007cc:	e7fd      	b.n	80007ca <os_rtc_init+0x10>
    rtc->handle = handle;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	683a      	ldr	r2, [r7, #0]
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <os_rtc_set_time>:

internal inline b32
os_rtc_set_time(OS_Rtc *rtc, u8 hours, u8 minutes, u8 seconds)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4608      	mov	r0, r1
 80007ea:	4611      	mov	r1, r2
 80007ec:	461a      	mov	r2, r3
 80007ee:	4603      	mov	r3, r0
 80007f0:	70fb      	strb	r3, [r7, #3]
 80007f2:	460b      	mov	r3, r1
 80007f4:	70bb      	strb	r3, [r7, #2]
 80007f6:	4613      	mov	r3, r2
 80007f8:	707b      	strb	r3, [r7, #1]
    RTC_TimeTypeDef time = {0};
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
    time.Hours = hours;
 800080a:	78fb      	ldrb	r3, [r7, #3]
 800080c:	723b      	strb	r3, [r7, #8]
    time.Minutes = minutes;
 800080e:	78bb      	ldrb	r3, [r7, #2]
 8000810:	727b      	strb	r3, [r7, #9]
    time.Seconds = seconds;
 8000812:	787b      	ldrb	r3, [r7, #1]
 8000814:	72bb      	strb	r3, [r7, #10]
    time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
    time.StoreOperation = RTC_STOREOPERATION_RESET;
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
    time.SubSeconds = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
    time.SecondFraction = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]

    HAL_StatusTypeDef status = HAL_RTC_SetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f107 0108 	add.w	r1, r7, #8
 800082e:	2200      	movs	r2, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f003 fdf2 	bl	800441a <HAL_RTC_SetTime>
 8000836:	4603      	mov	r3, r0
 8000838:	77fb      	strb	r3, [r7, #31]
    return (status == HAL_OK) ? 1 : 0;
 800083a:	7ffb      	ldrb	r3, [r7, #31]
 800083c:	2b00      	cmp	r3, #0
 800083e:	bf0c      	ite	eq
 8000840:	2301      	moveq	r3, #1
 8000842:	2300      	movne	r3, #0
 8000844:	b2db      	uxtb	r3, r3
}
 8000846:	4618      	mov	r0, r3
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <os_rtc_get_time>:

internal inline b32
os_rtc_get_time(OS_Rtc *rtc, u8 *hours, u8 *minutes, u8 *seconds)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	b08a      	sub	sp, #40	@ 0x28
 8000852:	af00      	add	r7, sp, #0
 8000854:	60f8      	str	r0, [r7, #12]
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	603b      	str	r3, [r7, #0]
    RTC_TimeTypeDef time = {0};
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f107 0110 	add.w	r1, r7, #16
 8000874:	2200      	movs	r2, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f003 fe69 	bl	800454e <HAL_RTC_GetTime>
 800087c:	4603      	mov	r3, r0
 800087e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (status == HAL_OK)
 8000882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000886:	2b00      	cmp	r3, #0
 8000888:	d108      	bne.n	800089c <os_rtc_get_time+0x4e>
    {
        *hours = time.Hours;
 800088a:	7c3a      	ldrb	r2, [r7, #16]
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	701a      	strb	r2, [r3, #0]
        *minutes = time.Minutes;
 8000890:	7c7a      	ldrb	r2, [r7, #17]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	701a      	strb	r2, [r3, #0]
        *seconds = time.Seconds;
 8000896:	7cba      	ldrb	r2, [r7, #18]
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 800089c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bf0c      	ite	eq
 80008a4:	2301      	moveq	r3, #1
 80008a6:	2300      	movne	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3728      	adds	r7, #40	@ 0x28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <os_rtc_set_date>:

internal inline b32
os_rtc_set_date(OS_Rtc *rtc, u8 year, u8 month, u8 date, u8 weekday)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b084      	sub	sp, #16
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	4608      	mov	r0, r1
 80008bc:	4611      	mov	r1, r2
 80008be:	461a      	mov	r2, r3
 80008c0:	4603      	mov	r3, r0
 80008c2:	70fb      	strb	r3, [r7, #3]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70bb      	strb	r3, [r7, #2]
 80008c8:	4613      	mov	r3, r2
 80008ca:	707b      	strb	r3, [r7, #1]
    RTC_DateTypeDef sDate = {0};
 80008cc:	2300      	movs	r3, #0
 80008ce:	60bb      	str	r3, [r7, #8]
    sDate.Year = year;
 80008d0:	78fb      	ldrb	r3, [r7, #3]
 80008d2:	72fb      	strb	r3, [r7, #11]
    sDate.Month = month;
 80008d4:	78bb      	ldrb	r3, [r7, #2]
 80008d6:	727b      	strb	r3, [r7, #9]
    sDate.Date = date;
 80008d8:	787b      	ldrb	r3, [r7, #1]
 80008da:	72bb      	strb	r3, [r7, #10]
    sDate.WeekDay = weekday;
 80008dc:	7e3b      	ldrb	r3, [r7, #24]
 80008de:	723b      	strb	r3, [r7, #8]

    // Ensure the date values are valid before setting
    if (month < 1 || month > 12 || date < 1 || date > 31)
 80008e0:	78bb      	ldrb	r3, [r7, #2]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d008      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	2b0c      	cmp	r3, #12
 80008ea:	d805      	bhi.n	80008f8 <os_rtc_set_date+0x46>
 80008ec:	787b      	ldrb	r3, [r7, #1]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008f2:	787b      	ldrb	r3, [r7, #1]
 80008f4:	2b1f      	cmp	r3, #31
 80008f6:	d901      	bls.n	80008fc <os_rtc_set_date+0x4a>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e00f      	b.n	800091c <os_rtc_set_date+0x6a>

    HAL_StatusTypeDef status = HAL_RTC_SetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f107 0108 	add.w	r1, r7, #8
 8000904:	2200      	movs	r2, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f003 fe7f 	bl	800460a <HAL_RTC_SetDate>
 800090c:	4603      	mov	r3, r0
 800090e:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK) ? 1 : 0;
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	2b00      	cmp	r3, #0
 8000914:	bf0c      	ite	eq
 8000916:	2301      	moveq	r3, #1
 8000918:	2300      	movne	r3, #0
 800091a:	b2db      	uxtb	r3, r3
}
 800091c:	4618      	mov	r0, r3
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <os_rtc_get_date>:

internal inline b32
os_rtc_get_date(OS_Rtc *rtc, u8 *year, u8 *month, u8 *date, u8 *weekday)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	603b      	str	r3, [r7, #0]
    RTC_DateTypeDef sDate = {0};
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f107 0110 	add.w	r1, r7, #16
 800093e:	2200      	movs	r2, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fee6 	bl	8004712 <HAL_RTC_GetDate>
 8000946:	4603      	mov	r3, r0
 8000948:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800094a:	7dfb      	ldrb	r3, [r7, #23]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d10b      	bne.n	8000968 <os_rtc_get_date+0x44>
    {
        *year = sDate.Year;
 8000950:	7cfa      	ldrb	r2, [r7, #19]
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	701a      	strb	r2, [r3, #0]
        *month = sDate.Month;
 8000956:	7c7a      	ldrb	r2, [r7, #17]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	701a      	strb	r2, [r3, #0]
        *date = sDate.Date;
 800095c:	7cba      	ldrb	r2, [r7, #18]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	701a      	strb	r2, [r3, #0]
        *weekday = sDate.WeekDay;
 8000962:	7c3a      	ldrb	r2, [r7, #16]
 8000964:	6a3b      	ldr	r3, [r7, #32]
 8000966:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 8000968:	7dfb      	ldrb	r3, [r7, #23]
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf0c      	ite	eq
 800096e:	2301      	moveq	r3, #1
 8000970:	2300      	movne	r3, #0
 8000972:	b2db      	uxtb	r3, r3
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <os_rtc_backup_write>:
    return rtc->handle;
}

internal inline void
os_rtc_backup_write(OS_Rtc *rtc, u32 backup_register, u32 data)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 8000988:	f002 fdbe 	bl	8003508 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(rtc->handle, backup_register, data);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	68b9      	ldr	r1, [r7, #8]
 8000994:	4618      	mov	r0, r3
 8000996:	f003 ffc9 	bl	800492c <HAL_RTCEx_BKUPWrite>
}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <os_rtc_backup_read>:

internal inline u32
os_rtc_backup_read(OS_Rtc *rtc, u32 backup_register)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	6039      	str	r1, [r7, #0]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 80009ac:	f002 fdac 	bl	8003508 <HAL_PWR_EnableBkUpAccess>
    return HAL_RTCEx_BKUPRead(rtc->handle, backup_register);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6839      	ldr	r1, [r7, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f003 ffd2 	bl	8004960 <HAL_RTCEx_BKUPRead>
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <hm_rtc_set_time>:
//

internal void
hm_rtc_set_time(u8 hours, u8 minutes, u8 seconds,
                u8 year, u8 month, u8 date, u8 weekday)
{
 80009c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ca:	b0a5      	sub	sp, #148	@ 0x94
 80009cc:	af06      	add	r7, sp, #24
 80009ce:	4604      	mov	r4, r0
 80009d0:	4608      	mov	r0, r1
 80009d2:	4611      	mov	r1, r2
 80009d4:	461a      	mov	r2, r3
 80009d6:	4623      	mov	r3, r4
 80009d8:	71fb      	strb	r3, [r7, #7]
 80009da:	4603      	mov	r3, r0
 80009dc:	71bb      	strb	r3, [r7, #6]
 80009de:	460b      	mov	r3, r1
 80009e0:	717b      	strb	r3, [r7, #5]
 80009e2:	4613      	mov	r3, r2
 80009e4:	713b      	strb	r3, [r7, #4]
    char msg[100];

    HAL_PWR_EnableBkUpAccess();
 80009e6:	f002 fd8f 	bl	8003508 <HAL_PWR_EnableBkUpAccess>
    os_delay_ms(10);
 80009ea:	200a      	movs	r0, #10
 80009ec:	f001 fcb2 	bl	8002354 <HAL_Delay>

    b32 date_ok = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	677b      	str	r3, [r7, #116]	@ 0x74
    u8 retries = 3;
 80009f4:	2303      	movs	r3, #3
 80009f6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
    while (retries > 0 && !date_ok)
 80009fa:	e019      	b.n	8000a30 <hm_rtc_set_time+0x68>
    {
        date_ok = os_rtc_set_date(hm->os.rtc, year, month, date, weekday);
 80009fc:	4b42      	ldr	r3, [pc, #264]	@ (8000b08 <hm_rtc_set_time+0x140>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	68d8      	ldr	r0, [r3, #12]
 8000a02:	f897 4094 	ldrb.w	r4, [r7, #148]	@ 0x94
 8000a06:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 8000a0a:	7939      	ldrb	r1, [r7, #4]
 8000a0c:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8000a10:	9300      	str	r3, [sp, #0]
 8000a12:	4623      	mov	r3, r4
 8000a14:	f7ff ff4d 	bl	80008b2 <os_rtc_set_date>
 8000a18:	6778      	str	r0, [r7, #116]	@ 0x74
        if (!date_ok) os_delay_ms(100);
 8000a1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d102      	bne.n	8000a26 <hm_rtc_set_time+0x5e>
 8000a20:	2064      	movs	r0, #100	@ 0x64
 8000a22:	f001 fc97 	bl	8002354 <HAL_Delay>
        retries--;
 8000a26:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
    while (retries > 0 && !date_ok)
 8000a30:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d002      	beq.n	8000a3e <hm_rtc_set_time+0x76>
 8000a38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d0de      	beq.n	80009fc <hm_rtc_set_time+0x34>
    }

    b32 time_ok = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    retries = 3;
 8000a42:	2303      	movs	r3, #3
 8000a44:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
    while (retries > 0 && !time_ok)
 8000a48:	e013      	b.n	8000a72 <hm_rtc_set_time+0xaa>
    {
        time_ok = os_rtc_set_time(hm->os.rtc, hours, minutes, seconds);
 8000a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b08 <hm_rtc_set_time+0x140>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	68d8      	ldr	r0, [r3, #12]
 8000a50:	797b      	ldrb	r3, [r7, #5]
 8000a52:	79ba      	ldrb	r2, [r7, #6]
 8000a54:	79f9      	ldrb	r1, [r7, #7]
 8000a56:	f7ff fec3 	bl	80007e0 <os_rtc_set_time>
 8000a5a:	66f8      	str	r0, [r7, #108]	@ 0x6c
        if (!time_ok) os_delay_ms(100);
 8000a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d102      	bne.n	8000a68 <hm_rtc_set_time+0xa0>
 8000a62:	2064      	movs	r0, #100	@ 0x64
 8000a64:	f001 fc76 	bl	8002354 <HAL_Delay>
        retries--;
 8000a68:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
    while (retries > 0 && !time_ok)
 8000a72:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d002      	beq.n	8000a80 <hm_rtc_set_time+0xb8>
 8000a7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d0e4      	beq.n	8000a4a <hm_rtc_set_time+0x82>
    }

    if (date_ok && time_ok)
 8000a80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d018      	beq.n	8000ab8 <hm_rtc_set_time+0xf0>
 8000a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d015      	beq.n	8000ab8 <hm_rtc_set_time+0xf0>
    {
        snprintf(msg, sizeof(msg), "RTC: Time set to 20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000a8c:	793e      	ldrb	r6, [r7, #4]
 8000a8e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8000a92:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 8000a96:	79f9      	ldrb	r1, [r7, #7]
 8000a98:	79b8      	ldrb	r0, [r7, #6]
 8000a9a:	797c      	ldrb	r4, [r7, #5]
 8000a9c:	f107 0508 	add.w	r5, r7, #8
 8000aa0:	9404      	str	r4, [sp, #16]
 8000aa2:	9003      	str	r0, [sp, #12]
 8000aa4:	9102      	str	r1, [sp, #8]
 8000aa6:	9201      	str	r2, [sp, #4]
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	4633      	mov	r3, r6
 8000aac:	4a17      	ldr	r2, [pc, #92]	@ (8000b0c <hm_rtc_set_time+0x144>)
 8000aae:	2164      	movs	r1, #100	@ 0x64
 8000ab0:	4628      	mov	r0, r5
 8000ab2:	f005 fd75 	bl	80065a0 <sniprintf>
    {
 8000ab6:	e013      	b.n	8000ae0 <hm_rtc_set_time+0x118>
                 year, month, date, hours, minutes, seconds);
    }
    else
    {
        snprintf(msg, sizeof(msg), "RTC: Set FAILED - Date:%s Time:%s\r\n",
 8000ab8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <hm_rtc_set_time+0xfa>
 8000abe:	4a14      	ldr	r2, [pc, #80]	@ (8000b10 <hm_rtc_set_time+0x148>)
 8000ac0:	e000      	b.n	8000ac4 <hm_rtc_set_time+0xfc>
 8000ac2:	4a14      	ldr	r2, [pc, #80]	@ (8000b14 <hm_rtc_set_time+0x14c>)
 8000ac4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <hm_rtc_set_time+0x106>
 8000aca:	4b11      	ldr	r3, [pc, #68]	@ (8000b10 <hm_rtc_set_time+0x148>)
 8000acc:	e000      	b.n	8000ad0 <hm_rtc_set_time+0x108>
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <hm_rtc_set_time+0x14c>)
 8000ad0:	f107 0008 	add.w	r0, r7, #8
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	4613      	mov	r3, r2
 8000ad8:	4a0f      	ldr	r2, [pc, #60]	@ (8000b18 <hm_rtc_set_time+0x150>)
 8000ada:	2164      	movs	r1, #100	@ 0x64
 8000adc:	f005 fd60 	bl	80065a0 <sniprintf>
                 date_ok ? "OK" : "FAIL", time_ok ? "OK" : "FAIL");
    }
    os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8000ae0:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <hm_rtc_set_time+0x140>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	695c      	ldr	r4, [r3, #20]
 8000ae6:	f107 0308 	add.w	r3, r7, #8
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fb90 	bl	8000210 <strlen>
 8000af0:	4603      	mov	r3, r0
 8000af2:	b29a      	uxth	r2, r3
 8000af4:	f107 0308 	add.w	r3, r7, #8
 8000af8:	4619      	mov	r1, r3
 8000afa:	4620      	mov	r0, r4
 8000afc:	f7ff fe42 	bl	8000784 <os_uart_send>
}
 8000b00:	bf00      	nop
 8000b02:	377c      	adds	r7, #124	@ 0x7c
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b08:	200003f4 	.word	0x200003f4
 8000b0c:	08006dc4 	.word	0x08006dc4
 8000b10:	08006df8 	.word	0x08006df8
 8000b14:	08006dfc 	.word	0x08006dfc
 8000b18:	08006e04 	.word	0x08006e04

08000b1c <hm_rtc_get_time>:

internal void
hm_rtc_get_time()
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af02      	add	r7, sp, #8
    os_rtc_get_time(hm->os.rtc, &hm->hour, &hm->minute, &hm->second);
 8000b22:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	68d8      	ldr	r0, [r3, #12]
 8000b28:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8000b30:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	f103 0281 	add.w	r2, r3, #129	@ 0x81
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3382      	adds	r3, #130	@ 0x82
 8000b3e:	f7ff fe86 	bl	800084e <os_rtc_get_time>
    os_rtc_get_date(hm->os.rtc, &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000b42:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	68d8      	ldr	r0, [r3, #12]
 8000b48:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f103 0183 	add.w	r1, r3, #131	@ 0x83
 8000b50:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8000b58:	4b07      	ldr	r3, [pc, #28]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f103 0485 	add.w	r4, r3, #133	@ 0x85
 8000b60:	4b05      	ldr	r3, [pc, #20]	@ (8000b78 <hm_rtc_get_time+0x5c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3386      	adds	r3, #134	@ 0x86
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	4623      	mov	r3, r4
 8000b6a:	f7ff fedb 	bl	8000924 <os_rtc_get_date>
}
 8000b6e:	bf00      	nop
 8000b70:	3704      	adds	r7, #4
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd90      	pop	{r4, r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200003f4 	.word	0x200003f4

08000b7c <hm_rtc_print_time>:

internal void
hm_rtc_print_time()
{
 8000b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7e:	b097      	sub	sp, #92	@ 0x5c
 8000b80:	af06      	add	r7, sp, #24
    char buffer[64];

    if (hm->month == 0 || hm->date == 0)
 8000b82:	4b2e      	ldr	r3, [pc, #184]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d005      	beq.n	8000b9a <hm_rtc_print_time+0x1e>
 8000b8e:	4b2b      	ldr	r3, [pc, #172]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d116      	bne.n	8000bc8 <hm_rtc_print_time+0x4c>
    {
        snprintf(buffer, sizeof(buffer), "RTC NOT SET - %02d:%02d:%02d\r\n",
                 hm->hour, hm->minute, hm->second);
 8000b9a:	4b28      	ldr	r3, [pc, #160]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        snprintf(buffer, sizeof(buffer), "RTC NOT SET - %02d:%02d:%02d\r\n",
 8000ba2:	4619      	mov	r1, r3
                 hm->hour, hm->minute, hm->second);
 8000ba4:	4b25      	ldr	r3, [pc, #148]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        snprintf(buffer, sizeof(buffer), "RTC NOT SET - %02d:%02d:%02d\r\n",
 8000bac:	461a      	mov	r2, r3
                 hm->hour, hm->minute, hm->second);
 8000bae:	4b23      	ldr	r3, [pc, #140]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        snprintf(buffer, sizeof(buffer), "RTC NOT SET - %02d:%02d:%02d\r\n",
 8000bb6:	4638      	mov	r0, r7
 8000bb8:	9301      	str	r3, [sp, #4]
 8000bba:	9200      	str	r2, [sp, #0]
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	4a20      	ldr	r2, [pc, #128]	@ (8000c40 <hm_rtc_print_time+0xc4>)
 8000bc0:	2140      	movs	r1, #64	@ 0x40
 8000bc2:	f005 fced 	bl	80065a0 <sniprintf>
    {
 8000bc6:	e027      	b.n	8000c18 <hm_rtc_print_time+0x9c>
    }
    else
    {
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000bd0:	461e      	mov	r6, r3
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000bda:	461a      	mov	r2, r3
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000bdc:	4b17      	ldr	r3, [pc, #92]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000be4:	4619      	mov	r1, r3
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000be6:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000bee:	461c      	mov	r4, r3
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000bf8:	461d      	mov	r5, r3
                 hm->year, hm->month, hm->date, hm->hour, hm->minute, hm->second);
 8000bfa:	4b10      	ldr	r3, [pc, #64]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        snprintf(buffer, sizeof(buffer), "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
 8000c02:	4638      	mov	r0, r7
 8000c04:	9304      	str	r3, [sp, #16]
 8000c06:	9503      	str	r5, [sp, #12]
 8000c08:	9402      	str	r4, [sp, #8]
 8000c0a:	9101      	str	r1, [sp, #4]
 8000c0c:	9200      	str	r2, [sp, #0]
 8000c0e:	4633      	mov	r3, r6
 8000c10:	4a0c      	ldr	r2, [pc, #48]	@ (8000c44 <hm_rtc_print_time+0xc8>)
 8000c12:	2140      	movs	r1, #64	@ 0x40
 8000c14:	f005 fcc4 	bl	80065a0 <sniprintf>
    }
    os_uart_send(hm->os.data_streem, (u8*)buffer, strlen(buffer));
 8000c18:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <hm_rtc_print_time+0xc0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	695c      	ldr	r4, [r3, #20]
 8000c1e:	463b      	mov	r3, r7
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff faf5 	bl	8000210 <strlen>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4620      	mov	r0, r4
 8000c30:	f7ff fda8 	bl	8000784 <os_uart_send>
}
 8000c34:	bf00      	nop
 8000c36:	3744      	adds	r7, #68	@ 0x44
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c3c:	200003f4 	.word	0x200003f4
 8000c40:	08006e28 	.word	0x08006e28
 8000c44:	08006e48 	.word	0x08006e48

08000c48 <hm_init>:
// NOTE(ARUN): @init
//

internal void
hm_init()
{
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b0a3      	sub	sp, #140	@ 0x8c
 8000c4c:	af04      	add	r7, sp, #16

    // NOTE(ARUN): @arena_init
    {
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 8000c4e:	2300      	movs	r3, #0
 8000c50:	673b      	str	r3, [r7, #112]	@ 0x70
 8000c52:	e00b      	b.n	8000c6c <hm_init+0x24>
        {
            thread_arena[it] = arena_alloc(KB(1));
 8000c54:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c58:	f7ff fcc8 	bl	80005ec <arena_alloc>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	49b5      	ldr	r1, [pc, #724]	@ (8000f34 <hm_init+0x2ec>)
 8000c60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 8000c66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000c68:	3301      	adds	r3, #1
 8000c6a:	673b      	str	r3, [r7, #112]	@ 0x70
 8000c6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d9f0      	bls.n	8000c54 <hm_init+0xc>
        }
    }
    


    Arena *arena = arena_alloc(KB(10));
 8000c72:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 8000c76:	f7ff fcb9 	bl	80005ec <arena_alloc>
 8000c7a:	6778      	str	r0, [r7, #116]	@ 0x74
    hm = push_array(arena, HM_State, 1);
 8000c7c:	2188      	movs	r1, #136	@ 0x88
 8000c7e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000c80:	f7ff fcce 	bl	8000620 <arena_push>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2288      	movs	r2, #136	@ 0x88
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f005 fcd8 	bl	8006640 <memset>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4aa9      	ldr	r2, [pc, #676]	@ (8000f38 <hm_init+0x2f0>)
 8000c94:	6013      	str	r3, [r2, #0]
    hm->arena = arena;
 8000c96:	4ba8      	ldr	r3, [pc, #672]	@ (8000f38 <hm_init+0x2f0>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000c9c:	601a      	str	r2, [r3, #0]
    
    // NOTE(ARUN): @panel_buttons_init
    hm->os.panel_buttons = push_array(arena, OS_Gpio, Button_COUNT);
 8000c9e:	21b8      	movs	r1, #184	@ 0xb8
 8000ca0:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000ca2:	f7ff fcbd 	bl	8000620 <arena_push>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4aa3      	ldr	r2, [pc, #652]	@ (8000f38 <hm_init+0x2f0>)
 8000caa:	6814      	ldr	r4, [r2, #0]
 8000cac:	22b8      	movs	r2, #184	@ 0xb8
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f005 fcc5 	bl	8006640 <memset>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	6063      	str	r3, [r4, #4]
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_CW_IN, stm32_gpio(MOTOR_CW_IN));
 8000cba:	4b9f      	ldr	r3, [pc, #636]	@ (8000f38 <hm_init+0x2f0>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	3308      	adds	r3, #8
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	499d      	ldr	r1, [pc, #628]	@ (8000f3c <hm_init+0x2f4>)
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fccb 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_ACW_IN, stm32_gpio(MOTOR_ACW_IN));
 8000ccc:	4b9a      	ldr	r3, [pc, #616]	@ (8000f38 <hm_init+0x2f0>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	3310      	adds	r3, #16
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	4999      	ldr	r1, [pc, #612]	@ (8000f3c <hm_init+0x2f4>)
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fcc2 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_EXTEND_IN, stm32_gpio(BOOM_EXTEND_IN));
 8000cde:	4b96      	ldr	r3, [pc, #600]	@ (8000f38 <hm_init+0x2f0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	3318      	adds	r3, #24
 8000ce6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cea:	4995      	ldr	r1, [pc, #596]	@ (8000f40 <hm_init+0x2f8>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fcb8 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_OPEN_IN, stm32_gpio(BUCKET_OPEN_IN));
 8000cf2:	4b91      	ldr	r3, [pc, #580]	@ (8000f38 <hm_init+0x2f0>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	3320      	adds	r3, #32
 8000cfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cfe:	4991      	ldr	r1, [pc, #580]	@ (8000f44 <hm_init+0x2fc>)
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fcae 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_OPEN_IN, stm32_gpio(GRIPPER_RIGHT_OPEN_IN));
 8000d06:	4b8c      	ldr	r3, [pc, #560]	@ (8000f38 <hm_init+0x2f0>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	3328      	adds	r3, #40	@ 0x28
 8000d0e:	2240      	movs	r2, #64	@ 0x40
 8000d10:	498d      	ldr	r1, [pc, #564]	@ (8000f48 <hm_init+0x300>)
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fca5 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_OPEN_IN, stm32_gpio(GRIPPER_LEFT_OPEN_IN));
 8000d18:	4b87      	ldr	r3, [pc, #540]	@ (8000f38 <hm_init+0x2f0>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	3330      	adds	r3, #48	@ 0x30
 8000d20:	2280      	movs	r2, #128	@ 0x80
 8000d22:	4989      	ldr	r1, [pc, #548]	@ (8000f48 <hm_init+0x300>)
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fc9c 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET2_ALERT, stm32_gpio(MOSFET2_ALERT));
 8000d2a:	4b83      	ldr	r3, [pc, #524]	@ (8000f38 <hm_init+0x2f0>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	3338      	adds	r3, #56	@ 0x38
 8000d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d36:	4984      	ldr	r1, [pc, #528]	@ (8000f48 <hm_init+0x300>)
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fc92 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET3_ALERT, stm32_gpio(MOSFET3_ALERT));
 8000d3e:	4b7e      	ldr	r3, [pc, #504]	@ (8000f38 <hm_init+0x2f0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	3340      	adds	r3, #64	@ 0x40
 8000d46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d4a:	497f      	ldr	r1, [pc, #508]	@ (8000f48 <hm_init+0x300>)
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fc88 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_WIND_IN, stm32_gpio(WINCH_WIND_IN));
 8000d52:	4b79      	ldr	r3, [pc, #484]	@ (8000f38 <hm_init+0x2f0>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	3348      	adds	r3, #72	@ 0x48
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	497b      	ldr	r1, [pc, #492]	@ (8000f4c <hm_init+0x304>)
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fc7f 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_CLOSE_IN, stm32_gpio(TIPPER_CLOSE_IN));
 8000d64:	4b74      	ldr	r3, [pc, #464]	@ (8000f38 <hm_init+0x2f0>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	3350      	adds	r3, #80	@ 0x50
 8000d6c:	2208      	movs	r2, #8
 8000d6e:	4977      	ldr	r1, [pc, #476]	@ (8000f4c <hm_init+0x304>)
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fc76 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_OPEN_IN, stm32_gpio(TIPPER_OPEN_IN));
 8000d76:	4b70      	ldr	r3, [pc, #448]	@ (8000f38 <hm_init+0x2f0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	3358      	adds	r3, #88	@ 0x58
 8000d7e:	2210      	movs	r2, #16
 8000d80:	4972      	ldr	r1, [pc, #456]	@ (8000f4c <hm_init+0x304>)
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fc6d 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_ACW_IN, stm32_gpio(BLADE_ACW_IN));
 8000d88:	4b6b      	ldr	r3, [pc, #428]	@ (8000f38 <hm_init+0x2f0>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	3360      	adds	r3, #96	@ 0x60
 8000d90:	2220      	movs	r2, #32
 8000d92:	496e      	ldr	r1, [pc, #440]	@ (8000f4c <hm_init+0x304>)
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fc64 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_CLOSE_IN, stm32_gpio(BUCKET_CLOSE_IN));
 8000d9a:	4b67      	ldr	r3, [pc, #412]	@ (8000f38 <hm_init+0x2f0>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	3368      	adds	r3, #104	@ 0x68
 8000da2:	2240      	movs	r2, #64	@ 0x40
 8000da4:	4969      	ldr	r1, [pc, #420]	@ (8000f4c <hm_init+0x304>)
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fc5b 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_CW_IN, stm32_gpio(BLADE_CW_IN));
 8000dac:	4b62      	ldr	r3, [pc, #392]	@ (8000f38 <hm_init+0x2f0>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	3370      	adds	r3, #112	@ 0x70
 8000db4:	2201      	movs	r2, #1
 8000db6:	4966      	ldr	r1, [pc, #408]	@ (8000f50 <hm_init+0x308>)
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fc52 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_STOP, stm32_gpio(STOP));
 8000dbe:	4b5e      	ldr	r3, [pc, #376]	@ (8000f38 <hm_init+0x2f0>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	3378      	adds	r3, #120	@ 0x78
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	4961      	ldr	r1, [pc, #388]	@ (8000f50 <hm_init+0x308>)
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fc49 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET1_ALERT, stm32_gpio(MOSFET1_ALERT));
 8000dd0:	4b59      	ldr	r3, [pc, #356]	@ (8000f38 <hm_init+0x2f0>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	3380      	adds	r3, #128	@ 0x80
 8000dd8:	2202      	movs	r2, #2
 8000dda:	495e      	ldr	r1, [pc, #376]	@ (8000f54 <hm_init+0x30c>)
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fc40 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_CLOSE_IN, stm32_gpio(GRIPPER_LEFT_CLOSE_IN));
 8000de2:	4b55      	ldr	r3, [pc, #340]	@ (8000f38 <hm_init+0x2f0>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	3388      	adds	r3, #136	@ 0x88
 8000dea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dee:	4959      	ldr	r1, [pc, #356]	@ (8000f54 <hm_init+0x30c>)
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fc36 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_CLOSE_IN, stm32_gpio(GRIPPER_RIGHT_CLOSE_IN));
 8000df6:	4b50      	ldr	r3, [pc, #320]	@ (8000f38 <hm_init+0x2f0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	3390      	adds	r3, #144	@ 0x90
 8000dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e02:	4954      	ldr	r1, [pc, #336]	@ (8000f54 <hm_init+0x30c>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fc2c 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_UNWIND_IN, stm32_gpio(WINCH_UNWIND_IN));
 8000e0a:	4b4b      	ldr	r3, [pc, #300]	@ (8000f38 <hm_init+0x2f0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	3398      	adds	r3, #152	@ 0x98
 8000e12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e16:	494f      	ldr	r1, [pc, #316]	@ (8000f54 <hm_init+0x30c>)
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fc22 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_RETRACT_IN, stm32_gpio(BOOM_RETRACT_IN));
 8000e1e:	4b46      	ldr	r3, [pc, #280]	@ (8000f38 <hm_init+0x2f0>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	33a0      	adds	r3, #160	@ 0xa0
 8000e26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e2a:	494a      	ldr	r1, [pc, #296]	@ (8000f54 <hm_init+0x30c>)
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fc18 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_DOWN_IN, stm32_gpio(BOOM_DOWN_IN));
 8000e32:	4b41      	ldr	r3, [pc, #260]	@ (8000f38 <hm_init+0x2f0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	33a8      	adds	r3, #168	@ 0xa8
 8000e3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e3e:	4945      	ldr	r1, [pc, #276]	@ (8000f54 <hm_init+0x30c>)
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fc0e 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_UP_IN, stm32_gpio(BOOM_UP_IN));
 8000e46:	4b3c      	ldr	r3, [pc, #240]	@ (8000f38 <hm_init+0x2f0>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	33b0      	adds	r3, #176	@ 0xb0
 8000e4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e52:	4940      	ldr	r1, [pc, #256]	@ (8000f54 <hm_init+0x30c>)
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fc04 	bl	8000662 <os_gpio_init>
    


    // NOTE(ARUN):  @com_controll_init
    hm->os.rs485_com_control = push_array(arena, OS_Gpio, 1);
 8000e5a:	2108      	movs	r1, #8
 8000e5c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000e5e:	f7ff fbdf 	bl	8000620 <arena_push>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a34      	ldr	r2, [pc, #208]	@ (8000f38 <hm_init+0x2f0>)
 8000e66:	6814      	ldr	r4, [r2, #0]
 8000e68:	2208      	movs	r2, #8
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f005 fbe7 	bl	8006640 <memset>
 8000e72:	4603      	mov	r3, r0
 8000e74:	6123      	str	r3, [r4, #16]
    os_gpio_init(hm->os.rs485_com_control ,stm32_gpio(LOAD_EN));
 8000e76:	4b30      	ldr	r3, [pc, #192]	@ (8000f38 <hm_init+0x2f0>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	691b      	ldr	r3, [r3, #16]
 8000e7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e80:	4930      	ldr	r1, [pc, #192]	@ (8000f44 <hm_init+0x2fc>)
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff fbed 	bl	8000662 <os_gpio_init>
    
    // NOTE(ARUN): @motor_com
    hm->os.data_streem = push_array(arena, OS_Uart, 1);
 8000e88:	2108      	movs	r1, #8
 8000e8a:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000e8c:	f7ff fbc8 	bl	8000620 <arena_push>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4a29      	ldr	r2, [pc, #164]	@ (8000f38 <hm_init+0x2f0>)
 8000e94:	6814      	ldr	r4, [r2, #0]
 8000e96:	2208      	movs	r2, #8
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f005 fbd0 	bl	8006640 <memset>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	6163      	str	r3, [r4, #20]
    os_uart_init(hm->os.data_streem, &huart6,1000);
 8000ea4:	4b24      	ldr	r3, [pc, #144]	@ (8000f38 <hm_init+0x2f0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	695b      	ldr	r3, [r3, #20]
 8000eaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000eae:	492a      	ldr	r1, [pc, #168]	@ (8000f58 <hm_init+0x310>)
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fc4f 	bl	8000754 <os_uart_init>
    
    os_gpio_write(hm->os.rs485_com_control,1);
 8000eb6:	4b20      	ldr	r3, [pc, #128]	@ (8000f38 <hm_init+0x2f0>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fbe6 	bl	8000690 <os_gpio_write>
    
    // NOTE(ARUN): @panel_timer
    hm->os.panel_cc_timer = push_array(arena,OS_Timer_It,1);
 8000ec4:	210c      	movs	r1, #12
 8000ec6:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000ec8:	f7ff fbaa 	bl	8000620 <arena_push>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4a1a      	ldr	r2, [pc, #104]	@ (8000f38 <hm_init+0x2f0>)
 8000ed0:	6814      	ldr	r4, [r2, #0]
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f005 fbb2 	bl	8006640 <memset>
 8000edc:	4603      	mov	r3, r0
 8000ede:	60a3      	str	r3, [r4, #8]
    os_timer_it_init(hm->os.panel_cc_timer ,&htim3, stm32_timer_it);
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <hm_init+0x2f0>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	6898      	ldr	r0, [r3, #8]
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <hm_init+0x314>)
 8000ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f60 <hm_init+0x318>)
 8000eea:	491e      	ldr	r1, [pc, #120]	@ (8000f64 <hm_init+0x31c>)
 8000eec:	f7ff fc0b 	bl	8000706 <os_timer_it_init>
    os_timer_start(hm->os.panel_cc_timer);
 8000ef0:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <hm_init+0x2f0>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fbf5 	bl	80006e6 <os_timer_start>
    

    // NOTE(ARUN): @rtc_init
    hm->os.rtc = push_array(arena, OS_Rtc, 1);
 8000efc:	2104      	movs	r1, #4
 8000efe:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000f00:	f7ff fb8e 	bl	8000620 <arena_push>
 8000f04:	4603      	mov	r3, r0
 8000f06:	4a0c      	ldr	r2, [pc, #48]	@ (8000f38 <hm_init+0x2f0>)
 8000f08:	6814      	ldr	r4, [r2, #0]
 8000f0a:	2204      	movs	r2, #4
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f005 fb96 	bl	8006640 <memset>
 8000f14:	4603      	mov	r3, r0
 8000f16:	60e3      	str	r3, [r4, #12]
    os_rtc_init(hm->os.rtc, &hrtc);
 8000f18:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <hm_init+0x2f0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	4912      	ldr	r1, [pc, #72]	@ (8000f68 <hm_init+0x320>)
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fc4a 	bl	80007ba <os_rtc_init>
    
    HAL_PWR_EnableBkUpAccess();
 8000f26:	f002 faef 	bl	8003508 <HAL_PWR_EnableBkUpAccess>
    os_delay_ms(100);
 8000f2a:	2064      	movs	r0, #100	@ 0x64
 8000f2c:	f001 fa12 	bl	8002354 <HAL_Delay>
 8000f30:	e01c      	b.n	8000f6c <hm_init+0x324>
 8000f32:	bf00      	nop
 8000f34:	200003f8 	.word	0x200003f8
 8000f38:	200003f4 	.word	0x200003f4
 8000f3c:	40020000 	.word	0x40020000
 8000f40:	40020400 	.word	0x40020400
 8000f44:	40020800 	.word	0x40020800
 8000f48:	40020c00 	.word	0x40020c00
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	40021400 	.word	0x40021400
 8000f54:	40021800 	.word	0x40021800
 8000f58:	200002ec 	.word	0x200002ec
 8000f5c:	08004c21 	.word	0x08004c21
 8000f60:	08004b41 	.word	0x08004b41
 8000f64:	20000184 	.word	0x20000184
 8000f68:	2000010c 	.word	0x2000010c

    // hm_rtc_force_reset(); //when ever you want set new time that only you need anable

    u32 backup_value = os_rtc_backup_read(hm->os.rtc, RTC_BKP_DR0);
 8000f6c:	4b48      	ldr	r3, [pc, #288]	@ (8001090 <hm_init+0x448>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fd14 	bl	80009a2 <os_rtc_backup_read>
 8000f7a:	66b8      	str	r0, [r7, #104]	@ 0x68
    
    char msg[100];

    if (backup_value != RTC_INIT_MAGIC)
 8000f7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000f7e:	4a45      	ldr	r2, [pc, #276]	@ (8001094 <hm_init+0x44c>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d06c      	beq.n	800105e <hm_init+0x416>
    {
        snprintf(msg, sizeof(msg), "RTC: First boot\r\n");
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	4a44      	ldr	r2, [pc, #272]	@ (8001098 <hm_init+0x450>)
 8000f88:	2164      	movs	r1, #100	@ 0x64
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f005 fb08 	bl	80065a0 <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8000f90:	4b3f      	ldr	r3, [pc, #252]	@ (8001090 <hm_init+0x448>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	695c      	ldr	r4, [r3, #20]
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff f939 	bl	8000210 <strlen>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	f7ff fbec 	bl	8000784 <os_uart_send>

        __HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8000fac:	4b3b      	ldr	r3, [pc, #236]	@ (800109c <hm_init+0x454>)
 8000fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fb0:	4a3a      	ldr	r2, [pc, #232]	@ (800109c <hm_init+0x454>)
 8000fb2:	f043 0301 	orr.w	r3, r3, #1
 8000fb6:	6713      	str	r3, [r2, #112]	@ 0x70

        u32 lse_timeout = 5000;
 8000fb8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000fbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && lse_timeout > 0)
 8000fbe:	e005      	b.n	8000fcc <hm_init+0x384>
        {
            os_delay_ms(1);
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f001 f9c7 	bl	8002354 <HAL_Delay>
            lse_timeout--;
 8000fc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	66fb      	str	r3, [r7, #108]	@ 0x6c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && lse_timeout > 0)
 8000fcc:	4b33      	ldr	r3, [pc, #204]	@ (800109c <hm_init+0x454>)
 8000fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d102      	bne.n	8000fde <hm_init+0x396>
 8000fd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1f0      	bne.n	8000fc0 <hm_init+0x378>
        }

        if (lse_timeout == 0)
 8000fde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d113      	bne.n	800100c <hm_init+0x3c4>
        {
            snprintf(msg, sizeof(msg), "RTC: LSE failed!\r\n");
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80010a0 <hm_init+0x458>)
 8000fe8:	2164      	movs	r1, #100	@ 0x64
 8000fea:	4618      	mov	r0, r3
 8000fec:	f005 fad8 	bl	80065a0 <sniprintf>
            os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8000ff0:	4b27      	ldr	r3, [pc, #156]	@ (8001090 <hm_init+0x448>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	695c      	ldr	r4, [r3, #20]
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f909 	bl	8000210 <strlen>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b29a      	uxth	r2, r3
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	4619      	mov	r1, r3
 8001006:	4620      	mov	r0, r4
 8001008:	f7ff fbbc 	bl	8000784 <os_uart_send>
        }
        
        // Set initial date and time: 2025-11-14 16:30:00 Thursday
        hm_rtc_set_time(17, 33, 0, 25, 11, 14, RTC_WEEKDAY_THURSDAY);
 800100c:	2304      	movs	r3, #4
 800100e:	9302      	str	r3, [sp, #8]
 8001010:	230e      	movs	r3, #14
 8001012:	9301      	str	r3, [sp, #4]
 8001014:	230b      	movs	r3, #11
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	2319      	movs	r3, #25
 800101a:	2200      	movs	r2, #0
 800101c:	2121      	movs	r1, #33	@ 0x21
 800101e:	2011      	movs	r0, #17
 8001020:	f7ff fcd2 	bl	80009c8 <hm_rtc_set_time>
        
        os_rtc_backup_write(hm->os.rtc, RTC_BKP_DR0, RTC_INIT_MAGIC);
 8001024:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <hm_init+0x448>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	4a1a      	ldr	r2, [pc, #104]	@ (8001094 <hm_init+0x44c>)
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fca4 	bl	800097c <os_rtc_backup_write>
        
        snprintf(msg, sizeof(msg), "RTC: Initialized\r\n");
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	4a1b      	ldr	r2, [pc, #108]	@ (80010a4 <hm_init+0x45c>)
 8001038:	2164      	movs	r1, #100	@ 0x64
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fab0 	bl	80065a0 <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 8001040:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <hm_init+0x448>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	695c      	ldr	r4, [r3, #20]
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f8e1 	bl	8000210 <strlen>
 800104e:	4603      	mov	r3, r0
 8001050:	b29a      	uxth	r2, r3
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4620      	mov	r0, r4
 8001058:	f7ff fb94 	bl	8000784 <os_uart_send>
    else
    {
        snprintf(msg, sizeof(msg), "RTC: Already initialized\r\n");
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
    }
}
 800105c:	e013      	b.n	8001086 <hm_init+0x43e>
        snprintf(msg, sizeof(msg), "RTC: Already initialized\r\n");
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	4a11      	ldr	r2, [pc, #68]	@ (80010a8 <hm_init+0x460>)
 8001062:	2164      	movs	r1, #100	@ 0x64
 8001064:	4618      	mov	r0, r3
 8001066:	f005 fa9b 	bl	80065a0 <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
 800106a:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <hm_init+0x448>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	695c      	ldr	r4, [r3, #20]
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff f8cc 	bl	8000210 <strlen>
 8001078:	4603      	mov	r3, r0
 800107a:	b29a      	uxth	r2, r3
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	4619      	mov	r1, r3
 8001080:	4620      	mov	r0, r4
 8001082:	f7ff fb7f 	bl	8000784 <os_uart_send>
}
 8001086:	bf00      	nop
 8001088:	377c      	adds	r7, #124	@ 0x7c
 800108a:	46bd      	mov	sp, r7
 800108c:	bd90      	pop	{r4, r7, pc}
 800108e:	bf00      	nop
 8001090:	200003f4 	.word	0x200003f4
 8001094:	beefcafe 	.word	0xbeefcafe
 8001098:	08006e88 	.word	0x08006e88
 800109c:	40023800 	.word	0x40023800
 80010a0:	08006e9c 	.word	0x08006e9c
 80010a4:	08006eb0 	.word	0x08006eb0
 80010a8:	08006ec4 	.word	0x08006ec4

080010ac <hm_frame>:
// NOTE(ARUN): @frame
//

internal void
hm_frame()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
    static u32 last_send_second = 0;
    
    hm_rtc_get_time();
 80010b0:	f7ff fd34 	bl	8000b1c <hm_rtc_get_time>
    
    if (hm->second != last_send_second && (hm->second % 3 == 0))
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <hm_frame+0x50>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80010bc:	461a      	mov	r2, r3
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <hm_frame+0x54>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d017      	beq.n	80010f6 <hm_frame+0x4a>
 80010c6:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <hm_frame+0x50>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80010ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001104 <hm_frame+0x58>)
 80010d0:	fba3 1302 	umull	r1, r3, r3, r2
 80010d4:	0859      	lsrs	r1, r3, #1
 80010d6:	460b      	mov	r3, r1
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	440b      	add	r3, r1
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d108      	bne.n	80010f6 <hm_frame+0x4a>
    {
        hm_rtc_print_time();
 80010e4:	f7ff fd4a 	bl	8000b7c <hm_rtc_print_time>
        last_send_second = hm->second;
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <hm_frame+0x50>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <hm_frame+0x54>)
 80010f4:	601a      	str	r2, [r3, #0]
    }
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	200003f4 	.word	0x200003f4
 8001100:	20000400 	.word	0x20000400
 8001104:	aaaaaaab 	.word	0xaaaaaaab

08001108 <HAL_TIM_PeriodElapsedCallback>:
// NOTE(ARUN): @callbacks
//

void
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
    OS_State *os = &hm->os;
 8001110:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3304      	adds	r3, #4
 8001116:	60bb      	str	r3, [r7, #8]
    if(htim == os_timer_it_handle(os->panel_cc_timer))
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fb0d 	bl	800073c <os_timer_it_handle>
 8001122:	4602      	mov	r2, r0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4293      	cmp	r3, r2
 8001128:	d119      	bne.n	800115e <HAL_TIM_PeriodElapsedCallback+0x56>
    {
        for (u32 it = 0; it < Button_COUNT; it++)
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	e013      	b.n	8001158 <HAL_TIM_PeriodElapsedCallback+0x50>
            hm->panel_buttons[it] = os_gpio_read(hm->os.panel_buttons + it);
 8001130:	4b0d      	ldr	r3, [pc, #52]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fabe 	bl	80006be <os_gpio_read>
 8001142:	4602      	mov	r2, r0
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4611      	mov	r1, r2
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	3206      	adds	r2, #6
 800114e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (u32 it = 0; it < Button_COUNT; it++)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	3301      	adds	r3, #1
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b16      	cmp	r3, #22
 800115c:	d9e8      	bls.n	8001130 <HAL_TIM_PeriodElapsedCallback+0x28>

    }
}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200003f4 	.word	0x200003f4

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001170:	f001 f87e 	bl	8002270 <HAL_Init>
  /* USER CODE BEGIN Init */
    
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001174:	f000 f81e 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001178:	f000 fae2 	bl	8001740 <MX_GPIO_Init>
  MX_DMA_Init();
 800117c:	f000 fab8 	bl	80016f0 <MX_DMA_Init>
  MX_TIM3_Init();
 8001180:	f000 f96c 	bl	800145c <MX_TIM3_Init>
  MX_TIM9_Init();
 8001184:	f000 fa26 	bl	80015d4 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 8001188:	f000 fa5e 	bl	8001648 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800118c:	f000 f92e 	bl	80013ec <MX_SPI1_Init>
  MX_ADC1_Init();
 8001190:	f000 f87c 	bl	800128c <MX_ADC1_Init>
  MX_TIM7_Init();
 8001194:	f000 f9fe 	bl	8001594 <MX_TIM7_Init>
  MX_TIM5_Init();
 8001198:	f000 f9ae 	bl	80014f8 <MX_TIM5_Init>
  MX_QUADSPI_Init();
 800119c:	f000 f8c8 	bl	8001330 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80011a0:	f000 f8f2 	bl	8001388 <MX_RTC_Init>
  MX_USART6_UART_Init();
 80011a4:	f000 fa7a 	bl	800169c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
 // HAL_GPIO_WritePin(GPIOC, LOAD_EN_Pin, GPIO_PIN_SET);
    hm_init();
 80011a8:	f7ff fd4e 	bl	8000c48 <hm_init>
    while (1)
    {
        hm_frame();
 80011ac:	f7ff ff7e 	bl	80010ac <hm_frame>
 80011b0:	e7fc      	b.n	80011ac <main+0x40>
	...

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2234      	movs	r2, #52	@ 0x34
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f005 fa3c 	bl	8006640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b29      	ldr	r3, [pc, #164]	@ (8001284 <SystemClock_Config+0xd0>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a28      	ldr	r2, [pc, #160]	@ (8001284 <SystemClock_Config+0xd0>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b26      	ldr	r3, [pc, #152]	@ (8001284 <SystemClock_Config+0xd0>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <SystemClock_Config+0xd4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a22      	ldr	r2, [pc, #136]	@ (8001288 <SystemClock_Config+0xd4>)
 80011fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <SystemClock_Config+0xd4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001210:	2305      	movs	r3, #5
 8001212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001218:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800121a:	2301      	movs	r3, #1
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121e:	2302      	movs	r3, #2
 8001220:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001222:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001226:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001228:	230a      	movs	r3, #10
 800122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800122c:	2364      	movs	r3, #100	@ 0x64
 800122e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001234:	2302      	movs	r3, #2
 8001236:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001238:	2302      	movs	r3, #2
 800123a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4618      	mov	r0, r3
 8001242:	f002 fde5 	bl	8003e10 <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800124c:	f000 fbdc 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	230f      	movs	r3, #15
 8001252:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001254:	2302      	movs	r3, #2
 8001256:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800125c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001260:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2103      	movs	r1, #3
 800126c:	4618      	mov	r0, r3
 800126e:	f002 fa21 	bl	80036b4 <HAL_RCC_ClockConfig>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001278:	f000 fbc6 	bl	8001a08 <Error_Handler>
  }
}
 800127c:	bf00      	nop
 800127e:	3750      	adds	r7, #80	@ 0x50
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
    
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	463b      	mov	r3, r7
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
    
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129e:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012a0:	4a21      	ldr	r2, [pc, #132]	@ (8001328 <MX_ADC1_Init+0x9c>)
 80012a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012be:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012c6:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012cc:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012ce:	4a17      	ldr	r2, [pc, #92]	@ (800132c <MX_ADC1_Init+0xa0>)
 80012d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012d8:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012da:	2201      	movs	r2, #1
 80012dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ec:	480d      	ldr	r0, [pc, #52]	@ (8001324 <MX_ADC1_Init+0x98>)
 80012ee:	f001 f855 	bl	800239c <HAL_ADC_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012f8:	f000 fb86 	bl	8001a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80012fc:	2303      	movs	r3, #3
 80012fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001308:	463b      	mov	r3, r7
 800130a:	4619      	mov	r1, r3
 800130c:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_ADC1_Init+0x98>)
 800130e:	f001 f889 	bl	8002424 <HAL_ADC_ConfigChannel>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001318:	f000 fb76 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000078 	.word	0x20000078
 8001328:	40012000 	.word	0x40012000
 800132c:	0f000001 	.word	0x0f000001

08001330 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */
    
  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001336:	4a13      	ldr	r2, [pc, #76]	@ (8001384 <MX_QUADSPI_Init+0x54>)
 8001338:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800133a:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 800133c:	2201      	movs	r2, #1
 800133e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001342:	2204      	movs	r2, #4
 8001344:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001348:	2200      	movs	r2, #0
 800134a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 21;
 800134c:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 800134e:	2215      	movs	r2, #21
 8001350:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001352:	4b0b      	ldr	r3, [pc, #44]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001358:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800135e:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800136a:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_QUADSPI_Init+0x50>)
 800136c:	f002 f8e0 	bl	8003530 <HAL_QSPI_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001376:	f000 fb47 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
    
  /* USER CODE END QUADSPI_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200000c0 	.word	0x200000c0
 8001384:	a0001000 	.word	0xa0001000

08001388 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800139c:	2300      	movs	r3, #0
 800139e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013a0:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013a2:	4a11      	ldr	r2, [pc, #68]	@ (80013e8 <MX_RTC_Init+0x60>)
 80013a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80013ac:	4b0d      	ldr	r3, [pc, #52]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013ae:	227f      	movs	r2, #127	@ 0x7f
 80013b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013b4:	22ff      	movs	r2, #255	@ 0xff
 80013b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80013c4:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80013ca:	4806      	ldr	r0, [pc, #24]	@ (80013e4 <MX_RTC_Init+0x5c>)
 80013cc:	f002 ffa4 	bl	8004318 <HAL_RTC_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80013d6:	f000 fb17 	bl	8001a08 <Error_Handler>
  */
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000010c 	.word	0x2000010c
 80013e8:	40002800 	.word	0x40002800

080013ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */
    
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013f0:	4b18      	ldr	r3, [pc, #96]	@ (8001454 <MX_SPI1_Init+0x68>)
 80013f2:	4a19      	ldr	r2, [pc, #100]	@ (8001458 <MX_SPI1_Init+0x6c>)
 80013f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013f6:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <MX_SPI1_Init+0x68>)
 80013f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80013fe:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001400:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001404:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001406:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_SPI1_Init+0x68>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001414:	2200      	movs	r2, #0
 8001416:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001418:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_SPI1_Init+0x68>)
 800141a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800141e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001426:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_SPI1_Init+0x68>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001434:	2200      	movs	r2, #0
 8001436:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_SPI1_Init+0x68>)
 800143a:	220a      	movs	r2, #10
 800143c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_SPI1_Init+0x68>)
 8001440:	f003 faa6 	bl	8004990 <HAL_SPI_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800144a:	f000 fadd 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
    
  /* USER CODE END SPI1_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	2000012c 	.word	0x2000012c
 8001458:	40013000 	.word	0x40013000

0800145c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
    
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001470:	463b      	mov	r3, r7
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */
    
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001478:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <MX_TIM3_Init+0x94>)
 800147a:	4a1e      	ldr	r2, [pc, #120]	@ (80014f4 <MX_TIM3_Init+0x98>)
 800147c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <MX_TIM3_Init+0x94>)
 8001480:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001484:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <MX_TIM3_Init+0x94>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 990-1;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <MX_TIM3_Init+0x94>)
 800148e:	f240 32dd 	movw	r2, #989	@ 0x3dd
 8001492:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <MX_TIM3_Init+0x94>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <MX_TIM3_Init+0x94>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014a0:	4813      	ldr	r0, [pc, #76]	@ (80014f0 <MX_TIM3_Init+0x94>)
 80014a2:	f003 fafe 	bl	8004aa2 <HAL_TIM_Base_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014ac:	f000 faac 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	4619      	mov	r1, r3
 80014bc:	480c      	ldr	r0, [pc, #48]	@ (80014f0 <MX_TIM3_Init+0x94>)
 80014be:	f003 fcce 	bl	8004e5e <HAL_TIM_ConfigClockSource>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80014c8:	f000 fa9e 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014d4:	463b      	mov	r3, r7
 80014d6:	4619      	mov	r1, r3
 80014d8:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <MX_TIM3_Init+0x94>)
 80014da:	f003 feef 	bl	80052bc <HAL_TIMEx_MasterConfigSynchronization>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80014e4:	f000 fa90 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
    
  /* USER CODE END TIM3_Init 2 */

}
 80014e8:	bf00      	nop
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000184 	.word	0x20000184
 80014f4:	40000400 	.word	0x40000400

080014f8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
    
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014fe:	f107 0308 	add.w	r3, r7, #8
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800150c:	463b      	mov	r3, r7
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */
    
  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001514:	4b1d      	ldr	r3, [pc, #116]	@ (800158c <MX_TIM5_Init+0x94>)
 8001516:	4a1e      	ldr	r2, [pc, #120]	@ (8001590 <MX_TIM5_Init+0x98>)
 8001518:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 800151a:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <MX_TIM5_Init+0x94>)
 800151c:	2247      	movs	r2, #71	@ 0x47
 800151e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001520:	4b1a      	ldr	r3, [pc, #104]	@ (800158c <MX_TIM5_Init+0x94>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8001526:	4b19      	ldr	r3, [pc, #100]	@ (800158c <MX_TIM5_Init+0x94>)
 8001528:	f242 720f 	movw	r2, #9999	@ 0x270f
 800152c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152e:	4b17      	ldr	r3, [pc, #92]	@ (800158c <MX_TIM5_Init+0x94>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <MX_TIM5_Init+0x94>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800153a:	4814      	ldr	r0, [pc, #80]	@ (800158c <MX_TIM5_Init+0x94>)
 800153c:	f003 fab1 	bl	8004aa2 <HAL_TIM_Base_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001546:	f000 fa5f 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800154a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001550:	f107 0308 	add.w	r3, r7, #8
 8001554:	4619      	mov	r1, r3
 8001556:	480d      	ldr	r0, [pc, #52]	@ (800158c <MX_TIM5_Init+0x94>)
 8001558:	f003 fc81 	bl	8004e5e <HAL_TIM_ConfigClockSource>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001562:	f000 fa51 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800156e:	463b      	mov	r3, r7
 8001570:	4619      	mov	r1, r3
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <MX_TIM5_Init+0x94>)
 8001574:	f003 fea2 	bl	80052bc <HAL_TIMEx_MasterConfigSynchronization>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800157e:	f000 fa43 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
    
  /* USER CODE END TIM5_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	200001cc 	.word	0x200001cc
 8001590:	40000c00 	.word	0x40000c00

08001594 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */
    
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001598:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <MX_TIM7_Init+0x38>)
 800159a:	4a0d      	ldr	r2, [pc, #52]	@ (80015d0 <MX_TIM7_Init+0x3c>)
 800159c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72-1;
 800159e:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <MX_TIM7_Init+0x38>)
 80015a0:	2247      	movs	r2, #71	@ 0x47
 80015a2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a4:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <MX_TIM7_Init+0x38>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80015aa:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <MX_TIM7_Init+0x38>)
 80015ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b2:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <MX_TIM7_Init+0x38>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015b8:	4804      	ldr	r0, [pc, #16]	@ (80015cc <MX_TIM7_Init+0x38>)
 80015ba:	f003 fa72 	bl	8004aa2 <HAL_TIM_Base_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 80015c4:	f000 fa20 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
    
  /* USER CODE END TIM7_Init 2 */

}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000214 	.word	0x20000214
 80015d0:	40001400 	.word	0x40001400

080015d4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */
    
  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015da:	463b      	mov	r3, r7
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */
    
  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80015e6:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <MX_TIM9_Init+0x6c>)
 80015e8:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <MX_TIM9_Init+0x70>)
 80015ea:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7200-1;
 80015ec:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <MX_TIM9_Init+0x6c>)
 80015ee:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80015f2:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f4:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <MX_TIM9_Init+0x6c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10000;
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <MX_TIM9_Init+0x6c>)
 80015fc:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001600:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <MX_TIM9_Init+0x6c>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001608:	4b0d      	ldr	r3, [pc, #52]	@ (8001640 <MX_TIM9_Init+0x6c>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800160e:	480c      	ldr	r0, [pc, #48]	@ (8001640 <MX_TIM9_Init+0x6c>)
 8001610:	f003 fa47 	bl	8004aa2 <HAL_TIM_Base_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800161a:	f000 f9f5 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800161e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001622:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001624:	463b      	mov	r3, r7
 8001626:	4619      	mov	r1, r3
 8001628:	4805      	ldr	r0, [pc, #20]	@ (8001640 <MX_TIM9_Init+0x6c>)
 800162a:	f003 fc18 	bl	8004e5e <HAL_TIM_ConfigClockSource>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001634:	f000 f9e8 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */
    
  /* USER CODE END TIM9_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	2000025c 	.word	0x2000025c
 8001644:	40014000 	.word	0x40014000

08001648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
    
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 800164e:	4a12      	ldr	r2, [pc, #72]	@ (8001698 <MX_USART1_UART_Init+0x50>)
 8001650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001652:	4b10      	ldr	r3, [pc, #64]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 8001654:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001666:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 800166e:	220c      	movs	r2, #12
 8001670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 8001674:	2200      	movs	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 800167a:	2200      	movs	r2, #0
 800167c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800167e:	4805      	ldr	r0, [pc, #20]	@ (8001694 <MX_USART1_UART_Init+0x4c>)
 8001680:	f003 feac 	bl	80053dc <HAL_UART_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800168a:	f000 f9bd 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
    
  /* USER CODE END USART1_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200002a4 	.word	0x200002a4
 8001698:	40011000 	.word	0x40011000

0800169c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	@ (80016ec <MX_USART6_UART_Init+0x50>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016ac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <MX_USART6_UART_Init+0x4c>)
 80016d4:	f003 fe82 	bl	80053dc <HAL_UART_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016de:	f000 f993 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200002ec 	.word	0x200002ec
 80016ec:	40011400 	.word	0x40011400

080016f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <MX_DMA_Init+0x4c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a0f      	ldr	r2, [pc, #60]	@ (800173c <MX_DMA_Init+0x4c>)
 8001700:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b0d      	ldr	r3, [pc, #52]	@ (800173c <MX_DMA_Init+0x4c>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2101      	movs	r1, #1
 8001716:	203a      	movs	r0, #58	@ 0x3a
 8001718:	f001 f97d 	bl	8002a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800171c:	203a      	movs	r0, #58	@ 0x3a
 800171e:	f001 f996 	bl	8002a4e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 1, 0);
 8001722:	2200      	movs	r2, #0
 8001724:	2101      	movs	r1, #1
 8001726:	2046      	movs	r0, #70	@ 0x46
 8001728:	f001 f975 	bl	8002a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800172c:	2046      	movs	r0, #70	@ 0x46
 800172e:	f001 f98e 	bl	8002a4e <HAL_NVIC_EnableIRQ>

}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800

08001740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08e      	sub	sp, #56	@ 0x38
 8001744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
 8001754:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
    
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
 800175a:	4ba3      	ldr	r3, [pc, #652]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4aa2      	ldr	r2, [pc, #648]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001760:	f043 0310 	orr.w	r3, r3, #16
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4ba0      	ldr	r3, [pc, #640]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	623b      	str	r3, [r7, #32]
 8001770:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	61fb      	str	r3, [r7, #28]
 8001776:	4b9c      	ldr	r3, [pc, #624]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	4a9b      	ldr	r2, [pc, #620]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	6313      	str	r3, [r2, #48]	@ 0x30
 8001782:	4b99      	ldr	r3, [pc, #612]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	f003 0304 	and.w	r3, r3, #4
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
 8001792:	4b95      	ldr	r3, [pc, #596]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a94      	ldr	r2, [pc, #592]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001798:	f043 0320 	orr.w	r3, r3, #32
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b92      	ldr	r3, [pc, #584]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0320 	and.w	r3, r3, #32
 80017a6:	61bb      	str	r3, [r7, #24]
 80017a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	4b8e      	ldr	r3, [pc, #568]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a8d      	ldr	r2, [pc, #564]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b8b      	ldr	r3, [pc, #556]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b87      	ldr	r3, [pc, #540]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a86      	ldr	r2, [pc, #536]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b84      	ldr	r3, [pc, #528]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	4b80      	ldr	r3, [pc, #512]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a7f      	ldr	r2, [pc, #508]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b7d      	ldr	r3, [pc, #500]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	4b79      	ldr	r3, [pc, #484]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a78      	ldr	r2, [pc, #480]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001808:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b76      	ldr	r3, [pc, #472]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	4b72      	ldr	r3, [pc, #456]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a71      	ldr	r2, [pc, #452]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 8001824:	f043 0308 	orr.w	r3, r3, #8
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b6f      	ldr	r3, [pc, #444]	@ (80019e8 <MX_GPIO_Init+0x2a8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 8001836:	2200      	movs	r2, #0
 8001838:	f241 010f 	movw	r1, #4111	@ 0x100f
 800183c:	486b      	ldr	r0, [pc, #428]	@ (80019ec <MX_GPIO_Init+0x2ac>)
 800183e:	f001 fe49 	bl	80034d4 <HAL_GPIO_WritePin>
                          |LOAD_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001848:	4869      	ldr	r0, [pc, #420]	@ (80019f0 <MX_GPIO_Init+0x2b0>)
 800184a:	f001 fe43 	bl	80034d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOM_DOWN_OUT_GPIO_Port, BOOM_DOWN_OUT_Pin, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	2101      	movs	r1, #1
 8001852:	4868      	ldr	r0, [pc, #416]	@ (80019f4 <MX_GPIO_Init+0x2b4>)
 8001854:	f001 fe3e 	bl	80034d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	f44f 41d4 	mov.w	r1, #27136	@ 0x6a00
 800185e:	4866      	ldr	r0, [pc, #408]	@ (80019f8 <MX_GPIO_Init+0x2b8>)
 8001860:	f001 fe38 	bl	80034d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800186a:	4864      	ldr	r0, [pc, #400]	@ (80019fc <MX_GPIO_Init+0x2bc>)
 800186c:	f001 fe32 	bl	80034d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 8001870:	2200      	movs	r2, #0
 8001872:	f643 4102 	movw	r1, #15362	@ 0x3c02
 8001876:	4862      	ldr	r0, [pc, #392]	@ (8001a00 <MX_GPIO_Init+0x2c0>)
 8001878:	f001 fe2c 	bl	80034d4 <HAL_GPIO_WritePin>
                          |COM_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TIPPER_CLOSE_IN_Pin TIPPER_OPEN_IN_Pin BLADE_ACW_IN_Pin BUCKET_CLOSE_IN_Pin
                           WINCH_WIND_IN_Pin */
  GPIO_InitStruct.Pin = TIPPER_CLOSE_IN_Pin|TIPPER_OPEN_IN_Pin|BLADE_ACW_IN_Pin|BUCKET_CLOSE_IN_Pin
 800187c:	2379      	movs	r3, #121	@ 0x79
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |WINCH_WIND_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001880:	2300      	movs	r3, #0
 8001882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001884:	2301      	movs	r3, #1
 8001886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188c:	4619      	mov	r1, r3
 800188e:	485a      	ldr	r0, [pc, #360]	@ (80019f8 <MX_GPIO_Init+0x2b8>)
 8001890:	f001 fc74 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUCKET_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = BUCKET_OPEN_IN_Pin;
 8001894:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189e:	2301      	movs	r3, #1
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BUCKET_OPEN_IN_GPIO_Port, &GPIO_InitStruct);
 80018a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a6:	4619      	mov	r1, r3
 80018a8:	4850      	ldr	r0, [pc, #320]	@ (80019ec <MX_GPIO_Init+0x2ac>)
 80018aa:	f001 fc67 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLADE_CW_IN_Pin STOP_Pin */
  GPIO_InitStruct.Pin = BLADE_CW_IN_Pin|STOP_Pin;
 80018ae:	2303      	movs	r3, #3
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018be:	4619      	mov	r1, r3
 80018c0:	484b      	ldr	r0, [pc, #300]	@ (80019f0 <MX_GPIO_Init+0x2b0>)
 80018c2:	f001 fc5b 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_DC_Pin TFT_LED_Pin TFT_RST_Pin
                           LOAD_EN_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 80018c6:	f241 030f 	movw	r3, #4111	@ 0x100f
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LOAD_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018cc:	2301      	movs	r3, #1
 80018ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018dc:	4619      	mov	r1, r3
 80018de:	4843      	ldr	r0, [pc, #268]	@ (80019ec <MX_GPIO_Init+0x2ac>)
 80018e0:	f001 fc4c 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_CW_IN_Pin MOTOR_ACW_IN_Pin */
  GPIO_InitStruct.Pin = MOTOR_CW_IN_Pin|MOTOR_ACW_IN_Pin;
 80018e4:	2303      	movs	r3, #3
 80018e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f4:	4619      	mov	r1, r3
 80018f6:	4843      	ldr	r0, [pc, #268]	@ (8001a04 <MX_GPIO_Init+0x2c4>)
 80018f8:	f001 fc40 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : WINCH_WIND_OUT_Pin WINCH_UNWIND_OUT_Pin BOOM_UP_OUT_Pin */
  GPIO_InitStruct.Pin = WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin;
 80018fc:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800190e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001912:	4619      	mov	r1, r3
 8001914:	4836      	ldr	r0, [pc, #216]	@ (80019f0 <MX_GPIO_Init+0x2b0>)
 8001916:	f001 fc31 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_DOWN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_DOWN_OUT_Pin;
 800191a:	2301      	movs	r3, #1
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191e:	2301      	movs	r3, #1
 8001920:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BOOM_DOWN_OUT_GPIO_Port, &GPIO_InitStruct);
 800192a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192e:	4619      	mov	r1, r3
 8001930:	4830      	ldr	r0, [pc, #192]	@ (80019f4 <MX_GPIO_Init+0x2b4>)
 8001932:	f001 fc23 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET1_ALERT_Pin GRIPPER_LEFT_CLOSE_IN_Pin GRIPPER_RIGHT_CLOSE_IN_Pin WINCH_UNWIND_IN_Pin
                           BOOM_RETRACT_IN_Pin BOOM_DOWN_IN_Pin BOOM_UP_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET1_ALERT_Pin|GRIPPER_LEFT_CLOSE_IN_Pin|GRIPPER_RIGHT_CLOSE_IN_Pin|WINCH_UNWIND_IN_Pin
 8001936:	f647 6302 	movw	r3, #32258	@ 0x7e02
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BOOM_RETRACT_IN_Pin|BOOM_DOWN_IN_Pin|BOOM_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800193c:	2300      	movs	r3, #0
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001948:	4619      	mov	r1, r3
 800194a:	482a      	ldr	r0, [pc, #168]	@ (80019f4 <MX_GPIO_Init+0x2b4>)
 800194c:	f001 fc16 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : BL_BW_LED_Pin BL_FW_LED_Pin BU_CL_LED_Pin BU_OP_LED_Pin */
  GPIO_InitStruct.Pin = BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin;
 8001950:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001956:	2301      	movs	r3, #1
 8001958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800195e:	2302      	movs	r3, #2
 8001960:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001966:	4619      	mov	r1, r3
 8001968:	4823      	ldr	r0, [pc, #140]	@ (80019f8 <MX_GPIO_Init+0x2b8>)
 800196a:	f001 fc07 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOM_RETRACT_OUT_Pin BOOM_EXTEND_OUT_Pin GRIPPER_RIGHT_CLOSE_OUT_Pin GRIPPER_RIGHT_OPEN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin;
 800196e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001972:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001974:	2301      	movs	r3, #1
 8001976:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197c:	2300      	movs	r3, #0
 800197e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001984:	4619      	mov	r1, r3
 8001986:	481d      	ldr	r0, [pc, #116]	@ (80019fc <MX_GPIO_Init+0x2bc>)
 8001988:	f001 fbf8 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET2_ALERT_Pin MOSFET3_ALERT_Pin GRIPPER_RIGHT_OPEN_IN_Pin GRIPPER_LEFT_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET2_ALERT_Pin|MOSFET3_ALERT_Pin|GRIPPER_RIGHT_OPEN_IN_Pin|GRIPPER_LEFT_OPEN_IN_Pin;
 800198c:	f244 23c0 	movw	r3, #17088	@ 0x42c0
 8001990:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001992:	2300      	movs	r3, #0
 8001994:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001996:	2301      	movs	r3, #1
 8001998:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800199a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800199e:	4619      	mov	r1, r3
 80019a0:	4817      	ldr	r0, [pc, #92]	@ (8001a00 <MX_GPIO_Init+0x2c0>)
 80019a2:	f001 fbeb 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pins : GRIPPER_LEFT_OPEN_OUT_Pin GRIPPER_LEFT_CLOSE_OUT_Pin TIPPER_OPEN_OUT_Pin TIPPER_CLOSE_OUT_Pin
                           COM_EN_Pin */
  GPIO_InitStruct.Pin = GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 80019a6:	f643 4302 	movw	r3, #15362	@ 0x3c02
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |COM_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019bc:	4619      	mov	r1, r3
 80019be:	4810      	ldr	r0, [pc, #64]	@ (8001a00 <MX_GPIO_Init+0x2c0>)
 80019c0:	f001 fbdc 	bl	800317c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_EXTEND_IN_Pin */
  GPIO_InitStruct.Pin = BOOM_EXTEND_IN_Pin;
 80019c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ca:	2300      	movs	r3, #0
 80019cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ce:	2301      	movs	r3, #1
 80019d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOM_EXTEND_IN_GPIO_Port, &GPIO_InitStruct);
 80019d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d6:	4619      	mov	r1, r3
 80019d8:	4808      	ldr	r0, [pc, #32]	@ (80019fc <MX_GPIO_Init+0x2bc>)
 80019da:	f001 fbcf 	bl	800317c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
    
  /* USER CODE END MX_GPIO_Init_2 */
}
 80019de:	bf00      	nop
 80019e0:	3738      	adds	r7, #56	@ 0x38
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020800 	.word	0x40020800
 80019f0:	40021400 	.word	0x40021400
 80019f4:	40021800 	.word	0x40021800
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40020400 	.word	0x40020400
 8001a00:	40020c00 	.word	0x40020c00
 8001a04:	40020000 	.word	0x40020000

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <Error_Handler+0x8>

08001a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	4a16      	ldr	r2, [pc, #88]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2a:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	603b      	str	r3, [r7, #0]
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a46:	4b0d      	ldr	r3, [pc, #52]	@ (8001a7c <HAL_MspInit+0x68>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	2005      	movs	r0, #5
 8001a58:	f000 ffdd 	bl	8002a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001a5c:	2005      	movs	r0, #5
 8001a5e:	f000 fff6 	bl	8002a4e <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	2051      	movs	r0, #81	@ 0x51
 8001a68:	f000 ffd5 	bl	8002a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001a6c:	2051      	movs	r0, #81	@ 0x51
 8001a6e:	f000 ffee 	bl	8002a4e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800

08001a80 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b08a      	sub	sp, #40	@ 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a17      	ldr	r2, [pc, #92]	@ (8001afc <HAL_ADC_MspInit+0x7c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d127      	bne.n	8001af2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	4a15      	ldr	r2, [pc, #84]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ace:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <HAL_ADC_MspInit+0x80>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ada:	2308      	movs	r3, #8
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <HAL_ADC_MspInit+0x84>)
 8001aee:	f001 fb45 	bl	800317c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	@ 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40012000 	.word	0x40012000
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020000 	.word	0x40020000

08001b08 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	@ 0x30
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a4f      	ldr	r2, [pc, #316]	@ (8001c64 <HAL_QSPI_MspInit+0x15c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	f040 8097 	bne.w	8001c5a <HAL_QSPI_MspInit+0x152>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	4b4d      	ldr	r3, [pc, #308]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b34:	4a4c      	ldr	r2, [pc, #304]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	6393      	str	r3, [r2, #56]	@ 0x38
 8001b3c:	4b4a      	ldr	r3, [pc, #296]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	4b46      	ldr	r3, [pc, #280]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b50:	4a45      	ldr	r2, [pc, #276]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b52:	f043 0310 	orr.w	r3, r3, #16
 8001b56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b58:	4b43      	ldr	r3, [pc, #268]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	f003 0310 	and.w	r3, r3, #16
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b64:	2300      	movs	r3, #0
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	4b3f      	ldr	r3, [pc, #252]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b6e:	f043 0320 	orr.w	r3, r3, #32
 8001b72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b74:	4b3c      	ldr	r3, [pc, #240]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	4b38      	ldr	r3, [pc, #224]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	4a37      	ldr	r2, [pc, #220]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b8a:	f043 0302 	orr.w	r3, r3, #2
 8001b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b90:	4b35      	ldr	r3, [pc, #212]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	4b31      	ldr	r3, [pc, #196]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	4a30      	ldr	r2, [pc, #192]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001baa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bac:	4b2e      	ldr	r3, [pc, #184]	@ (8001c68 <HAL_QSPI_MspInit+0x160>)
 8001bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_CLK
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bb8:	2304      	movs	r3, #4
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001bc8:	2309      	movs	r3, #9
 8001bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4826      	ldr	r0, [pc, #152]	@ (8001c6c <HAL_QSPI_MspInit+0x164>)
 8001bd4:	f001 fad2 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bd8:	2340      	movs	r3, #64	@ 0x40
 8001bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be4:	2303      	movs	r3, #3
 8001be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001be8:	2309      	movs	r3, #9
 8001bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	481f      	ldr	r0, [pc, #124]	@ (8001c70 <HAL_QSPI_MspInit+0x168>)
 8001bf4:	f001 fac2 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bf8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c0a:	230a      	movs	r3, #10
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	4619      	mov	r1, r3
 8001c14:	4816      	ldr	r0, [pc, #88]	@ (8001c70 <HAL_QSPI_MspInit+0x168>)
 8001c16:	f001 fab1 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001c2a:	2309      	movs	r3, #9
 8001c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	4619      	mov	r1, r3
 8001c34:	480f      	ldr	r0, [pc, #60]	@ (8001c74 <HAL_QSPI_MspInit+0x16c>)
 8001c36:	f001 faa1 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c3a:	2340      	movs	r3, #64	@ 0x40
 8001c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c46:	2303      	movs	r3, #3
 8001c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c4a:	230a      	movs	r3, #10
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	4808      	ldr	r0, [pc, #32]	@ (8001c78 <HAL_QSPI_MspInit+0x170>)
 8001c56:	f001 fa91 	bl	800317c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3730      	adds	r7, #48	@ 0x30
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	a0001000 	.word	0xa0001000
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40021400 	.word	0x40021400
 8001c74:	40020400 	.word	0x40020400
 8001c78:	40021800 	.word	0x40021800

08001c7c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b092      	sub	sp, #72	@ 0x48
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	223c      	movs	r2, #60	@ 0x3c
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 fcd7 	bl	8006640 <memset>
  if(hrtc->Instance==RTC)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a14      	ldr	r2, [pc, #80]	@ (8001ce8 <HAL_RTC_MspInit+0x6c>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d121      	bne.n	8001ce0 <HAL_RTC_MspInit+0x64>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    // CRITICAL: Enable PWR clock for backup domain access
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_RTC_MspInit+0x70>)
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca4:	4a11      	ldr	r2, [pc, #68]	@ (8001cec <HAL_RTC_MspInit+0x70>)
 8001ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <HAL_RTC_MspInit+0x70>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]

    // CRITICAL: Enable access to backup domain (RTC, backup registers, etc.)
    HAL_PWR_EnableBkUpAccess();
 8001cb8:	f001 fc26 	bl	8003508 <HAL_PWR_EnableBkUpAccess>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001cc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cc6:	f107 030c 	add.w	r3, r7, #12
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f001 fed2 	bl	8003a74 <HAL_RCCEx_PeriphCLKConfig>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <HAL_RTC_MspInit+0x5e>
    {
      Error_Handler();
 8001cd6:	f7ff fe97 	bl	8001a08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cda:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <HAL_RTC_MspInit+0x74>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001ce0:	bf00      	nop
 8001ce2:	3748      	adds	r7, #72	@ 0x48
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40002800 	.word	0x40002800
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	42470e3c 	.word	0x42470e3c

08001cf4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	@ 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a19      	ldr	r2, [pc, #100]	@ (8001d78 <HAL_SPI_MspInit+0x84>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d12b      	bne.n	8001d6e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	4b18      	ldr	r3, [pc, #96]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	4a17      	ldr	r2, [pc, #92]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	4a10      	ldr	r2, [pc, #64]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d42:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <HAL_SPI_MspInit+0x88>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TFT_SCLK_Pin|TFT_DIN_Pin;
 8001d4e:	23a0      	movs	r3, #160	@ 0xa0
 8001d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d52:	2302      	movs	r3, #2
 8001d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d5e:	2305      	movs	r3, #5
 8001d60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	4619      	mov	r1, r3
 8001d68:	4805      	ldr	r0, [pc, #20]	@ (8001d80 <HAL_SPI_MspInit+0x8c>)
 8001d6a:	f001 fa07 	bl	800317c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d6e:	bf00      	nop
 8001d70:	3728      	adds	r7, #40	@ 0x28
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40013000 	.word	0x40013000
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020000 	.word	0x40020000

08001d84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a38      	ldr	r2, [pc, #224]	@ (8001e74 <HAL_TIM_Base_MspInit+0xf0>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d116      	bne.n	8001dc4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	4b37      	ldr	r3, [pc, #220]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9e:	4a36      	ldr	r2, [pc, #216]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001da6:	4b34      	ldr	r3, [pc, #208]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2101      	movs	r1, #1
 8001db6:	201d      	movs	r0, #29
 8001db8:	f000 fe2d 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001dbc:	201d      	movs	r0, #29
 8001dbe:	f000 fe46 	bl	8002a4e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001dc2:	e052      	b.n	8001e6a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a2c      	ldr	r2, [pc, #176]	@ (8001e7c <HAL_TIM_Base_MspInit+0xf8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d116      	bne.n	8001dfc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
 8001dd2:	4b29      	ldr	r3, [pc, #164]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	4a28      	ldr	r2, [pc, #160]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001dd8:	f043 0308 	orr.w	r3, r3, #8
 8001ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dde:	4b26      	ldr	r3, [pc, #152]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	613b      	str	r3, [r7, #16]
 8001de8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001dea:	2200      	movs	r2, #0
 8001dec:	2100      	movs	r1, #0
 8001dee:	2032      	movs	r0, #50	@ 0x32
 8001df0:	f000 fe11 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001df4:	2032      	movs	r0, #50	@ 0x32
 8001df6:	f000 fe2a 	bl	8002a4e <HAL_NVIC_EnableIRQ>
}
 8001dfa:	e036      	b.n	8001e6a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM7)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <HAL_TIM_Base_MspInit+0xfc>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d116      	bne.n	8001e34 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	4a1a      	ldr	r2, [pc, #104]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e10:	f043 0320 	orr.w	r3, r3, #32
 8001e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e16:	4b18      	ldr	r3, [pc, #96]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f003 0320 	and.w	r3, r3, #32
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2100      	movs	r1, #0
 8001e26:	2037      	movs	r0, #55	@ 0x37
 8001e28:	f000 fdf5 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e2c:	2037      	movs	r0, #55	@ 0x37
 8001e2e:	f000 fe0e 	bl	8002a4e <HAL_NVIC_EnableIRQ>
}
 8001e32:	e01a      	b.n	8001e6a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM9)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a12      	ldr	r2, [pc, #72]	@ (8001e84 <HAL_TIM_Base_MspInit+0x100>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d115      	bne.n	8001e6a <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	4b0d      	ldr	r3, [pc, #52]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	4a0c      	ldr	r2, [pc, #48]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e78 <HAL_TIM_Base_MspInit+0xf4>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 2, 0);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2102      	movs	r1, #2
 8001e5e:	2018      	movs	r0, #24
 8001e60:	f000 fdd9 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001e64:	2018      	movs	r0, #24
 8001e66:	f000 fdf2 	bl	8002a4e <HAL_NVIC_EnableIRQ>
}
 8001e6a:	bf00      	nop
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	40001400 	.word	0x40001400
 8001e84:	40014000 	.word	0x40014000

08001e88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08c      	sub	sp, #48	@ 0x30
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 031c 	add.w	r3, r7, #28
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8002060 <HAL_UART_MspInit+0x1d8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	f040 80a5 	bne.w	8001ff6 <HAL_UART_MspInit+0x16e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eac:	2300      	movs	r3, #0
 8001eae:	61bb      	str	r3, [r7, #24]
 8001eb0:	4b6c      	ldr	r3, [pc, #432]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001eb6:	f043 0310 	orr.w	r3, r3, #16
 8001eba:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ebc:	4b69      	ldr	r3, [pc, #420]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec0:	f003 0310 	and.w	r3, r3, #16
 8001ec4:	61bb      	str	r3, [r7, #24]
 8001ec6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	4b65      	ldr	r3, [pc, #404]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	4a64      	ldr	r2, [pc, #400]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed8:	4b62      	ldr	r3, [pc, #392]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8001eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ee4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eea:	2302      	movs	r3, #2
 8001eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ef6:	2307      	movs	r3, #7
 8001ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efa:	f107 031c 	add.w	r3, r7, #28
 8001efe:	4619      	mov	r1, r3
 8001f00:	4859      	ldr	r0, [pc, #356]	@ (8002068 <HAL_UART_MspInit+0x1e0>)
 8001f02:	f001 f93b 	bl	800317c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f14:	2303      	movs	r3, #3
 8001f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f18:	2307      	movs	r3, #7
 8001f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	4619      	mov	r1, r3
 8001f22:	4851      	ldr	r0, [pc, #324]	@ (8002068 <HAL_UART_MspInit+0x1e0>)
 8001f24:	f001 f92a 	bl	800317c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001f28:	4b50      	ldr	r3, [pc, #320]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f2a:	4a51      	ldr	r2, [pc, #324]	@ (8002070 <HAL_UART_MspInit+0x1e8>)
 8001f2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001f2e:	4b4f      	ldr	r3, [pc, #316]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f30:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f34:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f36:	4b4d      	ldr	r3, [pc, #308]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3c:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f42:	4b4a      	ldr	r3, [pc, #296]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f48:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f4a:	4b48      	ldr	r3, [pc, #288]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f50:	4b46      	ldr	r3, [pc, #280]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001f56:	4b45      	ldr	r3, [pc, #276]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001f5c:	4b43      	ldr	r3, [pc, #268]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f5e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f62:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f64:	4b41      	ldr	r3, [pc, #260]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001f6a:	4840      	ldr	r0, [pc, #256]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f6c:	f000 fd8a 	bl	8002a84 <HAL_DMA_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001f76:	f7ff fd47 	bl	8001a08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a3b      	ldr	r2, [pc, #236]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f80:	4a3a      	ldr	r2, [pc, #232]	@ (800206c <HAL_UART_MspInit+0x1e4>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001f86:	4b3b      	ldr	r3, [pc, #236]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001f88:	4a3b      	ldr	r2, [pc, #236]	@ (8002078 <HAL_UART_MspInit+0x1f0>)
 8001f8a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001f8c:	4b39      	ldr	r3, [pc, #228]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001f8e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f92:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f94:	4b37      	ldr	r3, [pc, #220]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001f96:	2240      	movs	r2, #64	@ 0x40
 8001f98:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f9a:	4b36      	ldr	r3, [pc, #216]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa0:	4b34      	ldr	r3, [pc, #208]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fa2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fa6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fa8:	4b32      	ldr	r3, [pc, #200]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fae:	4b31      	ldr	r3, [pc, #196]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001fba:	4b2e      	ldr	r3, [pc, #184]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fbc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fc0:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fc2:	4b2c      	ldr	r3, [pc, #176]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fc8:	482a      	ldr	r0, [pc, #168]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fca:	f000 fd5b 	bl	8002a84 <HAL_DMA_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <HAL_UART_MspInit+0x150>
    {
      Error_Handler();
 8001fd4:	f7ff fd18 	bl	8001a08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a26      	ldr	r2, [pc, #152]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fdc:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fde:	4a25      	ldr	r2, [pc, #148]	@ (8002074 <HAL_UART_MspInit+0x1ec>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	2025      	movs	r0, #37	@ 0x25
 8001fea:	f000 fd14 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fee:	2025      	movs	r0, #37	@ 0x25
 8001ff0:	f000 fd2d 	bl	8002a4e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001ff4:	e030      	b.n	8002058 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART6)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a20      	ldr	r2, [pc, #128]	@ (800207c <HAL_UART_MspInit+0x1f4>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d12b      	bne.n	8002058 <HAL_UART_MspInit+0x1d0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	4b17      	ldr	r3, [pc, #92]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8002006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002008:	4a16      	ldr	r2, [pc, #88]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 800200a:	f043 0320 	orr.w	r3, r3, #32
 800200e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002010:	4b14      	ldr	r3, [pc, #80]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8002012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002014:	f003 0320 	and.w	r3, r3, #32
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8002022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002024:	4a0f      	ldr	r2, [pc, #60]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 8002026:	f043 0304 	orr.w	r3, r3, #4
 800202a:	6313      	str	r3, [r2, #48]	@ 0x30
 800202c:	4b0d      	ldr	r3, [pc, #52]	@ (8002064 <HAL_UART_MspInit+0x1dc>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002038:	23c0      	movs	r3, #192	@ 0xc0
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	2302      	movs	r3, #2
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002044:	2303      	movs	r3, #3
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002048:	2308      	movs	r3, #8
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	480b      	ldr	r0, [pc, #44]	@ (8002080 <HAL_UART_MspInit+0x1f8>)
 8002054:	f001 f892 	bl	800317c <HAL_GPIO_Init>
}
 8002058:	bf00      	nop
 800205a:	3730      	adds	r7, #48	@ 0x30
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40011000 	.word	0x40011000
 8002064:	40023800 	.word	0x40023800
 8002068:	40020000 	.word	0x40020000
 800206c:	20000334 	.word	0x20000334
 8002070:	40026440 	.word	0x40026440
 8002074:	20000394 	.word	0x20000394
 8002078:	400264b8 	.word	0x400264b8
 800207c:	40011400 	.word	0x40011400
 8002080:	40020800 	.word	0x40020800

08002084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <NMI_Handler+0x4>

0800208c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <HardFault_Handler+0x4>

08002094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <MemManage_Handler+0x4>

0800209c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <BusFault_Handler+0x4>

080020a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <UsageFault_Handler+0x4>

080020ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020da:	f000 f91b 	bl	8002314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80020f4:	4802      	ldr	r0, [pc, #8]	@ (8002100 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80020f6:	f002 fdc2 	bl	8004c7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	2000025c 	.word	0x2000025c

08002104 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002108:	4802      	ldr	r0, [pc, #8]	@ (8002114 <TIM3_IRQHandler+0x10>)
 800210a:	f002 fdb8 	bl	8004c7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000184 	.word	0x20000184

08002118 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800211c:	4802      	ldr	r0, [pc, #8]	@ (8002128 <USART1_IRQHandler+0x10>)
 800211e:	f003 fa39 	bl	8005594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200002a4 	.word	0x200002a4

0800212c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002130:	4802      	ldr	r0, [pc, #8]	@ (800213c <TIM5_IRQHandler+0x10>)
 8002132:	f002 fda4 	bl	8004c7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200001cc 	.word	0x200001cc

08002140 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002144:	4802      	ldr	r0, [pc, #8]	@ (8002150 <TIM7_IRQHandler+0x10>)
 8002146:	f002 fd9a 	bl	8004c7e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000214 	.word	0x20000214

08002154 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002158:	4802      	ldr	r0, [pc, #8]	@ (8002164 <DMA2_Stream2_IRQHandler+0x10>)
 800215a:	f000 fdd3 	bl	8002d04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000334 	.word	0x20000334

08002168 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800216c:	4802      	ldr	r0, [pc, #8]	@ (8002178 <DMA2_Stream7_IRQHandler+0x10>)
 800216e:	f000 fdc9 	bl	8002d04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000394 	.word	0x20000394

0800217c <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002194:	4a14      	ldr	r2, [pc, #80]	@ (80021e8 <_sbrk+0x5c>)
 8002196:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <_sbrk+0x60>)
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a0:	4b13      	ldr	r3, [pc, #76]	@ (80021f0 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d102      	bne.n	80021ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021a8:	4b11      	ldr	r3, [pc, #68]	@ (80021f0 <_sbrk+0x64>)
 80021aa:	4a12      	ldr	r2, [pc, #72]	@ (80021f4 <_sbrk+0x68>)
 80021ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ae:	4b10      	ldr	r3, [pc, #64]	@ (80021f0 <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d207      	bcs.n	80021cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021bc:	f004 fa58 	bl	8006670 <__errno>
 80021c0:	4603      	mov	r3, r0
 80021c2:	220c      	movs	r2, #12
 80021c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021c6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ca:	e009      	b.n	80021e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <_sbrk+0x64>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d2:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	4a05      	ldr	r2, [pc, #20]	@ (80021f0 <_sbrk+0x64>)
 80021dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021de:	68fb      	ldr	r3, [r7, #12]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3718      	adds	r7, #24
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	20040000 	.word	0x20040000
 80021ec:	00000400 	.word	0x00000400
 80021f0:	20000404 	.word	0x20000404
 80021f4:	20000558 	.word	0x20000558

080021f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <SystemInit+0x20>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <SystemInit+0x20>)
 8002204:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002208:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 800221c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002254 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002220:	f7ff ffea 	bl	80021f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002226:	490d      	ldr	r1, [pc, #52]	@ (800225c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800223c:	4c0a      	ldr	r4, [pc, #40]	@ (8002268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224a:	f004 fa17 	bl	800667c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800224e:	f7fe ff8d 	bl	800116c <main>
  bx  lr    
 8002252:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002254:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002260:	08006f44 	.word	0x08006f44
  ldr r2, =_sbss
 8002264:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002268:	20000554 	.word	0x20000554

0800226c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC_IRQHandler>
	...

08002270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002274:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <HAL_Init+0x40>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0d      	ldr	r2, [pc, #52]	@ (80022b0 <HAL_Init+0x40>)
 800227a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800227e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002280:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_Init+0x40>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a0a      	ldr	r2, [pc, #40]	@ (80022b0 <HAL_Init+0x40>)
 8002286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800228a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800228c:	4b08      	ldr	r3, [pc, #32]	@ (80022b0 <HAL_Init+0x40>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a07      	ldr	r2, [pc, #28]	@ (80022b0 <HAL_Init+0x40>)
 8002292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002296:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002298:	2003      	movs	r0, #3
 800229a:	f000 fbb1 	bl	8002a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800229e:	2000      	movs	r0, #0
 80022a0:	f000 f808 	bl	80022b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022a4:	f7ff fbb6 	bl	8001a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023c00 	.word	0x40023c00

080022b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022bc:	4b12      	ldr	r3, [pc, #72]	@ (8002308 <HAL_InitTick+0x54>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <HAL_InitTick+0x58>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	4619      	mov	r1, r3
 80022c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80022ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 fbc9 	bl	8002a6a <HAL_SYSTICK_Config>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e00e      	b.n	8002300 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b0f      	cmp	r3, #15
 80022e6:	d80a      	bhi.n	80022fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022e8:	2200      	movs	r2, #0
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	f04f 30ff 	mov.w	r0, #4294967295
 80022f0:	f000 fb91 	bl	8002a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f4:	4a06      	ldr	r2, [pc, #24]	@ (8002310 <HAL_InitTick+0x5c>)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e000      	b.n	8002300 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
}
 8002300:	4618      	mov	r0, r3
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000000 	.word	0x20000000
 800230c:	20000008 	.word	0x20000008
 8002310:	20000004 	.word	0x20000004

08002314 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <HAL_IncTick+0x20>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	461a      	mov	r2, r3
 800231e:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <HAL_IncTick+0x24>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4413      	add	r3, r2
 8002324:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <HAL_IncTick+0x24>)
 8002326:	6013      	str	r3, [r2, #0]
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	20000008 	.word	0x20000008
 8002338:	20000408 	.word	0x20000408

0800233c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return uwTick;
 8002340:	4b03      	ldr	r3, [pc, #12]	@ (8002350 <HAL_GetTick+0x14>)
 8002342:	681b      	ldr	r3, [r3, #0]
}
 8002344:	4618      	mov	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	20000408 	.word	0x20000408

08002354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800235c:	f7ff ffee 	bl	800233c <HAL_GetTick>
 8002360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d005      	beq.n	800237a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800236e:	4b0a      	ldr	r3, [pc, #40]	@ (8002398 <HAL_Delay+0x44>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	461a      	mov	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800237a:	bf00      	nop
 800237c:	f7ff ffde 	bl	800233c <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	429a      	cmp	r2, r3
 800238a:	d8f7      	bhi.n	800237c <HAL_Delay+0x28>
  {
  }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000008 	.word	0x20000008

0800239c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e033      	b.n	800241a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d109      	bne.n	80023ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fb60 	bl	8001a80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f003 0310 	and.w	r3, r3, #16
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d118      	bne.n	800240c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023e2:	f023 0302 	bic.w	r3, r3, #2
 80023e6:	f043 0202 	orr.w	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 f93a 	bl	8002668 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fe:	f023 0303 	bic.w	r3, r3, #3
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	@ 0x40
 800240a:	e001      	b.n	8002410 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002418:	7bfb      	ldrb	r3, [r7, #15]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x1c>
 800243c:	2302      	movs	r3, #2
 800243e:	e105      	b.n	800264c <HAL_ADC_ConfigChannel+0x228>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b09      	cmp	r3, #9
 800244e:	d925      	bls.n	800249c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68d9      	ldr	r1, [r3, #12]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	b29b      	uxth	r3, r3
 800245c:	461a      	mov	r2, r3
 800245e:	4613      	mov	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	4413      	add	r3, r2
 8002464:	3b1e      	subs	r3, #30
 8002466:	2207      	movs	r2, #7
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43da      	mvns	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	400a      	ands	r2, r1
 8002474:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68d9      	ldr	r1, [r3, #12]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	4618      	mov	r0, r3
 8002488:	4603      	mov	r3, r0
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	4403      	add	r3, r0
 800248e:	3b1e      	subs	r3, #30
 8002490:	409a      	lsls	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	e022      	b.n	80024e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6919      	ldr	r1, [r3, #16]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	2207      	movs	r2, #7
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	400a      	ands	r2, r1
 80024be:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6919      	ldr	r1, [r3, #16]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	4618      	mov	r0, r3
 80024d2:	4603      	mov	r3, r0
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	4403      	add	r3, r0
 80024d8:	409a      	lsls	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b06      	cmp	r3, #6
 80024e8:	d824      	bhi.n	8002534 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	4613      	mov	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	3b05      	subs	r3, #5
 80024fc:	221f      	movs	r2, #31
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	b29b      	uxth	r3, r3
 8002518:	4618      	mov	r0, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	4613      	mov	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	3b05      	subs	r3, #5
 8002526:	fa00 f203 	lsl.w	r2, r0, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	430a      	orrs	r2, r1
 8002530:	635a      	str	r2, [r3, #52]	@ 0x34
 8002532:	e04c      	b.n	80025ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	2b0c      	cmp	r3, #12
 800253a:	d824      	bhi.n	8002586 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	3b23      	subs	r3, #35	@ 0x23
 800254e:	221f      	movs	r2, #31
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43da      	mvns	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	400a      	ands	r2, r1
 800255c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	b29b      	uxth	r3, r3
 800256a:	4618      	mov	r0, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	3b23      	subs	r3, #35	@ 0x23
 8002578:	fa00 f203 	lsl.w	r2, r0, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	631a      	str	r2, [r3, #48]	@ 0x30
 8002584:	e023      	b.n	80025ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	3b41      	subs	r3, #65	@ 0x41
 8002598:	221f      	movs	r2, #31
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43da      	mvns	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	400a      	ands	r2, r1
 80025a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	4618      	mov	r0, r3
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	3b41      	subs	r3, #65	@ 0x41
 80025c2:	fa00 f203 	lsl.w	r2, r0, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025ce:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <HAL_ADC_ConfigChannel+0x234>)
 80025d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a21      	ldr	r2, [pc, #132]	@ (800265c <HAL_ADC_ConfigChannel+0x238>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d109      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1cc>
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b12      	cmp	r3, #18
 80025e2:	d105      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	@ (800265c <HAL_ADC_ConfigChannel+0x238>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d123      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b10      	cmp	r3, #16
 8002600:	d003      	beq.n	800260a <HAL_ADC_ConfigChannel+0x1e6>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b11      	cmp	r3, #17
 8002608:	d11b      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2b10      	cmp	r3, #16
 800261c:	d111      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800261e:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <HAL_ADC_ConfigChannel+0x23c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a10      	ldr	r2, [pc, #64]	@ (8002664 <HAL_ADC_ConfigChannel+0x240>)
 8002624:	fba2 2303 	umull	r2, r3, r2, r3
 8002628:	0c9a      	lsrs	r2, r3, #18
 800262a:	4613      	mov	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	4413      	add	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002634:	e002      	b.n	800263c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	3b01      	subs	r3, #1
 800263a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f9      	bne.n	8002636 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	40012300 	.word	0x40012300
 800265c:	40012000 	.word	0x40012000
 8002660:	20000000 	.word	0x20000000
 8002664:	431bde83 	.word	0x431bde83

08002668 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002670:	4b79      	ldr	r3, [pc, #484]	@ (8002858 <ADC_Init+0x1f0>)
 8002672:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	431a      	orrs	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800269c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	021a      	lsls	r2, r3, #8
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80026c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6859      	ldr	r1, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6899      	ldr	r1, [r3, #8]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fa:	4a58      	ldr	r2, [pc, #352]	@ (800285c <ADC_Init+0x1f4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d022      	beq.n	8002746 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800270e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6899      	ldr	r1, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	e00f      	b.n	8002766 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002764:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0202 	bic.w	r2, r2, #2
 8002774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6899      	ldr	r1, [r3, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	7e1b      	ldrb	r3, [r3, #24]
 8002780:	005a      	lsls	r2, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d01b      	beq.n	80027cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027a2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	3b01      	subs	r3, #1
 80027c0:	035a      	lsls	r2, r3, #13
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	e007      	b.n	80027dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027da:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80027ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	051a      	lsls	r2, r3, #20
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6899      	ldr	r1, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800281e:	025a      	lsls	r2, r3, #9
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6899      	ldr	r1, [r3, #8]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	029a      	lsls	r2, r3, #10
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	609a      	str	r2, [r3, #8]
}
 800284c:	bf00      	nop
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	40012300 	.word	0x40012300
 800285c:	0f000001 	.word	0x0f000001

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	@ (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	@ (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	db0b      	blt.n	80028ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	f003 021f 	and.w	r2, r3, #31
 80028dc:	4907      	ldr	r1, [pc, #28]	@ (80028fc <__NVIC_EnableIRQ+0x38>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	2001      	movs	r0, #1
 80028e6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	e000e100 	.word	0xe000e100

08002900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	6039      	str	r1, [r7, #0]
 800290a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	2b00      	cmp	r3, #0
 8002912:	db0a      	blt.n	800292a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b2da      	uxtb	r2, r3
 8002918:	490c      	ldr	r1, [pc, #48]	@ (800294c <__NVIC_SetPriority+0x4c>)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	0112      	lsls	r2, r2, #4
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	440b      	add	r3, r1
 8002924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002928:	e00a      	b.n	8002940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	b2da      	uxtb	r2, r3
 800292e:	4908      	ldr	r1, [pc, #32]	@ (8002950 <__NVIC_SetPriority+0x50>)
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	3b04      	subs	r3, #4
 8002938:	0112      	lsls	r2, r2, #4
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	440b      	add	r3, r1
 800293e:	761a      	strb	r2, [r3, #24]
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000e100 	.word	0xe000e100
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	@ 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f1c3 0307 	rsb	r3, r3, #7
 800296e:	2b04      	cmp	r3, #4
 8002970:	bf28      	it	cs
 8002972:	2304      	movcs	r3, #4
 8002974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	3304      	adds	r3, #4
 800297a:	2b06      	cmp	r3, #6
 800297c:	d902      	bls.n	8002984 <NVIC_EncodePriority+0x30>
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	3b03      	subs	r3, #3
 8002982:	e000      	b.n	8002986 <NVIC_EncodePriority+0x32>
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	f04f 32ff 	mov.w	r2, #4294967295
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	43da      	mvns	r2, r3
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	401a      	ands	r2, r3
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800299c:	f04f 31ff 	mov.w	r1, #4294967295
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	fa01 f303 	lsl.w	r3, r1, r3
 80029a6:	43d9      	mvns	r1, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ac:	4313      	orrs	r3, r2
         );
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3724      	adds	r7, #36	@ 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029cc:	d301      	bcc.n	80029d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ce:	2301      	movs	r3, #1
 80029d0:	e00f      	b.n	80029f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d2:	4a0a      	ldr	r2, [pc, #40]	@ (80029fc <SysTick_Config+0x40>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029da:	210f      	movs	r1, #15
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	f7ff ff8e 	bl	8002900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e4:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <SysTick_Config+0x40>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ea:	4b04      	ldr	r3, [pc, #16]	@ (80029fc <SysTick_Config+0x40>)
 80029ec:	2207      	movs	r2, #7
 80029ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	e000e010 	.word	0xe000e010

08002a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff ff29 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b086      	sub	sp, #24
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
 8002a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a28:	f7ff ff3e 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 8002a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	68b9      	ldr	r1, [r7, #8]
 8002a32:	6978      	ldr	r0, [r7, #20]
 8002a34:	f7ff ff8e 	bl	8002954 <NVIC_EncodePriority>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a3e:	4611      	mov	r1, r2
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ff5d 	bl	8002900 <__NVIC_SetPriority>
}
 8002a46:	bf00      	nop
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	4603      	mov	r3, r0
 8002a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff31 	bl	80028c4 <__NVIC_EnableIRQ>
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b082      	sub	sp, #8
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff ffa2 	bl	80029bc <SysTick_Config>
 8002a78:	4603      	mov	r3, r0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a90:	f7ff fc54 	bl	800233c <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e099      	b.n	8002bd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0201 	bic.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac0:	e00f      	b.n	8002ae2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ac2:	f7ff fc3b 	bl	800233c <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d908      	bls.n	8002ae2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2203      	movs	r2, #3
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e078      	b.n	8002bd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e8      	bne.n	8002ac2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	4b38      	ldr	r3, [pc, #224]	@ (8002bdc <HAL_DMA_Init+0x158>)
 8002afc:	4013      	ands	r3, r2
 8002afe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d107      	bne.n	8002b4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b44:	4313      	orrs	r3, r2
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f023 0307 	bic.w	r3, r3, #7
 8002b62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d117      	bne.n	8002ba6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00e      	beq.n	8002ba6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 fa7b 	bl	8003084 <DMA_CheckFifoParam>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d008      	beq.n	8002ba6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2240      	movs	r2, #64	@ 0x40
 8002b98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e016      	b.n	8002bd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 fa32 	bl	8003018 <DMA_CalcBaseAndBitshift>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbc:	223f      	movs	r2, #63	@ 0x3f
 8002bbe:	409a      	lsls	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	f010803f 	.word	0xf010803f

08002be0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bee:	f7ff fba5 	bl	800233c <HAL_GetTick>
 8002bf2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d008      	beq.n	8002c12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2280      	movs	r2, #128	@ 0x80
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e052      	b.n	8002cb8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0216 	bic.w	r2, r2, #22
 8002c20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d103      	bne.n	8002c42 <HAL_DMA_Abort+0x62>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0208 	bic.w	r2, r2, #8
 8002c50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0201 	bic.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c62:	e013      	b.n	8002c8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c64:	f7ff fb6a 	bl	800233c <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d90c      	bls.n	8002c8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2220      	movs	r2, #32
 8002c76:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e015      	b.n	8002cb8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1e4      	bne.n	8002c64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	223f      	movs	r2, #63	@ 0x3f
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d004      	beq.n	8002cde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2280      	movs	r2, #128	@ 0x80
 8002cd8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00c      	b.n	8002cf8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2205      	movs	r2, #5
 8002ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0201 	bic.w	r2, r2, #1
 8002cf4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d10:	4b8e      	ldr	r3, [pc, #568]	@ (8002f4c <HAL_DMA_IRQHandler+0x248>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a8e      	ldr	r2, [pc, #568]	@ (8002f50 <HAL_DMA_IRQHandler+0x24c>)
 8002d16:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1a:	0a9b      	lsrs	r3, r3, #10
 8002d1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2e:	2208      	movs	r2, #8
 8002d30:	409a      	lsls	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d01a      	beq.n	8002d70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0304 	and.w	r3, r3, #4
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d013      	beq.n	8002d70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0204 	bic.w	r2, r2, #4
 8002d56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5c:	2208      	movs	r2, #8
 8002d5e:	409a      	lsls	r2, r3
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d68:	f043 0201 	orr.w	r2, r3, #1
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d74:	2201      	movs	r2, #1
 8002d76:	409a      	lsls	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d012      	beq.n	8002da6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00b      	beq.n	8002da6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d92:	2201      	movs	r2, #1
 8002d94:	409a      	lsls	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d9e:	f043 0202 	orr.w	r2, r3, #2
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002daa:	2204      	movs	r2, #4
 8002dac:	409a      	lsls	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	4013      	ands	r3, r2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d012      	beq.n	8002ddc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc8:	2204      	movs	r2, #4
 8002dca:	409a      	lsls	r2, r3
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	f043 0204 	orr.w	r2, r3, #4
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	2210      	movs	r2, #16
 8002de2:	409a      	lsls	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d043      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d03c      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	2210      	movs	r2, #16
 8002e00:	409a      	lsls	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d018      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d108      	bne.n	8002e34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d024      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	4798      	blx	r3
 8002e32:	e01f      	b.n	8002e74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d01b      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	4798      	blx	r3
 8002e44:	e016      	b.n	8002e74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d107      	bne.n	8002e64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0208 	bic.w	r2, r2, #8
 8002e62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e78:	2220      	movs	r2, #32
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 808f 	beq.w	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 8087 	beq.w	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b05      	cmp	r3, #5
 8002eac:	d136      	bne.n	8002f1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0216 	bic.w	r2, r2, #22
 8002ebc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ecc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_DMA_IRQHandler+0x1da>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d007      	beq.n	8002eee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0208 	bic.w	r2, r2, #8
 8002eec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	223f      	movs	r2, #63	@ 0x3f
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d07e      	beq.n	8003010 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	4798      	blx	r3
        }
        return;
 8002f1a:	e079      	b.n	8003010 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d01d      	beq.n	8002f66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10d      	bne.n	8002f54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d031      	beq.n	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	4798      	blx	r3
 8002f48:	e02c      	b.n	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
 8002f4a:	bf00      	nop
 8002f4c:	20000000 	.word	0x20000000
 8002f50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d023      	beq.n	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
 8002f64:	e01e      	b.n	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10f      	bne.n	8002f94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0210 	bic.w	r2, r2, #16
 8002f82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d003      	beq.n	8002fa4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d032      	beq.n	8003012 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d022      	beq.n	8002ffe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2205      	movs	r2, #5
 8002fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d307      	bcc.n	8002fec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f2      	bne.n	8002fd0 <HAL_DMA_IRQHandler+0x2cc>
 8002fea:	e000      	b.n	8002fee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003002:	2b00      	cmp	r3, #0
 8003004:	d005      	beq.n	8003012 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	4798      	blx	r3
 800300e:	e000      	b.n	8003012 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003010:	bf00      	nop
    }
  }
}
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	3b10      	subs	r3, #16
 8003028:	4a14      	ldr	r2, [pc, #80]	@ (800307c <DMA_CalcBaseAndBitshift+0x64>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	091b      	lsrs	r3, r3, #4
 8003030:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003032:	4a13      	ldr	r2, [pc, #76]	@ (8003080 <DMA_CalcBaseAndBitshift+0x68>)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2b03      	cmp	r3, #3
 8003044:	d909      	bls.n	800305a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	1d1a      	adds	r2, r3, #4
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	659a      	str	r2, [r3, #88]	@ 0x58
 8003058:	e007      	b.n	800306a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003062:	f023 0303 	bic.w	r3, r3, #3
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800306e:	4618      	mov	r0, r3
 8003070:	3714      	adds	r7, #20
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	aaaaaaab 	.word	0xaaaaaaab
 8003080:	08006ef8 	.word	0x08006ef8

08003084 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003094:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d11f      	bne.n	80030de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d856      	bhi.n	8003152 <DMA_CheckFifoParam+0xce>
 80030a4:	a201      	add	r2, pc, #4	@ (adr r2, 80030ac <DMA_CheckFifoParam+0x28>)
 80030a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030aa:	bf00      	nop
 80030ac:	080030bd 	.word	0x080030bd
 80030b0:	080030cf 	.word	0x080030cf
 80030b4:	080030bd 	.word	0x080030bd
 80030b8:	08003153 	.word	0x08003153
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d046      	beq.n	8003156 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030cc:	e043      	b.n	8003156 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80030d6:	d140      	bne.n	800315a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030dc:	e03d      	b.n	800315a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030e6:	d121      	bne.n	800312c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2b03      	cmp	r3, #3
 80030ec:	d837      	bhi.n	800315e <DMA_CheckFifoParam+0xda>
 80030ee:	a201      	add	r2, pc, #4	@ (adr r2, 80030f4 <DMA_CheckFifoParam+0x70>)
 80030f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f4:	08003105 	.word	0x08003105
 80030f8:	0800310b 	.word	0x0800310b
 80030fc:	08003105 	.word	0x08003105
 8003100:	0800311d 	.word	0x0800311d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
      break;
 8003108:	e030      	b.n	800316c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d025      	beq.n	8003162 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800311a:	e022      	b.n	8003162 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003120:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003124:	d11f      	bne.n	8003166 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800312a:	e01c      	b.n	8003166 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	2b02      	cmp	r3, #2
 8003130:	d903      	bls.n	800313a <DMA_CheckFifoParam+0xb6>
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b03      	cmp	r3, #3
 8003136:	d003      	beq.n	8003140 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003138:	e018      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	73fb      	strb	r3, [r7, #15]
      break;
 800313e:	e015      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003144:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00e      	beq.n	800316a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]
      break;
 8003150:	e00b      	b.n	800316a <DMA_CheckFifoParam+0xe6>
      break;
 8003152:	bf00      	nop
 8003154:	e00a      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;
 8003156:	bf00      	nop
 8003158:	e008      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;
 800315a:	bf00      	nop
 800315c:	e006      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;
 800315e:	bf00      	nop
 8003160:	e004      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;
 8003162:	bf00      	nop
 8003164:	e002      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;   
 8003166:	bf00      	nop
 8003168:	e000      	b.n	800316c <DMA_CheckFifoParam+0xe8>
      break;
 800316a:	bf00      	nop
    }
  } 
  
  return status; 
 800316c:	7bfb      	ldrb	r3, [r7, #15]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop

0800317c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800317c:	b480      	push	{r7}
 800317e:	b089      	sub	sp, #36	@ 0x24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	e165      	b.n	8003464 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003198:	2201      	movs	r2, #1
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	4013      	ands	r3, r2
 80031aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	f040 8154 	bne.w	800345e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d005      	beq.n	80031ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d130      	bne.n	8003230 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	2203      	movs	r2, #3
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	68da      	ldr	r2, [r3, #12]
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003204:	2201      	movs	r2, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	091b      	lsrs	r3, r3, #4
 800321a:	f003 0201 	and.w	r2, r3, #1
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f003 0303 	and.w	r3, r3, #3
 8003238:	2b03      	cmp	r3, #3
 800323a:	d017      	beq.n	800326c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	2203      	movs	r2, #3
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d123      	bne.n	80032c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	08da      	lsrs	r2, r3, #3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3208      	adds	r2, #8
 8003280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003284:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	220f      	movs	r2, #15
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	43db      	mvns	r3, r3
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	4013      	ands	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	691a      	ldr	r2, [r3, #16]
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0307 	and.w	r3, r3, #7
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	08da      	lsrs	r2, r3, #3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3208      	adds	r2, #8
 80032ba:	69b9      	ldr	r1, [r7, #24]
 80032bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	2203      	movs	r2, #3
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4013      	ands	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f003 0203 	and.w	r2, r3, #3
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80ae 	beq.w	800345e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003302:	2300      	movs	r3, #0
 8003304:	60fb      	str	r3, [r7, #12]
 8003306:	4b5d      	ldr	r3, [pc, #372]	@ (800347c <HAL_GPIO_Init+0x300>)
 8003308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330a:	4a5c      	ldr	r2, [pc, #368]	@ (800347c <HAL_GPIO_Init+0x300>)
 800330c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003310:	6453      	str	r3, [r2, #68]	@ 0x44
 8003312:	4b5a      	ldr	r3, [pc, #360]	@ (800347c <HAL_GPIO_Init+0x300>)
 8003314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800331e:	4a58      	ldr	r2, [pc, #352]	@ (8003480 <HAL_GPIO_Init+0x304>)
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	089b      	lsrs	r3, r3, #2
 8003324:	3302      	adds	r3, #2
 8003326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800332a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	220f      	movs	r2, #15
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4013      	ands	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4f      	ldr	r2, [pc, #316]	@ (8003484 <HAL_GPIO_Init+0x308>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d025      	beq.n	8003396 <HAL_GPIO_Init+0x21a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a4e      	ldr	r2, [pc, #312]	@ (8003488 <HAL_GPIO_Init+0x30c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d01f      	beq.n	8003392 <HAL_GPIO_Init+0x216>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a4d      	ldr	r2, [pc, #308]	@ (800348c <HAL_GPIO_Init+0x310>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d019      	beq.n	800338e <HAL_GPIO_Init+0x212>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a4c      	ldr	r2, [pc, #304]	@ (8003490 <HAL_GPIO_Init+0x314>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d013      	beq.n	800338a <HAL_GPIO_Init+0x20e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a4b      	ldr	r2, [pc, #300]	@ (8003494 <HAL_GPIO_Init+0x318>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d00d      	beq.n	8003386 <HAL_GPIO_Init+0x20a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a4a      	ldr	r2, [pc, #296]	@ (8003498 <HAL_GPIO_Init+0x31c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d007      	beq.n	8003382 <HAL_GPIO_Init+0x206>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a49      	ldr	r2, [pc, #292]	@ (800349c <HAL_GPIO_Init+0x320>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d101      	bne.n	800337e <HAL_GPIO_Init+0x202>
 800337a:	2306      	movs	r3, #6
 800337c:	e00c      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 800337e:	2307      	movs	r3, #7
 8003380:	e00a      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 8003382:	2305      	movs	r3, #5
 8003384:	e008      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 8003386:	2304      	movs	r3, #4
 8003388:	e006      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 800338a:	2303      	movs	r3, #3
 800338c:	e004      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 800338e:	2302      	movs	r3, #2
 8003390:	e002      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_GPIO_Init+0x21c>
 8003396:	2300      	movs	r3, #0
 8003398:	69fa      	ldr	r2, [r7, #28]
 800339a:	f002 0203 	and.w	r2, r2, #3
 800339e:	0092      	lsls	r2, r2, #2
 80033a0:	4093      	lsls	r3, r2
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033a8:	4935      	ldr	r1, [pc, #212]	@ (8003480 <HAL_GPIO_Init+0x304>)
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	089b      	lsrs	r3, r3, #2
 80033ae:	3302      	adds	r3, #2
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033b6:	4b3a      	ldr	r3, [pc, #232]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	43db      	mvns	r3, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4013      	ands	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033da:	4a31      	ldr	r2, [pc, #196]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033e0:	4b2f      	ldr	r3, [pc, #188]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	4013      	ands	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003404:	4a26      	ldr	r2, [pc, #152]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800340a:	4b25      	ldr	r3, [pc, #148]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	43db      	mvns	r3, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4013      	ands	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800342e:	4a1c      	ldr	r2, [pc, #112]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003434:	4b1a      	ldr	r3, [pc, #104]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d003      	beq.n	8003458 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4313      	orrs	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003458:	4a11      	ldr	r2, [pc, #68]	@ (80034a0 <HAL_GPIO_Init+0x324>)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	3301      	adds	r3, #1
 8003462:	61fb      	str	r3, [r7, #28]
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	2b0f      	cmp	r3, #15
 8003468:	f67f ae96 	bls.w	8003198 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	3724      	adds	r7, #36	@ 0x24
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40023800 	.word	0x40023800
 8003480:	40013800 	.word	0x40013800
 8003484:	40020000 	.word	0x40020000
 8003488:	40020400 	.word	0x40020400
 800348c:	40020800 	.word	0x40020800
 8003490:	40020c00 	.word	0x40020c00
 8003494:	40021000 	.word	0x40021000
 8003498:	40021400 	.word	0x40021400
 800349c:	40021800 	.word	0x40021800
 80034a0:	40013c00 	.word	0x40013c00

080034a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	887b      	ldrh	r3, [r7, #2]
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d002      	beq.n	80034c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034bc:	2301      	movs	r3, #1
 80034be:	73fb      	strb	r3, [r7, #15]
 80034c0:	e001      	b.n	80034c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034c2:	2300      	movs	r3, #0
 80034c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	460b      	mov	r3, r1
 80034de:	807b      	strh	r3, [r7, #2]
 80034e0:	4613      	mov	r3, r2
 80034e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034e4:	787b      	ldrb	r3, [r7, #1]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ea:	887a      	ldrh	r2, [r7, #2]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034f0:	e003      	b.n	80034fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034f2:	887b      	ldrh	r3, [r7, #2]
 80034f4:	041a      	lsls	r2, r3, #16
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	619a      	str	r2, [r3, #24]
}
 80034fa:	bf00      	nop
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800350e:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003510:	2201      	movs	r2, #1
 8003512:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003514:	4b05      	ldr	r3, [pc, #20]	@ (800352c <HAL_PWR_EnableBkUpAccess+0x24>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800351a:	687b      	ldr	r3, [r7, #4]
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	420e0020 	.word	0x420e0020
 800352c:	40007000 	.word	0x40007000

08003530 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af02      	add	r7, sp, #8
 8003536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003538:	f7fe ff00 	bl	800233c <HAL_GetTick>
 800353c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d101      	bne.n	8003548 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e069      	b.n	800361c <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fe fad3 	bl	8001b08 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003562:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f85e 	bl	8003628 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	3b01      	subs	r3, #1
 800357c:	021a      	lsls	r2, r3, #8
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	2120      	movs	r1, #32
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f856 	bl	8003644 <QSPI_WaitFlagStateUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800359c:	7afb      	ldrb	r3, [r7, #11]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d137      	bne.n	8003612 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80035ac:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6852      	ldr	r2, [r2, #4]
 80035b4:	0611      	lsls	r1, r2, #24
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	68d2      	ldr	r2, [r2, #12]
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	69d2      	ldr	r2, [r2, #28]
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6a12      	ldr	r2, [r2, #32]
 80035c6:	4311      	orrs	r1, r2
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	430b      	orrs	r3, r1
 80035ce:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	4b13      	ldr	r3, [pc, #76]	@ (8003624 <HAL_QSPI_Init+0xf4>)
 80035d8:	4013      	ands	r3, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6912      	ldr	r2, [r2, #16]
 80035de:	0411      	lsls	r1, r2, #16
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6952      	ldr	r2, [r2, #20]
 80035e4:	4311      	orrs	r1, r2
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	6992      	ldr	r2, [r2, #24]
 80035ea:	4311      	orrs	r1, r2
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	430b      	orrs	r3, r1
 80035f2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0201 	orr.w	r2, r2, #1
 8003602:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800361a:	7afb      	ldrb	r3, [r7, #11]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	ffe0f8fe 	.word	0xffe0f8fe

08003628 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003654:	e01a      	b.n	800368c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365c:	d016      	beq.n	800368c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365e:	f7fe fe6d 	bl	800233c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	429a      	cmp	r2, r3
 800366c:	d302      	bcc.n	8003674 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10b      	bne.n	800368c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2204      	movs	r2, #4
 8003678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e00e      	b.n	80036aa <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	2b00      	cmp	r3, #0
 8003698:	bf14      	ite	ne
 800369a:	2301      	movne	r3, #1
 800369c:	2300      	moveq	r3, #0
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d1d6      	bne.n	8003656 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
	...

080036b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0cc      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036c8:	4b68      	ldr	r3, [pc, #416]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d90c      	bls.n	80036f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d6:	4b65      	ldr	r3, [pc, #404]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b63      	ldr	r3, [pc, #396]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0b8      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d020      	beq.n	800373e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003708:	4b59      	ldr	r3, [pc, #356]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	4a58      	ldr	r2, [pc, #352]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003712:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b00      	cmp	r3, #0
 800371e:	d005      	beq.n	800372c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003720:	4b53      	ldr	r3, [pc, #332]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	4a52      	ldr	r2, [pc, #328]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800372a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800372c:	4b50      	ldr	r3, [pc, #320]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	494d      	ldr	r1, [pc, #308]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	4313      	orrs	r3, r2
 800373c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d044      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	4b47      	ldr	r3, [pc, #284]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d119      	bne.n	8003792 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e07f      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b02      	cmp	r3, #2
 8003768:	d003      	beq.n	8003772 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800376e:	2b03      	cmp	r3, #3
 8003770:	d107      	bne.n	8003782 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003772:	4b3f      	ldr	r3, [pc, #252]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d109      	bne.n	8003792 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e06f      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003782:	4b3b      	ldr	r3, [pc, #236]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0302 	and.w	r3, r3, #2
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e067      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003792:	4b37      	ldr	r3, [pc, #220]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f023 0203 	bic.w	r2, r3, #3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	4934      	ldr	r1, [pc, #208]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037a4:	f7fe fdca 	bl	800233c <HAL_GetTick>
 80037a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037aa:	e00a      	b.n	80037c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ac:	f7fe fdc6 	bl	800233c <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e04f      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f003 020c 	and.w	r2, r3, #12
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d1eb      	bne.n	80037ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037d4:	4b25      	ldr	r3, [pc, #148]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d20c      	bcs.n	80037fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e2:	4b22      	ldr	r3, [pc, #136]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	b2d2      	uxtb	r2, r2
 80037e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ea:	4b20      	ldr	r3, [pc, #128]	@ (800386c <HAL_RCC_ClockConfig+0x1b8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d001      	beq.n	80037fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e032      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003808:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	4916      	ldr	r1, [pc, #88]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	4313      	orrs	r3, r2
 8003818:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b00      	cmp	r3, #0
 8003824:	d009      	beq.n	800383a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003826:	4b12      	ldr	r3, [pc, #72]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	490e      	ldr	r1, [pc, #56]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003836:	4313      	orrs	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800383a:	f000 f821 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 800383e:	4602      	mov	r2, r0
 8003840:	4b0b      	ldr	r3, [pc, #44]	@ (8003870 <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	091b      	lsrs	r3, r3, #4
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	490a      	ldr	r1, [pc, #40]	@ (8003874 <HAL_RCC_ClockConfig+0x1c0>)
 800384c:	5ccb      	ldrb	r3, [r1, r3]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	4a09      	ldr	r2, [pc, #36]	@ (8003878 <HAL_RCC_ClockConfig+0x1c4>)
 8003854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003856:	4b09      	ldr	r3, [pc, #36]	@ (800387c <HAL_RCC_ClockConfig+0x1c8>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fd2a 	bl	80022b4 <HAL_InitTick>

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40023c00 	.word	0x40023c00
 8003870:	40023800 	.word	0x40023800
 8003874:	08006ee0 	.word	0x08006ee0
 8003878:	20000000 	.word	0x20000000
 800387c:	20000004 	.word	0x20000004

08003880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003884:	b090      	sub	sp, #64	@ 0x40
 8003886:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003898:	4b59      	ldr	r3, [pc, #356]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 030c 	and.w	r3, r3, #12
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d00d      	beq.n	80038c0 <HAL_RCC_GetSysClockFreq+0x40>
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	f200 80a1 	bhi.w	80039ec <HAL_RCC_GetSysClockFreq+0x16c>
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d002      	beq.n	80038b4 <HAL_RCC_GetSysClockFreq+0x34>
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d003      	beq.n	80038ba <HAL_RCC_GetSysClockFreq+0x3a>
 80038b2:	e09b      	b.n	80039ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038b4:	4b53      	ldr	r3, [pc, #332]	@ (8003a04 <HAL_RCC_GetSysClockFreq+0x184>)
 80038b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038b8:	e09b      	b.n	80039f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ba:	4b53      	ldr	r3, [pc, #332]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x188>)
 80038bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038be:	e098      	b.n	80039f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d028      	beq.n	8003928 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	099b      	lsrs	r3, r3, #6
 80038dc:	2200      	movs	r2, #0
 80038de:	623b      	str	r3, [r7, #32]
 80038e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038e8:	2100      	movs	r1, #0
 80038ea:	4b47      	ldr	r3, [pc, #284]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x188>)
 80038ec:	fb03 f201 	mul.w	r2, r3, r1
 80038f0:	2300      	movs	r3, #0
 80038f2:	fb00 f303 	mul.w	r3, r0, r3
 80038f6:	4413      	add	r3, r2
 80038f8:	4a43      	ldr	r2, [pc, #268]	@ (8003a08 <HAL_RCC_GetSysClockFreq+0x188>)
 80038fa:	fba0 1202 	umull	r1, r2, r0, r2
 80038fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003900:	460a      	mov	r2, r1
 8003902:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003904:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003906:	4413      	add	r3, r2
 8003908:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800390a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800390c:	2200      	movs	r2, #0
 800390e:	61bb      	str	r3, [r7, #24]
 8003910:	61fa      	str	r2, [r7, #28]
 8003912:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003916:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800391a:	f7fc fcd1 	bl	80002c0 <__aeabi_uldivmod>
 800391e:	4602      	mov	r2, r0
 8003920:	460b      	mov	r3, r1
 8003922:	4613      	mov	r3, r2
 8003924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003926:	e053      	b.n	80039d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003928:	4b35      	ldr	r3, [pc, #212]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	099b      	lsrs	r3, r3, #6
 800392e:	2200      	movs	r2, #0
 8003930:	613b      	str	r3, [r7, #16]
 8003932:	617a      	str	r2, [r7, #20]
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800393a:	f04f 0b00 	mov.w	fp, #0
 800393e:	4652      	mov	r2, sl
 8003940:	465b      	mov	r3, fp
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f04f 0100 	mov.w	r1, #0
 800394a:	0159      	lsls	r1, r3, #5
 800394c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003950:	0150      	lsls	r0, r2, #5
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	ebb2 080a 	subs.w	r8, r2, sl
 800395a:	eb63 090b 	sbc.w	r9, r3, fp
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800396a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800396e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003972:	ebb2 0408 	subs.w	r4, r2, r8
 8003976:	eb63 0509 	sbc.w	r5, r3, r9
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	00eb      	lsls	r3, r5, #3
 8003984:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003988:	00e2      	lsls	r2, r4, #3
 800398a:	4614      	mov	r4, r2
 800398c:	461d      	mov	r5, r3
 800398e:	eb14 030a 	adds.w	r3, r4, sl
 8003992:	603b      	str	r3, [r7, #0]
 8003994:	eb45 030b 	adc.w	r3, r5, fp
 8003998:	607b      	str	r3, [r7, #4]
 800399a:	f04f 0200 	mov.w	r2, #0
 800399e:	f04f 0300 	mov.w	r3, #0
 80039a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039a6:	4629      	mov	r1, r5
 80039a8:	028b      	lsls	r3, r1, #10
 80039aa:	4621      	mov	r1, r4
 80039ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039b0:	4621      	mov	r1, r4
 80039b2:	028a      	lsls	r2, r1, #10
 80039b4:	4610      	mov	r0, r2
 80039b6:	4619      	mov	r1, r3
 80039b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ba:	2200      	movs	r2, #0
 80039bc:	60bb      	str	r3, [r7, #8]
 80039be:	60fa      	str	r2, [r7, #12]
 80039c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039c4:	f7fc fc7c 	bl	80002c0 <__aeabi_uldivmod>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4613      	mov	r3, r2
 80039ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x180>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	0c1b      	lsrs	r3, r3, #16
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	3301      	adds	r3, #1
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80039e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039ea:	e002      	b.n	80039f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039ec:	4b05      	ldr	r3, [pc, #20]	@ (8003a04 <HAL_RCC_GetSysClockFreq+0x184>)
 80039ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3740      	adds	r7, #64	@ 0x40
 80039f8:	46bd      	mov	sp, r7
 80039fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039fe:	bf00      	nop
 8003a00:	40023800 	.word	0x40023800
 8003a04:	00f42400 	.word	0x00f42400
 8003a08:	01312d00 	.word	0x01312d00

08003a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a10:	4b03      	ldr	r3, [pc, #12]	@ (8003a20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a12:	681b      	ldr	r3, [r3, #0]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000000 	.word	0x20000000

08003a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a28:	f7ff fff0 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	4b05      	ldr	r3, [pc, #20]	@ (8003a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	0a9b      	lsrs	r3, r3, #10
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	4903      	ldr	r1, [pc, #12]	@ (8003a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a3a:	5ccb      	ldrb	r3, [r1, r3]
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40023800 	.word	0x40023800
 8003a48:	08006ef0 	.word	0x08006ef0

08003a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a50:	f7ff ffdc 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b05      	ldr	r3, [pc, #20]	@ (8003a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	0b5b      	lsrs	r3, r3, #13
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	4903      	ldr	r1, [pc, #12]	@ (8003a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40023800 	.word	0x40023800
 8003a70:	08006ef0 	.word	0x08006ef0

08003a74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d010      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003a94:	4b87      	ldr	r3, [pc, #540]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a9a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	4984      	ldr	r1, [pc, #528]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d010      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003ac2:	4b7c      	ldr	r3, [pc, #496]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ac8:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	4978      	ldr	r1, [pc, #480]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0308 	and.w	r3, r3, #8
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 8083 	beq.w	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60bb      	str	r3, [r7, #8]
 8003af6:	4b6f      	ldr	r3, [pc, #444]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	4a6e      	ldr	r2, [pc, #440]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b02:	4b6c      	ldr	r3, [pc, #432]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	60bb      	str	r3, [r7, #8]
 8003b0c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a69      	ldr	r2, [pc, #420]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b18:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b1a:	f7fe fc0f 	bl	800233c <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003b20:	e008      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b22:	f7fe fc0b 	bl	800233c <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e162      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003b34:	4b60      	ldr	r3, [pc, #384]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b40:	4b5c      	ldr	r3, [pc, #368]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b48:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d02f      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d028      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b5e:	4b55      	ldr	r3, [pc, #340]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b66:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b68:	4b54      	ldr	r3, [pc, #336]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b6e:	4b53      	ldr	r3, [pc, #332]	@ (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b74:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b7a:	4b4e      	ldr	r3, [pc, #312]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d114      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b86:	f7fe fbd9 	bl	800233c <HAL_GetTick>
 8003b8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8c:	e00a      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b8e:	f7fe fbd5 	bl	800233c <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e12a      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba4:	4b43      	ldr	r3, [pc, #268]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0ee      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bbc:	d10d      	bne.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bd2:	4938      	ldr	r1, [pc, #224]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	608b      	str	r3, [r1, #8]
 8003bd8:	e005      	b.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003bda:	4b36      	ldr	r3, [pc, #216]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	4a35      	ldr	r2, [pc, #212]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003be0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003be4:	6093      	str	r3, [r2, #8]
 8003be6:	4b33      	ldr	r3, [pc, #204]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003be8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf2:	4930      	ldr	r1, [pc, #192]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d004      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8003c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003c0c:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0310 	and.w	r3, r3, #16
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003c1a:	4b26      	ldr	r3, [pc, #152]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c20:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	4922      	ldr	r1, [pc, #136]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0320 	and.w	r3, r3, #32
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d011      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c42:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4a:	491a      	ldr	r1, [pc, #104]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c5a:	d101      	bne.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00a      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003c6c:	4b11      	ldr	r3, [pc, #68]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c72:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	490e      	ldr	r1, [pc, #56]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d004      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b80      	cmp	r3, #128	@ 0x80
 8003c8e:	f040 8091 	bne.w	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c92:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c98:	f7fe fb50 	bl	800233c <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c9e:	e013      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ca0:	f7fe fb4c 	bl	800233c <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d90c      	bls.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e0a3      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x386>
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40007000 	.word	0x40007000
 8003cbc:	42470e40 	.word	0x42470e40
 8003cc0:	424711e0 	.word	0x424711e0
 8003cc4:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cc8:	4b4e      	ldr	r3, [pc, #312]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1e5      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8003cd4:	4a4c      	ldr	r2, [pc, #304]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cda:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d023      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d019      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d004      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d18:	d00e      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d019      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d115      	bne.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d36:	d110      	bne.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	019b      	lsls	r3, r3, #6
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	061b      	lsls	r3, r3, #24
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	071b      	lsls	r3, r3, #28
 8003d52:	492c      	ldr	r1, [pc, #176]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d010      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	019b      	lsls	r3, r3, #6
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	061b      	lsls	r3, r3, #24
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	071b      	lsls	r3, r3, #28
 8003d80:	4920      	ldr	r1, [pc, #128]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d88:	4b20      	ldr	r3, [pc, #128]	@ (8003e0c <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d8e:	f7fe fad5 	bl	800233c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d94:	e008      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d96:	f7fe fad1 	bl	800233c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e028      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003da8:	4b16      	ldr	r3, [pc, #88]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0f0      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003dc0:	4b10      	ldr	r3, [pc, #64]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dc6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dce:	490d      	ldr	r1, [pc, #52]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003de2:	4b08      	ldr	r3, [pc, #32]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003de8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df0:	4904      	ldr	r1, [pc, #16]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3718      	adds	r7, #24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40023800 	.word	0x40023800
 8003e08:	424710d8 	.word	0x424710d8
 8003e0c:	42470068 	.word	0x42470068

08003e10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e273      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d075      	beq.n	8003f1a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e2e:	4b88      	ldr	r3, [pc, #544]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 030c 	and.w	r3, r3, #12
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d00c      	beq.n	8003e54 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e3a:	4b85      	ldr	r3, [pc, #532]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d112      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e46:	4b82      	ldr	r3, [pc, #520]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e52:	d10b      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e54:	4b7e      	ldr	r3, [pc, #504]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d05b      	beq.n	8003f18 <HAL_RCC_OscConfig+0x108>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d157      	bne.n	8003f18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e24e      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e74:	d106      	bne.n	8003e84 <HAL_RCC_OscConfig+0x74>
 8003e76:	4b76      	ldr	r3, [pc, #472]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a75      	ldr	r2, [pc, #468]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e01d      	b.n	8003ec0 <HAL_RCC_OscConfig+0xb0>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x98>
 8003e8e:	4b70      	ldr	r3, [pc, #448]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a6f      	ldr	r2, [pc, #444]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b6d      	ldr	r3, [pc, #436]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a6c      	ldr	r2, [pc, #432]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	e00b      	b.n	8003ec0 <HAL_RCC_OscConfig+0xb0>
 8003ea8:	4b69      	ldr	r3, [pc, #420]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a68      	ldr	r2, [pc, #416]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eb2:	6013      	str	r3, [r2, #0]
 8003eb4:	4b66      	ldr	r3, [pc, #408]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a65      	ldr	r2, [pc, #404]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d013      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fa38 	bl	800233c <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fa34 	bl	800233c <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	@ 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e213      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0xc0>
 8003eee:	e014      	b.n	8003f1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7fe fa24 	bl	800233c <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7fe fa20 	bl	800233c <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	@ 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e1ff      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f0a:	4b51      	ldr	r3, [pc, #324]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0xe8>
 8003f16:	e000      	b.n	8003f1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d063      	beq.n	8003fee <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f26:	4b4a      	ldr	r3, [pc, #296]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f32:	4b47      	ldr	r3, [pc, #284]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f3a:	2b08      	cmp	r3, #8
 8003f3c:	d11c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f3e:	4b44      	ldr	r3, [pc, #272]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d116      	bne.n	8003f78 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4a:	4b41      	ldr	r3, [pc, #260]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_RCC_OscConfig+0x152>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d001      	beq.n	8003f62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e1d3      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f62:	4b3b      	ldr	r3, [pc, #236]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4937      	ldr	r1, [pc, #220]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f76:	e03a      	b.n	8003fee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d020      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f80:	4b34      	ldr	r3, [pc, #208]	@ (8004054 <HAL_RCC_OscConfig+0x244>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f86:	f7fe f9d9 	bl	800233c <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f8e:	f7fe f9d5 	bl	800233c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e1b4      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fac:	4b28      	ldr	r3, [pc, #160]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4925      	ldr	r1, [pc, #148]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	600b      	str	r3, [r1, #0]
 8003fc0:	e015      	b.n	8003fee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fc2:	4b24      	ldr	r3, [pc, #144]	@ (8004054 <HAL_RCC_OscConfig+0x244>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fe f9b8 	bl	800233c <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fd0:	f7fe f9b4 	bl	800233c <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e193      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d036      	beq.n	8004068 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004002:	4b15      	ldr	r3, [pc, #84]	@ (8004058 <HAL_RCC_OscConfig+0x248>)
 8004004:	2201      	movs	r2, #1
 8004006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004008:	f7fe f998 	bl	800233c <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004010:	f7fe f994 	bl	800233c <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e173      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004022:	4b0b      	ldr	r3, [pc, #44]	@ (8004050 <HAL_RCC_OscConfig+0x240>)
 8004024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0x200>
 800402e:	e01b      	b.n	8004068 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004030:	4b09      	ldr	r3, [pc, #36]	@ (8004058 <HAL_RCC_OscConfig+0x248>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004036:	f7fe f981 	bl	800233c <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800403c:	e00e      	b.n	800405c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800403e:	f7fe f97d 	bl	800233c <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d907      	bls.n	800405c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e15c      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
 8004050:	40023800 	.word	0x40023800
 8004054:	42470000 	.word	0x42470000
 8004058:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800405c:	4b8a      	ldr	r3, [pc, #552]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800405e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1ea      	bne.n	800403e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 8097 	beq.w	80041a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004076:	2300      	movs	r3, #0
 8004078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800407a:	4b83      	ldr	r3, [pc, #524]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800407c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10f      	bne.n	80040a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
 800408a:	4b7f      	ldr	r3, [pc, #508]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800408c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408e:	4a7e      	ldr	r2, [pc, #504]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004094:	6413      	str	r3, [r2, #64]	@ 0x40
 8004096:	4b7c      	ldr	r3, [pc, #496]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800409e:	60bb      	str	r3, [r7, #8]
 80040a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040a2:	2301      	movs	r3, #1
 80040a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a6:	4b79      	ldr	r3, [pc, #484]	@ (800428c <HAL_RCC_OscConfig+0x47c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d118      	bne.n	80040e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040b2:	4b76      	ldr	r3, [pc, #472]	@ (800428c <HAL_RCC_OscConfig+0x47c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a75      	ldr	r2, [pc, #468]	@ (800428c <HAL_RCC_OscConfig+0x47c>)
 80040b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040be:	f7fe f93d 	bl	800233c <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c6:	f7fe f939 	bl	800233c <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e118      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d8:	4b6c      	ldr	r3, [pc, #432]	@ (800428c <HAL_RCC_OscConfig+0x47c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d106      	bne.n	80040fa <HAL_RCC_OscConfig+0x2ea>
 80040ec:	4b66      	ldr	r3, [pc, #408]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 80040ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f0:	4a65      	ldr	r2, [pc, #404]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 80040f2:	f043 0301 	orr.w	r3, r3, #1
 80040f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80040f8:	e01c      	b.n	8004134 <HAL_RCC_OscConfig+0x324>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2b05      	cmp	r3, #5
 8004100:	d10c      	bne.n	800411c <HAL_RCC_OscConfig+0x30c>
 8004102:	4b61      	ldr	r3, [pc, #388]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004106:	4a60      	ldr	r2, [pc, #384]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004108:	f043 0304 	orr.w	r3, r3, #4
 800410c:	6713      	str	r3, [r2, #112]	@ 0x70
 800410e:	4b5e      	ldr	r3, [pc, #376]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004112:	4a5d      	ldr	r2, [pc, #372]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004114:	f043 0301 	orr.w	r3, r3, #1
 8004118:	6713      	str	r3, [r2, #112]	@ 0x70
 800411a:	e00b      	b.n	8004134 <HAL_RCC_OscConfig+0x324>
 800411c:	4b5a      	ldr	r3, [pc, #360]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800411e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004120:	4a59      	ldr	r2, [pc, #356]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004122:	f023 0301 	bic.w	r3, r3, #1
 8004126:	6713      	str	r3, [r2, #112]	@ 0x70
 8004128:	4b57      	ldr	r3, [pc, #348]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800412a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412c:	4a56      	ldr	r2, [pc, #344]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800412e:	f023 0304 	bic.w	r3, r3, #4
 8004132:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d015      	beq.n	8004168 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800413c:	f7fe f8fe 	bl	800233c <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004142:	e00a      	b.n	800415a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004144:	f7fe f8fa 	bl	800233c <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e0d7      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415a:	4b4b      	ldr	r3, [pc, #300]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800415c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0ee      	beq.n	8004144 <HAL_RCC_OscConfig+0x334>
 8004166:	e014      	b.n	8004192 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004168:	f7fe f8e8 	bl	800233c <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800416e:	e00a      	b.n	8004186 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004170:	f7fe f8e4 	bl	800233c <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e0c1      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004186:	4b40      	ldr	r3, [pc, #256]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1ee      	bne.n	8004170 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004192:	7dfb      	ldrb	r3, [r7, #23]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d105      	bne.n	80041a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004198:	4b3b      	ldr	r3, [pc, #236]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800419a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419c:	4a3a      	ldr	r2, [pc, #232]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800419e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 80ad 	beq.w	8004308 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ae:	4b36      	ldr	r3, [pc, #216]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d060      	beq.n	800427c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d145      	bne.n	800424e <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c2:	4b33      	ldr	r3, [pc, #204]	@ (8004290 <HAL_RCC_OscConfig+0x480>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c8:	f7fe f8b8 	bl	800233c <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d0:	f7fe f8b4 	bl	800233c <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e093      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041e2:	4b29      	ldr	r3, [pc, #164]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1f0      	bne.n	80041d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	69da      	ldr	r2, [r3, #28]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	431a      	orrs	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	019b      	lsls	r3, r3, #6
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004204:	085b      	lsrs	r3, r3, #1
 8004206:	3b01      	subs	r3, #1
 8004208:	041b      	lsls	r3, r3, #16
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004210:	061b      	lsls	r3, r3, #24
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004218:	071b      	lsls	r3, r3, #28
 800421a:	491b      	ldr	r1, [pc, #108]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 800421c:	4313      	orrs	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004220:	4b1b      	ldr	r3, [pc, #108]	@ (8004290 <HAL_RCC_OscConfig+0x480>)
 8004222:	2201      	movs	r2, #1
 8004224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004226:	f7fe f889 	bl	800233c <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800422e:	f7fe f885 	bl	800233c <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e064      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004240:	4b11      	ldr	r3, [pc, #68]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x41e>
 800424c:	e05c      	b.n	8004308 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800424e:	4b10      	ldr	r3, [pc, #64]	@ (8004290 <HAL_RCC_OscConfig+0x480>)
 8004250:	2200      	movs	r2, #0
 8004252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7fe f872 	bl	800233c <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800425c:	f7fe f86e 	bl	800233c <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e04d      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800426e:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <HAL_RCC_OscConfig+0x478>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f0      	bne.n	800425c <HAL_RCC_OscConfig+0x44c>
 800427a:	e045      	b.n	8004308 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d107      	bne.n	8004294 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e040      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
 8004288:	40023800 	.word	0x40023800
 800428c:	40007000 	.word	0x40007000
 8004290:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004294:	4b1f      	ldr	r3, [pc, #124]	@ (8004314 <HAL_RCC_OscConfig+0x504>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d030      	beq.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d129      	bne.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d122      	bne.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042c4:	4013      	ands	r3, r2
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d119      	bne.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042da:	085b      	lsrs	r3, r3, #1
 80042dc:	3b01      	subs	r3, #1
 80042de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d10f      	bne.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d107      	bne.n	8004304 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3718      	adds	r7, #24
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40023800 	.word	0x40023800

08004318 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e073      	b.n	8004412 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	7f5b      	ldrb	r3, [r3, #29]
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d105      	bne.n	8004340 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f7fd fc9e 	bl	8001c7c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b10      	cmp	r3, #16
 8004352:	d055      	beq.n	8004400 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	22ca      	movs	r2, #202	@ 0xca
 800435a:	625a      	str	r2, [r3, #36]	@ 0x24
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2253      	movs	r2, #83	@ 0x53
 8004362:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fa49 	bl	80047fc <RTC_EnterInitMode>
 800436a:	4603      	mov	r3, r0
 800436c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800436e:	7bfb      	ldrb	r3, [r7, #15]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d12c      	bne.n	80043ce <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004382:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004386:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6899      	ldr	r1, [r3, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	431a      	orrs	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68d2      	ldr	r2, [r2, #12]
 80043ae:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6919      	ldr	r1, [r3, #16]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	041a      	lsls	r2, r3, #16
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 fa50 	bl	800486a <RTC_ExitInitMode>
 80043ca:	4603      	mov	r3, r0
 80043cc:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80043ce:	7bfb      	ldrb	r3, [r7, #15]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d110      	bne.n	80043f6 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043e2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	699a      	ldr	r2, [r3, #24]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	22ff      	movs	r2, #255	@ 0xff
 80043fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80043fe:	e001      	b.n	8004404 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004400:	2300      	movs	r3, #0
 8004402:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d102      	bne.n	8004410 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004410:	7bfb      	ldrb	r3, [r7, #15]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800441a:	b590      	push	{r4, r7, lr}
 800441c:	b087      	sub	sp, #28
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	60b9      	str	r1, [r7, #8]
 8004424:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	7f1b      	ldrb	r3, [r3, #28]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d101      	bne.n	8004436 <HAL_RTC_SetTime+0x1c>
 8004432:	2302      	movs	r3, #2
 8004434:	e087      	b.n	8004546 <HAL_RTC_SetTime+0x12c>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2201      	movs	r2, #1
 800443a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2202      	movs	r2, #2
 8004440:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d126      	bne.n	8004496 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d102      	bne.n	800445c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2200      	movs	r2, #0
 800445a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f000 fa27 	bl	80048b4 <RTC_ByteToBcd2>
 8004466:	4603      	mov	r3, r0
 8004468:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	785b      	ldrb	r3, [r3, #1]
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fa20 	bl	80048b4 <RTC_ByteToBcd2>
 8004474:	4603      	mov	r3, r0
 8004476:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004478:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	789b      	ldrb	r3, [r3, #2]
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fa18 	bl	80048b4 <RTC_ByteToBcd2>
 8004484:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004486:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	78db      	ldrb	r3, [r3, #3]
 800448e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004490:	4313      	orrs	r3, r2
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	e018      	b.n	80044c8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d102      	bne.n	80044aa <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	2200      	movs	r2, #0
 80044a8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	785b      	ldrb	r3, [r3, #1]
 80044b4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80044b6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80044bc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	78db      	ldrb	r3, [r3, #3]
 80044c2:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	22ca      	movs	r2, #202	@ 0xca
 80044ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2253      	movs	r2, #83	@ 0x53
 80044d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 f98f 	bl	80047fc <RTC_EnterInitMode>
 80044de:	4603      	mov	r3, r0
 80044e0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80044e2:	7cfb      	ldrb	r3, [r7, #19]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d120      	bne.n	800452a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80044f2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80044f6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004506:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6899      	ldr	r1, [r3, #8]
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	431a      	orrs	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	430a      	orrs	r2, r1
 800451e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	f000 f9a2 	bl	800486a <RTC_ExitInitMode>
 8004526:	4603      	mov	r3, r0
 8004528:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800452a:	7cfb      	ldrb	r3, [r7, #19]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d102      	bne.n	8004536 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2201      	movs	r2, #1
 8004534:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	22ff      	movs	r2, #255	@ 0xff
 800453c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	771a      	strb	r2, [r3, #28]

  return status;
 8004544:	7cfb      	ldrb	r3, [r7, #19]
}
 8004546:	4618      	mov	r0, r3
 8004548:	371c      	adds	r7, #28
 800454a:	46bd      	mov	sp, r7
 800454c:	bd90      	pop	{r4, r7, pc}

0800454e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b086      	sub	sp, #24
 8004552:	af00      	add	r7, sp, #0
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004580:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004584:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	0c1b      	lsrs	r3, r3, #16
 800458a:	b2db      	uxtb	r3, r3
 800458c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004590:	b2da      	uxtb	r2, r3
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	0a1b      	lsrs	r3, r3, #8
 800459a:	b2db      	uxtb	r3, r3
 800459c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045ae:	b2da      	uxtb	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	0d9b      	lsrs	r3, r3, #22
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d11a      	bne.n	8004600 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 f98e 	bl	80048f0 <RTC_Bcd2ToByte>
 80045d4:	4603      	mov	r3, r0
 80045d6:	461a      	mov	r2, r3
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	785b      	ldrb	r3, [r3, #1]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 f985 	bl	80048f0 <RTC_Bcd2ToByte>
 80045e6:	4603      	mov	r3, r0
 80045e8:	461a      	mov	r2, r3
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	789b      	ldrb	r3, [r3, #2]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 f97c 	bl	80048f0 <RTC_Bcd2ToByte>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800460a:	b590      	push	{r4, r7, lr}
 800460c:	b087      	sub	sp, #28
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	7f1b      	ldrb	r3, [r3, #28]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d101      	bne.n	8004626 <HAL_RTC_SetDate+0x1c>
 8004622:	2302      	movs	r3, #2
 8004624:	e071      	b.n	800470a <HAL_RTC_SetDate+0x100>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2201      	movs	r2, #1
 800462a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2202      	movs	r2, #2
 8004630:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10e      	bne.n	8004656 <HAL_RTC_SetDate+0x4c>
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	785b      	ldrb	r3, [r3, #1]
 800463c:	f003 0310 	and.w	r3, r3, #16
 8004640:	2b00      	cmp	r3, #0
 8004642:	d008      	beq.n	8004656 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	785b      	ldrb	r3, [r3, #1]
 8004648:	f023 0310 	bic.w	r3, r3, #16
 800464c:	b2db      	uxtb	r3, r3
 800464e:	330a      	adds	r3, #10
 8004650:	b2da      	uxtb	r2, r3
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d11c      	bne.n	8004696 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	78db      	ldrb	r3, [r3, #3]
 8004660:	4618      	mov	r0, r3
 8004662:	f000 f927 	bl	80048b4 <RTC_ByteToBcd2>
 8004666:	4603      	mov	r3, r0
 8004668:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	785b      	ldrb	r3, [r3, #1]
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f920 	bl	80048b4 <RTC_ByteToBcd2>
 8004674:	4603      	mov	r3, r0
 8004676:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004678:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	789b      	ldrb	r3, [r3, #2]
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f918 	bl	80048b4 <RTC_ByteToBcd2>
 8004684:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004686:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	e00e      	b.n	80046b4 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	78db      	ldrb	r3, [r3, #3]
 800469a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	785b      	ldrb	r3, [r3, #1]
 80046a0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80046a2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80046a8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	22ca      	movs	r2, #202	@ 0xca
 80046ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2253      	movs	r2, #83	@ 0x53
 80046c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 f899 	bl	80047fc <RTC_EnterInitMode>
 80046ca:	4603      	mov	r3, r0
 80046cc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80046ce:	7cfb      	ldrb	r3, [r7, #19]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10c      	bne.n	80046ee <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046de:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80046e2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f000 f8c0 	bl	800486a <RTC_ExitInitMode>
 80046ea:	4603      	mov	r3, r0
 80046ec:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80046ee:	7cfb      	ldrb	r3, [r7, #19]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d102      	bne.n	80046fa <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2201      	movs	r2, #1
 80046f8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	22ff      	movs	r2, #255	@ 0xff
 8004700:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	771a      	strb	r2, [r3, #28]

  return status;
 8004708:	7cfb      	ldrb	r3, [r7, #19]
}
 800470a:	4618      	mov	r0, r3
 800470c:	371c      	adds	r7, #28
 800470e:	46bd      	mov	sp, r7
 8004710:	bd90      	pop	{r4, r7, pc}

08004712 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b086      	sub	sp, #24
 8004716:	af00      	add	r7, sp, #0
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800471e:	2300      	movs	r3, #0
 8004720:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800472c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004730:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	0c1b      	lsrs	r3, r3, #16
 8004736:	b2da      	uxtb	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	b2db      	uxtb	r3, r3
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	b2da      	uxtb	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	b2db      	uxtb	r3, r3
 8004750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004754:	b2da      	uxtb	r2, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	0b5b      	lsrs	r3, r3, #13
 800475e:	b2db      	uxtb	r3, r3
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	b2da      	uxtb	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d11a      	bne.n	80047a6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	78db      	ldrb	r3, [r3, #3]
 8004774:	4618      	mov	r0, r3
 8004776:	f000 f8bb 	bl	80048f0 <RTC_Bcd2ToByte>
 800477a:	4603      	mov	r3, r0
 800477c:	461a      	mov	r2, r3
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	785b      	ldrb	r3, [r3, #1]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 f8b2 	bl	80048f0 <RTC_Bcd2ToByte>
 800478c:	4603      	mov	r3, r0
 800478e:	461a      	mov	r2, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	789b      	ldrb	r3, [r3, #2]
 8004798:	4618      	mov	r0, r3
 800479a:	f000 f8a9 	bl	80048f0 <RTC_Bcd2ToByte>
 800479e:	4603      	mov	r3, r0
 80047a0:	461a      	mov	r2, r3
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a0d      	ldr	r2, [pc, #52]	@ (80047f8 <HAL_RTC_WaitForSynchro+0x48>)
 80047c2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047c4:	f7fd fdba 	bl	800233c <HAL_GetTick>
 80047c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80047ca:	e009      	b.n	80047e0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80047cc:	f7fd fdb6 	bl	800233c <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80047da:	d901      	bls.n	80047e0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e007      	b.n	80047f0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0ee      	beq.n	80047cc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	00013f5f 	.word	0x00013f5f

080047fc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004804:	2300      	movs	r3, #0
 8004806:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004816:	2b00      	cmp	r3, #0
 8004818:	d122      	bne.n	8004860 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68da      	ldr	r2, [r3, #12]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004828:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800482a:	f7fd fd87 	bl	800233c <HAL_GetTick>
 800482e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004830:	e00c      	b.n	800484c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004832:	f7fd fd83 	bl	800233c <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004840:	d904      	bls.n	800484c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2204      	movs	r2, #4
 8004846:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004856:	2b00      	cmp	r3, #0
 8004858:	d102      	bne.n	8004860 <RTC_EnterInitMode+0x64>
 800485a:	7bfb      	ldrb	r3, [r7, #15]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d1e8      	bne.n	8004832 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004860:	7bfb      	ldrb	r3, [r7, #15]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004884:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10a      	bne.n	80048aa <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f7ff ff8b 	bl	80047b0 <HAL_RTC_WaitForSynchro>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d004      	beq.n	80048aa <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2204      	movs	r2, #4
 80048a4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	4603      	mov	r3, r0
 80048bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80048c2:	e005      	b.n	80048d0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3301      	adds	r3, #1
 80048c8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	3b0a      	subs	r3, #10
 80048ce:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	2b09      	cmp	r3, #9
 80048d4:	d8f6      	bhi.n	80048c4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	79fb      	ldrb	r3, [r7, #7]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	b2db      	uxtb	r3, r3
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	091b      	lsrs	r3, r3, #4
 8004902:	b2db      	uxtb	r3, r3
 8004904:	461a      	mov	r2, r3
 8004906:	4613      	mov	r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	4413      	add	r3, r2
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	b2da      	uxtb	r2, r3
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	b2db      	uxtb	r3, r3
 800491c:	4413      	add	r3, r2
 800491e:	b2db      	uxtb	r3, r3
}
 8004920:	4618      	mov	r0, r3
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3350      	adds	r3, #80	@ 0x50
 8004942:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	4413      	add	r3, r2
 800494c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	601a      	str	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	371c      	adds	r7, #28
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3350      	adds	r3, #80	@ 0x50
 8004974:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	4413      	add	r3, r2
 800497e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
}
 8004984:	4618      	mov	r0, r3
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e07b      	b.n	8004a9a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d108      	bne.n	80049bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049b2:	d009      	beq.n	80049c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	61da      	str	r2, [r3, #28]
 80049ba:	e005      	b.n	80049c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d106      	bne.n	80049e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7fd f986 	bl	8001cf4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	431a      	orrs	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a4c:	ea42 0103 	orr.w	r1, r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a54:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	0c1b      	lsrs	r3, r3, #16
 8004a66:	f003 0104 	and.w	r1, r3, #4
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	f003 0210 	and.w	r2, r3, #16
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69da      	ldr	r2, [r3, #28]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b082      	sub	sp, #8
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e041      	b.n	8004b38 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d106      	bne.n	8004ace <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f7fd f95b 	bl	8001d84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	3304      	adds	r3, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4610      	mov	r0, r2
 8004ae2:	f000 faab 	bl	800503c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d001      	beq.n	8004b58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e04e      	b.n	8004bf6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0201 	orr.w	r2, r2, #1
 8004b6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a23      	ldr	r2, [pc, #140]	@ (8004c04 <HAL_TIM_Base_Start_IT+0xc4>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d022      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b82:	d01d      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a1f      	ldr	r2, [pc, #124]	@ (8004c08 <HAL_TIM_Base_Start_IT+0xc8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d018      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a1e      	ldr	r2, [pc, #120]	@ (8004c0c <HAL_TIM_Base_Start_IT+0xcc>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d013      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d00e      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d009      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a19      	ldr	r2, [pc, #100]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xd8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d004      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a18      	ldr	r2, [pc, #96]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xdc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d111      	bne.n	8004be4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b06      	cmp	r3, #6
 8004bd0:	d010      	beq.n	8004bf4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0201 	orr.w	r2, r2, #1
 8004be0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be2:	e007      	b.n	8004bf4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0201 	orr.w	r2, r2, #1
 8004bf2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40001800 	.word	0x40001800

08004c20 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f022 0201 	bic.w	r2, r2, #1
 8004c36:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6a1a      	ldr	r2, [r3, #32]
 8004c3e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c42:	4013      	ands	r3, r2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10f      	bne.n	8004c68 <HAL_TIM_Base_Stop_IT+0x48>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6a1a      	ldr	r2, [r3, #32]
 8004c4e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c52:	4013      	ands	r3, r2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d107      	bne.n	8004c68 <HAL_TIM_Base_Stop_IT+0x48>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0201 	bic.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b084      	sub	sp, #16
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d020      	beq.n	8004ce2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d01b      	beq.n	8004ce2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f06f 0202 	mvn.w	r2, #2
 8004cb2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	f003 0303 	and.w	r3, r3, #3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f999 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004cce:	e005      	b.n	8004cdc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f98b 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 f99c 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f003 0304 	and.w	r3, r3, #4
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d020      	beq.n	8004d2e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d01b      	beq.n	8004d2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f06f 0204 	mvn.w	r2, #4
 8004cfe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f973 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004d1a:	e005      	b.n	8004d28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f965 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f976 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d020      	beq.n	8004d7a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d01b      	beq.n	8004d7a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f06f 0208 	mvn.w	r2, #8
 8004d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	f003 0303 	and.w	r3, r3, #3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f94d 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004d66:	e005      	b.n	8004d74 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f93f 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f950 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f003 0310 	and.w	r3, r3, #16
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d020      	beq.n	8004dc6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0310 	and.w	r3, r3, #16
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d01b      	beq.n	8004dc6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f06f 0210 	mvn.w	r2, #16
 8004d96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2208      	movs	r2, #8
 8004d9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69db      	ldr	r3, [r3, #28]
 8004da4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f927 	bl	8005000 <HAL_TIM_IC_CaptureCallback>
 8004db2:	e005      	b.n	8004dc0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f919 	bl	8004fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f92a 	bl	8005014 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00c      	beq.n	8004dea <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d007      	beq.n	8004dea <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f06f 0201 	mvn.w	r2, #1
 8004de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7fc f98f 	bl	8001108 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00c      	beq.n	8004e0e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d007      	beq.n	8004e0e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fadd 	bl	80053c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00c      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d007      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f8fb 	bl	8005028 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00c      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f003 0320 	and.w	r3, r3, #32
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f06f 0220 	mvn.w	r2, #32
 8004e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 faaf 	bl	80053b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e56:	bf00      	nop
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d101      	bne.n	8004e7a <HAL_TIM_ConfigClockSource+0x1c>
 8004e76:	2302      	movs	r3, #2
 8004e78:	e0b4      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x186>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e98:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ea0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eb2:	d03e      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0xd4>
 8004eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eb8:	f200 8087 	bhi.w	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004ebc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec0:	f000 8086 	beq.w	8004fd0 <HAL_TIM_ConfigClockSource+0x172>
 8004ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec8:	d87f      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004eca:	2b70      	cmp	r3, #112	@ 0x70
 8004ecc:	d01a      	beq.n	8004f04 <HAL_TIM_ConfigClockSource+0xa6>
 8004ece:	2b70      	cmp	r3, #112	@ 0x70
 8004ed0:	d87b      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004ed2:	2b60      	cmp	r3, #96	@ 0x60
 8004ed4:	d050      	beq.n	8004f78 <HAL_TIM_ConfigClockSource+0x11a>
 8004ed6:	2b60      	cmp	r3, #96	@ 0x60
 8004ed8:	d877      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004eda:	2b50      	cmp	r3, #80	@ 0x50
 8004edc:	d03c      	beq.n	8004f58 <HAL_TIM_ConfigClockSource+0xfa>
 8004ede:	2b50      	cmp	r3, #80	@ 0x50
 8004ee0:	d873      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004ee2:	2b40      	cmp	r3, #64	@ 0x40
 8004ee4:	d058      	beq.n	8004f98 <HAL_TIM_ConfigClockSource+0x13a>
 8004ee6:	2b40      	cmp	r3, #64	@ 0x40
 8004ee8:	d86f      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004eea:	2b30      	cmp	r3, #48	@ 0x30
 8004eec:	d064      	beq.n	8004fb8 <HAL_TIM_ConfigClockSource+0x15a>
 8004eee:	2b30      	cmp	r3, #48	@ 0x30
 8004ef0:	d86b      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d060      	beq.n	8004fb8 <HAL_TIM_ConfigClockSource+0x15a>
 8004ef6:	2b20      	cmp	r3, #32
 8004ef8:	d867      	bhi.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d05c      	beq.n	8004fb8 <HAL_TIM_ConfigClockSource+0x15a>
 8004efe:	2b10      	cmp	r3, #16
 8004f00:	d05a      	beq.n	8004fb8 <HAL_TIM_ConfigClockSource+0x15a>
 8004f02:	e062      	b.n	8004fca <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f14:	f000 f9b2 	bl	800527c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f26:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	609a      	str	r2, [r3, #8]
      break;
 8004f30:	e04f      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f42:	f000 f99b 	bl	800527c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f54:	609a      	str	r2, [r3, #8]
      break;
 8004f56:	e03c      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f64:	461a      	mov	r2, r3
 8004f66:	f000 f90f 	bl	8005188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2150      	movs	r1, #80	@ 0x50
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 f968 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004f76:	e02c      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f84:	461a      	mov	r2, r3
 8004f86:	f000 f92e 	bl	80051e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2160      	movs	r1, #96	@ 0x60
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 f958 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004f96:	e01c      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	f000 f8ef 	bl	8005188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2140      	movs	r1, #64	@ 0x40
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 f948 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004fb6:	e00c      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f000 f93f 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004fc8:	e003      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8004fce:	e000      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fd0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a43      	ldr	r2, [pc, #268]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d013      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505a:	d00f      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a40      	ldr	r2, [pc, #256]	@ (8005160 <TIM_Base_SetConfig+0x124>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d00b      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a3f      	ldr	r2, [pc, #252]	@ (8005164 <TIM_Base_SetConfig+0x128>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d007      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3e      	ldr	r2, [pc, #248]	@ (8005168 <TIM_Base_SetConfig+0x12c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d003      	beq.n	800507c <TIM_Base_SetConfig+0x40>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a3d      	ldr	r2, [pc, #244]	@ (800516c <TIM_Base_SetConfig+0x130>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d108      	bne.n	800508e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a32      	ldr	r2, [pc, #200]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d02b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d027      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2f      	ldr	r2, [pc, #188]	@ (8005160 <TIM_Base_SetConfig+0x124>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d023      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a2e      	ldr	r2, [pc, #184]	@ (8005164 <TIM_Base_SetConfig+0x128>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005168 <TIM_Base_SetConfig+0x12c>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d01b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a2c      	ldr	r2, [pc, #176]	@ (800516c <TIM_Base_SetConfig+0x130>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d017      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005170 <TIM_Base_SetConfig+0x134>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d013      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a2a      	ldr	r2, [pc, #168]	@ (8005174 <TIM_Base_SetConfig+0x138>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00f      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a29      	ldr	r2, [pc, #164]	@ (8005178 <TIM_Base_SetConfig+0x13c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d00b      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a28      	ldr	r2, [pc, #160]	@ (800517c <TIM_Base_SetConfig+0x140>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d007      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a27      	ldr	r2, [pc, #156]	@ (8005180 <TIM_Base_SetConfig+0x144>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d003      	beq.n	80050ee <TIM_Base_SetConfig+0xb2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a26      	ldr	r2, [pc, #152]	@ (8005184 <TIM_Base_SetConfig+0x148>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d108      	bne.n	8005100 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	689a      	ldr	r2, [r3, #8]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a0e      	ldr	r2, [pc, #56]	@ (800515c <TIM_Base_SetConfig+0x120>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_Base_SetConfig+0xf2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a10      	ldr	r2, [pc, #64]	@ (800516c <TIM_Base_SetConfig+0x130>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d103      	bne.n	8005136 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f043 0204 	orr.w	r2, r3, #4
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	601a      	str	r2, [r3, #0]
}
 800514e:	bf00      	nop
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40010000 	.word	0x40010000
 8005160:	40000400 	.word	0x40000400
 8005164:	40000800 	.word	0x40000800
 8005168:	40000c00 	.word	0x40000c00
 800516c:	40010400 	.word	0x40010400
 8005170:	40014000 	.word	0x40014000
 8005174:	40014400 	.word	0x40014400
 8005178:	40014800 	.word	0x40014800
 800517c:	40001800 	.word	0x40001800
 8005180:	40001c00 	.word	0x40001c00
 8005184:	40002000 	.word	0x40002000

08005188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	f023 0201 	bic.w	r2, r3, #1
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	011b      	lsls	r3, r3, #4
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f023 030a 	bic.w	r3, r3, #10
 80051c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b087      	sub	sp, #28
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a1b      	ldr	r3, [r3, #32]
 80051fc:	f023 0210 	bic.w	r2, r3, #16
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005210:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	031b      	lsls	r3, r3, #12
 8005216:	693a      	ldr	r2, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005222:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005246:	b480      	push	{r7}
 8005248:	b085      	sub	sp, #20
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	f043 0307 	orr.w	r3, r3, #7
 8005268:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	609a      	str	r2, [r3, #8]
}
 8005270:	bf00      	nop
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005296:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	021a      	lsls	r2, r3, #8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	431a      	orrs	r2, r3
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	609a      	str	r2, [r3, #8]
}
 80052b0:	bf00      	nop
 80052b2:	371c      	adds	r7, #28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052bc:	b480      	push	{r7}
 80052be:	b085      	sub	sp, #20
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e05a      	b.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2202      	movs	r2, #2
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a21      	ldr	r2, [pc, #132]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d022      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005320:	d01d      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a1d      	ldr	r2, [pc, #116]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d018      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a1a      	ldr	r2, [pc, #104]	@ (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00e      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a18      	ldr	r2, [pc, #96]	@ (80053a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d009      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a17      	ldr	r2, [pc, #92]	@ (80053ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d004      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a15      	ldr	r2, [pc, #84]	@ (80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d10c      	bne.n	8005378 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4313      	orrs	r3, r2
 800536e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40010000 	.word	0x40010000
 800539c:	40000400 	.word	0x40000400
 80053a0:	40000800 	.word	0x40000800
 80053a4:	40000c00 	.word	0x40000c00
 80053a8:	40010400 	.word	0x40010400
 80053ac:	40014000 	.word	0x40014000
 80053b0:	40001800 	.word	0x40001800

080053b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e042      	b.n	8005474 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d106      	bne.n	8005408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f7fc fd40 	bl	8001e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2224      	movs	r2, #36	@ 0x24
 800540c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800541e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 fd7f 	bl	8005f24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695a      	ldr	r2, [r3, #20]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68da      	ldr	r2, [r3, #12]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2220      	movs	r2, #32
 8005460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b08a      	sub	sp, #40	@ 0x28
 8005480:	af02      	add	r7, sp, #8
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	603b      	str	r3, [r7, #0]
 8005488:	4613      	mov	r3, r2
 800548a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b20      	cmp	r3, #32
 800549a:	d175      	bne.n	8005588 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d002      	beq.n	80054a8 <HAL_UART_Transmit+0x2c>
 80054a2:	88fb      	ldrh	r3, [r7, #6]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d101      	bne.n	80054ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e06e      	b.n	800558a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2221      	movs	r2, #33	@ 0x21
 80054b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054ba:	f7fc ff3f 	bl	800233c <HAL_GetTick>
 80054be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	88fa      	ldrh	r2, [r7, #6]
 80054c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	88fa      	ldrh	r2, [r7, #6]
 80054ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d4:	d108      	bne.n	80054e8 <HAL_UART_Transmit+0x6c>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d104      	bne.n	80054e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	61bb      	str	r3, [r7, #24]
 80054e6:	e003      	b.n	80054f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054f0:	e02e      	b.n	8005550 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	2200      	movs	r2, #0
 80054fa:	2180      	movs	r1, #128	@ 0x80
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f000 fb1d 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d005      	beq.n	8005514 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2220      	movs	r2, #32
 800550c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e03a      	b.n	800558a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10b      	bne.n	8005532 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	881b      	ldrh	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005528:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	3302      	adds	r3, #2
 800552e:	61bb      	str	r3, [r7, #24]
 8005530:	e007      	b.n	8005542 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	781a      	ldrb	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	3301      	adds	r3, #1
 8005540:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005546:	b29b      	uxth	r3, r3
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005554:	b29b      	uxth	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1cb      	bne.n	80054f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2200      	movs	r2, #0
 8005562:	2140      	movs	r1, #64	@ 0x40
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f000 fae9 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e006      	b.n	800558a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2220      	movs	r2, #32
 8005580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005584:	2300      	movs	r3, #0
 8005586:	e000      	b.n	800558a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005588:	2302      	movs	r3, #2
  }
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b0ba      	sub	sp, #232	@ 0xe8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80055c0:	2300      	movs	r3, #0
 80055c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ca:	f003 030f 	and.w	r3, r3, #15
 80055ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80055d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10f      	bne.n	80055fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d009      	beq.n	80055fa <HAL_UART_IRQHandler+0x66>
 80055e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 fbd7 	bl	8005da6 <UART_Receive_IT>
      return;
 80055f8:	e273      	b.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80de 	beq.w	80057c0 <HAL_UART_IRQHandler+0x22c>
 8005604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005608:	f003 0301 	and.w	r3, r3, #1
 800560c:	2b00      	cmp	r3, #0
 800560e:	d106      	bne.n	800561e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80d1 	beq.w	80057c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800561e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00b      	beq.n	8005642 <HAL_UART_IRQHandler+0xae>
 800562a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800562e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005632:	2b00      	cmp	r3, #0
 8005634:	d005      	beq.n	8005642 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800563a:	f043 0201 	orr.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00b      	beq.n	8005666 <HAL_UART_IRQHandler+0xd2>
 800564e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d005      	beq.n	8005666 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565e:	f043 0202 	orr.w	r2, r3, #2
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00b      	beq.n	800568a <HAL_UART_IRQHandler+0xf6>
 8005672:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d005      	beq.n	800568a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005682:	f043 0204 	orr.w	r2, r3, #4
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800568a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	2b00      	cmp	r3, #0
 8005694:	d011      	beq.n	80056ba <HAL_UART_IRQHandler+0x126>
 8005696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d105      	bne.n	80056ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d005      	beq.n	80056ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b2:	f043 0208 	orr.w	r2, r3, #8
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f000 820a 	beq.w	8005ad8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c8:	f003 0320 	and.w	r3, r3, #32
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d008      	beq.n	80056e2 <HAL_UART_IRQHandler+0x14e>
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fb62 	bl	8005da6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695b      	ldr	r3, [r3, #20]
 80056e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ec:	2b40      	cmp	r3, #64	@ 0x40
 80056ee:	bf0c      	ite	eq
 80056f0:	2301      	moveq	r3, #1
 80056f2:	2300      	movne	r3, #0
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056fe:	f003 0308 	and.w	r3, r3, #8
 8005702:	2b00      	cmp	r3, #0
 8005704:	d103      	bne.n	800570e <HAL_UART_IRQHandler+0x17a>
 8005706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d04f      	beq.n	80057ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 fa6d 	bl	8005bee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571e:	2b40      	cmp	r3, #64	@ 0x40
 8005720:	d141      	bne.n	80057a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	3314      	adds	r3, #20
 8005728:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005738:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800573c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005740:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3314      	adds	r3, #20
 800574a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800574e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005752:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800575a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800575e:	e841 2300 	strex	r3, r2, [r1]
 8005762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005766:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1d9      	bne.n	8005722 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005772:	2b00      	cmp	r3, #0
 8005774:	d013      	beq.n	800579e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577a:	4a8a      	ldr	r2, [pc, #552]	@ (80059a4 <HAL_UART_IRQHandler+0x410>)
 800577c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005782:	4618      	mov	r0, r3
 8005784:	f7fd fa9c 	bl	8002cc0 <HAL_DMA_Abort_IT>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d016      	beq.n	80057bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005798:	4610      	mov	r0, r2
 800579a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800579c:	e00e      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f9b6 	bl	8005b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057a4:	e00a      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f9b2 	bl	8005b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ac:	e006      	b.n	80057bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f9ae 	bl	8005b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80057ba:	e18d      	b.n	8005ad8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	bf00      	nop
    return;
 80057be:	e18b      	b.n	8005ad8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	f040 8167 	bne.w	8005a98 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ce:	f003 0310 	and.w	r3, r3, #16
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 8160 	beq.w	8005a98 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057dc:	f003 0310 	and.w	r3, r3, #16
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8159 	beq.w	8005a98 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057e6:	2300      	movs	r3, #0
 80057e8:	60bb      	str	r3, [r7, #8]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60bb      	str	r3, [r7, #8]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	60bb      	str	r3, [r7, #8]
 80057fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005806:	2b40      	cmp	r3, #64	@ 0x40
 8005808:	f040 80ce 	bne.w	80059a8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005818:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 80a9 	beq.w	8005974 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005826:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800582a:	429a      	cmp	r2, r3
 800582c:	f080 80a2 	bcs.w	8005974 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005836:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005842:	f000 8088 	beq.w	8005956 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	330c      	adds	r3, #12
 800584c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005850:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005854:	e853 3f00 	ldrex	r3, [r3]
 8005858:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800585c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005860:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	330c      	adds	r3, #12
 800586e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005872:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005876:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800587e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800588a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1d9      	bne.n	8005846 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3314      	adds	r3, #20
 8005898:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589c:	e853 3f00 	ldrex	r3, [r3]
 80058a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058a4:	f023 0301 	bic.w	r3, r3, #1
 80058a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3314      	adds	r3, #20
 80058b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e1      	bne.n	8005892 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	3314      	adds	r3, #20
 80058d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058d8:	e853 3f00 	ldrex	r3, [r3]
 80058dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3314      	adds	r3, #20
 80058ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005900:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1e3      	bne.n	80058ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800591e:	e853 3f00 	ldrex	r3, [r3]
 8005922:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005926:	f023 0310 	bic.w	r3, r3, #16
 800592a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	330c      	adds	r3, #12
 8005934:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005938:	65ba      	str	r2, [r7, #88]	@ 0x58
 800593a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800593e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e3      	bne.n	8005914 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005950:	4618      	mov	r0, r3
 8005952:	f7fd f945 	bl	8002be0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2202      	movs	r2, #2
 800595a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005964:	b29b      	uxth	r3, r3
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	b29b      	uxth	r3, r3
 800596a:	4619      	mov	r1, r3
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f8d9 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005972:	e0b3      	b.n	8005adc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005978:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800597c:	429a      	cmp	r2, r3
 800597e:	f040 80ad 	bne.w	8005adc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800598c:	f040 80a6 	bne.w	8005adc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 f8c1 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
      return;
 80059a2:	e09b      	b.n	8005adc <HAL_UART_IRQHandler+0x548>
 80059a4:	08005cb5 	.word	0x08005cb5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059bc:	b29b      	uxth	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 808e 	beq.w	8005ae0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80059c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 8089 	beq.w	8005ae0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	330c      	adds	r3, #12
 80059d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d8:	e853 3f00 	ldrex	r3, [r3]
 80059dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80059f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80059f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059fa:	e841 2300 	strex	r3, r2, [r1]
 80059fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1e3      	bne.n	80059ce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	3314      	adds	r3, #20
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	e853 3f00 	ldrex	r3, [r3]
 8005a14:	623b      	str	r3, [r7, #32]
   return(result);
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	f023 0301 	bic.w	r3, r3, #1
 8005a1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3314      	adds	r3, #20
 8005a26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a32:	e841 2300 	strex	r3, r2, [r1]
 8005a36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1e3      	bne.n	8005a06 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	330c      	adds	r3, #12
 8005a52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	e853 3f00 	ldrex	r3, [r3]
 8005a5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0310 	bic.w	r3, r3, #16
 8005a62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a70:	61fa      	str	r2, [r7, #28]
 8005a72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a74:	69b9      	ldr	r1, [r7, #24]
 8005a76:	69fa      	ldr	r2, [r7, #28]
 8005a78:	e841 2300 	strex	r3, r2, [r1]
 8005a7c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1e3      	bne.n	8005a4c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 f847 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a96:	e023      	b.n	8005ae0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d009      	beq.n	8005ab8 <HAL_UART_IRQHandler+0x524>
 8005aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f910 	bl	8005cd6 <UART_Transmit_IT>
    return;
 8005ab6:	e014      	b.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00e      	beq.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
 8005ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d008      	beq.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f950 	bl	8005d76 <UART_EndTransmit_IT>
    return;
 8005ad6:	e004      	b.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
    return;
 8005ad8:	bf00      	nop
 8005ada:	e002      	b.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005adc:	bf00      	nop
 8005ade:	e000      	b.n	8005ae2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005ae0:	bf00      	nop
  }
}
 8005ae2:	37e8      	adds	r7, #232	@ 0xe8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b04:	bf00      	nop
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b4c:	e03b      	b.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b54:	d037      	beq.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b56:	f7fc fbf1 	bl	800233c <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	6a3a      	ldr	r2, [r7, #32]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d302      	bcc.n	8005b6c <UART_WaitOnFlagUntilTimeout+0x30>
 8005b66:	6a3b      	ldr	r3, [r7, #32]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e03a      	b.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d023      	beq.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b80      	cmp	r3, #128	@ 0x80
 8005b82:	d020      	beq.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b40      	cmp	r3, #64	@ 0x40
 8005b88:	d01d      	beq.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0308 	and.w	r3, r3, #8
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d116      	bne.n	8005bc6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f81d 	bl	8005bee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2208      	movs	r2, #8
 8005bb8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e00f      	b.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	bf0c      	ite	eq
 8005bd6:	2301      	moveq	r3, #1
 8005bd8:	2300      	movne	r3, #0
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	461a      	mov	r2, r3
 8005bde:	79fb      	ldrb	r3, [r7, #7]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d0b4      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3718      	adds	r7, #24
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b095      	sub	sp, #84	@ 0x54
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c00:	e853 3f00 	ldrex	r3, [r3]
 8005c04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c16:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c1e:	e841 2300 	strex	r3, r2, [r1]
 8005c22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1e5      	bne.n	8005bf6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3314      	adds	r3, #20
 8005c30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c32:	6a3b      	ldr	r3, [r7, #32]
 8005c34:	e853 3f00 	ldrex	r3, [r3]
 8005c38:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	f023 0301 	bic.w	r3, r3, #1
 8005c40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3314      	adds	r3, #20
 8005c48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c52:	e841 2300 	strex	r3, r2, [r1]
 8005c56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1e5      	bne.n	8005c2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d119      	bne.n	8005c9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	330c      	adds	r3, #12
 8005c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f023 0310 	bic.w	r3, r3, #16
 8005c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	330c      	adds	r3, #12
 8005c84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c86:	61ba      	str	r2, [r7, #24]
 8005c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	6979      	ldr	r1, [r7, #20]
 8005c8c:	69ba      	ldr	r2, [r7, #24]
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	613b      	str	r3, [r7, #16]
   return(result);
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1e5      	bne.n	8005c66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ca8:	bf00      	nop
 8005caa:	3754      	adds	r7, #84	@ 0x54
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f7ff ff21 	bl	8005b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cce:	bf00      	nop
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b21      	cmp	r3, #33	@ 0x21
 8005ce8:	d13e      	bne.n	8005d68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cf2:	d114      	bne.n	8005d1e <UART_Transmit_IT+0x48>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d110      	bne.n	8005d1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	461a      	mov	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	1c9a      	adds	r2, r3, #2
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	621a      	str	r2, [r3, #32]
 8005d1c:	e008      	b.n	8005d30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	1c59      	adds	r1, r3, #1
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6211      	str	r1, [r2, #32]
 8005d28:	781a      	ldrb	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10f      	bne.n	8005d64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68da      	ldr	r2, [r3, #12]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d64:	2300      	movs	r3, #0
 8005d66:	e000      	b.n	8005d6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d68:	2302      	movs	r3, #2
  }
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d76:	b580      	push	{r7, lr}
 8005d78:	b082      	sub	sp, #8
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2220      	movs	r2, #32
 8005d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7ff fea6 	bl	8005ae8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b08c      	sub	sp, #48	@ 0x30
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005db2:	2300      	movs	r3, #0
 8005db4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b22      	cmp	r3, #34	@ 0x22
 8005dc0:	f040 80aa 	bne.w	8005f18 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dcc:	d115      	bne.n	8005dfa <UART_Receive_IT+0x54>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d111      	bne.n	8005dfa <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dda:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df2:	1c9a      	adds	r2, r3, #2
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005df8:	e024      	b.n	8005e44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e08:	d007      	beq.n	8005e1a <UART_Receive_IT+0x74>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10a      	bne.n	8005e28 <UART_Receive_IT+0x82>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d106      	bne.n	8005e28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	e008      	b.n	8005e3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	4619      	mov	r1, r3
 8005e52:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d15d      	bne.n	8005f14 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68da      	ldr	r2, [r3, #12]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0220 	bic.w	r2, r2, #32
 8005e66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68da      	ldr	r2, [r3, #12]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695a      	ldr	r2, [r3, #20]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0201 	bic.w	r2, r2, #1
 8005e86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d135      	bne.n	8005f0a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	330c      	adds	r3, #12
 8005eaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	e853 3f00 	ldrex	r3, [r3]
 8005eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f023 0310 	bic.w	r3, r3, #16
 8005eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	330c      	adds	r3, #12
 8005ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec4:	623a      	str	r2, [r7, #32]
 8005ec6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec8:	69f9      	ldr	r1, [r7, #28]
 8005eca:	6a3a      	ldr	r2, [r7, #32]
 8005ecc:	e841 2300 	strex	r3, r2, [r1]
 8005ed0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1e5      	bne.n	8005ea4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0310 	and.w	r3, r3, #16
 8005ee2:	2b10      	cmp	r3, #16
 8005ee4:	d10a      	bne.n	8005efc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f00:	4619      	mov	r1, r3
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff fe0e 	bl	8005b24 <HAL_UARTEx_RxEventCallback>
 8005f08:	e002      	b.n	8005f10 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7ff fdf6 	bl	8005afc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f10:	2300      	movs	r3, #0
 8005f12:	e002      	b.n	8005f1a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	e000      	b.n	8005f1a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f18:	2302      	movs	r3, #2
  }
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3730      	adds	r7, #48	@ 0x30
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
	...

08005f24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f28:	b0c0      	sub	sp, #256	@ 0x100
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f40:	68d9      	ldr	r1, [r3, #12]
 8005f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	ea40 0301 	orr.w	r3, r0, r1
 8005f4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f52:	689a      	ldr	r2, [r3, #8]
 8005f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f60:	695b      	ldr	r3, [r3, #20]
 8005f62:	431a      	orrs	r2, r3
 8005f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f68:	69db      	ldr	r3, [r3, #28]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f7c:	f021 010c 	bic.w	r1, r1, #12
 8005f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f8a:	430b      	orrs	r3, r1
 8005f8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	6999      	ldr	r1, [r3, #24]
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	ea40 0301 	orr.w	r3, r0, r1
 8005faa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	4b8f      	ldr	r3, [pc, #572]	@ (80061f0 <UART_SetConfig+0x2cc>)
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d005      	beq.n	8005fc4 <UART_SetConfig+0xa0>
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	4b8d      	ldr	r3, [pc, #564]	@ (80061f4 <UART_SetConfig+0x2d0>)
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d104      	bne.n	8005fce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fc4:	f7fd fd42 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 8005fc8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005fcc:	e003      	b.n	8005fd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fce:	f7fd fd29 	bl	8003a24 <HAL_RCC_GetPCLK1Freq>
 8005fd2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fe0:	f040 810c 	bne.w	80061fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005fe4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005fee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ff2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ff6:	4622      	mov	r2, r4
 8005ff8:	462b      	mov	r3, r5
 8005ffa:	1891      	adds	r1, r2, r2
 8005ffc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ffe:	415b      	adcs	r3, r3
 8006000:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006002:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006006:	4621      	mov	r1, r4
 8006008:	eb12 0801 	adds.w	r8, r2, r1
 800600c:	4629      	mov	r1, r5
 800600e:	eb43 0901 	adc.w	r9, r3, r1
 8006012:	f04f 0200 	mov.w	r2, #0
 8006016:	f04f 0300 	mov.w	r3, #0
 800601a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800601e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006022:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006026:	4690      	mov	r8, r2
 8006028:	4699      	mov	r9, r3
 800602a:	4623      	mov	r3, r4
 800602c:	eb18 0303 	adds.w	r3, r8, r3
 8006030:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006034:	462b      	mov	r3, r5
 8006036:	eb49 0303 	adc.w	r3, r9, r3
 800603a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800603e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800604a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800604e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006052:	460b      	mov	r3, r1
 8006054:	18db      	adds	r3, r3, r3
 8006056:	653b      	str	r3, [r7, #80]	@ 0x50
 8006058:	4613      	mov	r3, r2
 800605a:	eb42 0303 	adc.w	r3, r2, r3
 800605e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006060:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006064:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006068:	f7fa f92a 	bl	80002c0 <__aeabi_uldivmod>
 800606c:	4602      	mov	r2, r0
 800606e:	460b      	mov	r3, r1
 8006070:	4b61      	ldr	r3, [pc, #388]	@ (80061f8 <UART_SetConfig+0x2d4>)
 8006072:	fba3 2302 	umull	r2, r3, r3, r2
 8006076:	095b      	lsrs	r3, r3, #5
 8006078:	011c      	lsls	r4, r3, #4
 800607a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800607e:	2200      	movs	r2, #0
 8006080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006084:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006088:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800608c:	4642      	mov	r2, r8
 800608e:	464b      	mov	r3, r9
 8006090:	1891      	adds	r1, r2, r2
 8006092:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006094:	415b      	adcs	r3, r3
 8006096:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006098:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800609c:	4641      	mov	r1, r8
 800609e:	eb12 0a01 	adds.w	sl, r2, r1
 80060a2:	4649      	mov	r1, r9
 80060a4:	eb43 0b01 	adc.w	fp, r3, r1
 80060a8:	f04f 0200 	mov.w	r2, #0
 80060ac:	f04f 0300 	mov.w	r3, #0
 80060b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060bc:	4692      	mov	sl, r2
 80060be:	469b      	mov	fp, r3
 80060c0:	4643      	mov	r3, r8
 80060c2:	eb1a 0303 	adds.w	r3, sl, r3
 80060c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060ca:	464b      	mov	r3, r9
 80060cc:	eb4b 0303 	adc.w	r3, fp, r3
 80060d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80060d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80060e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80060e8:	460b      	mov	r3, r1
 80060ea:	18db      	adds	r3, r3, r3
 80060ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80060ee:	4613      	mov	r3, r2
 80060f0:	eb42 0303 	adc.w	r3, r2, r3
 80060f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80060fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80060fe:	f7fa f8df 	bl	80002c0 <__aeabi_uldivmod>
 8006102:	4602      	mov	r2, r0
 8006104:	460b      	mov	r3, r1
 8006106:	4611      	mov	r1, r2
 8006108:	4b3b      	ldr	r3, [pc, #236]	@ (80061f8 <UART_SetConfig+0x2d4>)
 800610a:	fba3 2301 	umull	r2, r3, r3, r1
 800610e:	095b      	lsrs	r3, r3, #5
 8006110:	2264      	movs	r2, #100	@ 0x64
 8006112:	fb02 f303 	mul.w	r3, r2, r3
 8006116:	1acb      	subs	r3, r1, r3
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800611e:	4b36      	ldr	r3, [pc, #216]	@ (80061f8 <UART_SetConfig+0x2d4>)
 8006120:	fba3 2302 	umull	r2, r3, r3, r2
 8006124:	095b      	lsrs	r3, r3, #5
 8006126:	005b      	lsls	r3, r3, #1
 8006128:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800612c:	441c      	add	r4, r3
 800612e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006132:	2200      	movs	r2, #0
 8006134:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006138:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800613c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006140:	4642      	mov	r2, r8
 8006142:	464b      	mov	r3, r9
 8006144:	1891      	adds	r1, r2, r2
 8006146:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006148:	415b      	adcs	r3, r3
 800614a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800614c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006150:	4641      	mov	r1, r8
 8006152:	1851      	adds	r1, r2, r1
 8006154:	6339      	str	r1, [r7, #48]	@ 0x30
 8006156:	4649      	mov	r1, r9
 8006158:	414b      	adcs	r3, r1
 800615a:	637b      	str	r3, [r7, #52]	@ 0x34
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006168:	4659      	mov	r1, fp
 800616a:	00cb      	lsls	r3, r1, #3
 800616c:	4651      	mov	r1, sl
 800616e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006172:	4651      	mov	r1, sl
 8006174:	00ca      	lsls	r2, r1, #3
 8006176:	4610      	mov	r0, r2
 8006178:	4619      	mov	r1, r3
 800617a:	4603      	mov	r3, r0
 800617c:	4642      	mov	r2, r8
 800617e:	189b      	adds	r3, r3, r2
 8006180:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006184:	464b      	mov	r3, r9
 8006186:	460a      	mov	r2, r1
 8006188:	eb42 0303 	adc.w	r3, r2, r3
 800618c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800619c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061a4:	460b      	mov	r3, r1
 80061a6:	18db      	adds	r3, r3, r3
 80061a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061aa:	4613      	mov	r3, r2
 80061ac:	eb42 0303 	adc.w	r3, r2, r3
 80061b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80061b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80061ba:	f7fa f881 	bl	80002c0 <__aeabi_uldivmod>
 80061be:	4602      	mov	r2, r0
 80061c0:	460b      	mov	r3, r1
 80061c2:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <UART_SetConfig+0x2d4>)
 80061c4:	fba3 1302 	umull	r1, r3, r3, r2
 80061c8:	095b      	lsrs	r3, r3, #5
 80061ca:	2164      	movs	r1, #100	@ 0x64
 80061cc:	fb01 f303 	mul.w	r3, r1, r3
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	00db      	lsls	r3, r3, #3
 80061d4:	3332      	adds	r3, #50	@ 0x32
 80061d6:	4a08      	ldr	r2, [pc, #32]	@ (80061f8 <UART_SetConfig+0x2d4>)
 80061d8:	fba2 2303 	umull	r2, r3, r2, r3
 80061dc:	095b      	lsrs	r3, r3, #5
 80061de:	f003 0207 	and.w	r2, r3, #7
 80061e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4422      	add	r2, r4
 80061ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061ec:	e106      	b.n	80063fc <UART_SetConfig+0x4d8>
 80061ee:	bf00      	nop
 80061f0:	40011000 	.word	0x40011000
 80061f4:	40011400 	.word	0x40011400
 80061f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006200:	2200      	movs	r2, #0
 8006202:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006206:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800620a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800620e:	4642      	mov	r2, r8
 8006210:	464b      	mov	r3, r9
 8006212:	1891      	adds	r1, r2, r2
 8006214:	6239      	str	r1, [r7, #32]
 8006216:	415b      	adcs	r3, r3
 8006218:	627b      	str	r3, [r7, #36]	@ 0x24
 800621a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800621e:	4641      	mov	r1, r8
 8006220:	1854      	adds	r4, r2, r1
 8006222:	4649      	mov	r1, r9
 8006224:	eb43 0501 	adc.w	r5, r3, r1
 8006228:	f04f 0200 	mov.w	r2, #0
 800622c:	f04f 0300 	mov.w	r3, #0
 8006230:	00eb      	lsls	r3, r5, #3
 8006232:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006236:	00e2      	lsls	r2, r4, #3
 8006238:	4614      	mov	r4, r2
 800623a:	461d      	mov	r5, r3
 800623c:	4643      	mov	r3, r8
 800623e:	18e3      	adds	r3, r4, r3
 8006240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006244:	464b      	mov	r3, r9
 8006246:	eb45 0303 	adc.w	r3, r5, r3
 800624a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800624e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800625a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800625e:	f04f 0200 	mov.w	r2, #0
 8006262:	f04f 0300 	mov.w	r3, #0
 8006266:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800626a:	4629      	mov	r1, r5
 800626c:	008b      	lsls	r3, r1, #2
 800626e:	4621      	mov	r1, r4
 8006270:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006274:	4621      	mov	r1, r4
 8006276:	008a      	lsls	r2, r1, #2
 8006278:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800627c:	f7fa f820 	bl	80002c0 <__aeabi_uldivmod>
 8006280:	4602      	mov	r2, r0
 8006282:	460b      	mov	r3, r1
 8006284:	4b60      	ldr	r3, [pc, #384]	@ (8006408 <UART_SetConfig+0x4e4>)
 8006286:	fba3 2302 	umull	r2, r3, r3, r2
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	011c      	lsls	r4, r3, #4
 800628e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006292:	2200      	movs	r2, #0
 8006294:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006298:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800629c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062a0:	4642      	mov	r2, r8
 80062a2:	464b      	mov	r3, r9
 80062a4:	1891      	adds	r1, r2, r2
 80062a6:	61b9      	str	r1, [r7, #24]
 80062a8:	415b      	adcs	r3, r3
 80062aa:	61fb      	str	r3, [r7, #28]
 80062ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062b0:	4641      	mov	r1, r8
 80062b2:	1851      	adds	r1, r2, r1
 80062b4:	6139      	str	r1, [r7, #16]
 80062b6:	4649      	mov	r1, r9
 80062b8:	414b      	adcs	r3, r1
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	f04f 0200 	mov.w	r2, #0
 80062c0:	f04f 0300 	mov.w	r3, #0
 80062c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062c8:	4659      	mov	r1, fp
 80062ca:	00cb      	lsls	r3, r1, #3
 80062cc:	4651      	mov	r1, sl
 80062ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062d2:	4651      	mov	r1, sl
 80062d4:	00ca      	lsls	r2, r1, #3
 80062d6:	4610      	mov	r0, r2
 80062d8:	4619      	mov	r1, r3
 80062da:	4603      	mov	r3, r0
 80062dc:	4642      	mov	r2, r8
 80062de:	189b      	adds	r3, r3, r2
 80062e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80062e4:	464b      	mov	r3, r9
 80062e6:	460a      	mov	r2, r1
 80062e8:	eb42 0303 	adc.w	r3, r2, r3
 80062ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80062f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80062fc:	f04f 0200 	mov.w	r2, #0
 8006300:	f04f 0300 	mov.w	r3, #0
 8006304:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006308:	4649      	mov	r1, r9
 800630a:	008b      	lsls	r3, r1, #2
 800630c:	4641      	mov	r1, r8
 800630e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006312:	4641      	mov	r1, r8
 8006314:	008a      	lsls	r2, r1, #2
 8006316:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800631a:	f7f9 ffd1 	bl	80002c0 <__aeabi_uldivmod>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	4611      	mov	r1, r2
 8006324:	4b38      	ldr	r3, [pc, #224]	@ (8006408 <UART_SetConfig+0x4e4>)
 8006326:	fba3 2301 	umull	r2, r3, r3, r1
 800632a:	095b      	lsrs	r3, r3, #5
 800632c:	2264      	movs	r2, #100	@ 0x64
 800632e:	fb02 f303 	mul.w	r3, r2, r3
 8006332:	1acb      	subs	r3, r1, r3
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	3332      	adds	r3, #50	@ 0x32
 8006338:	4a33      	ldr	r2, [pc, #204]	@ (8006408 <UART_SetConfig+0x4e4>)
 800633a:	fba2 2303 	umull	r2, r3, r2, r3
 800633e:	095b      	lsrs	r3, r3, #5
 8006340:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006344:	441c      	add	r4, r3
 8006346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800634a:	2200      	movs	r2, #0
 800634c:	673b      	str	r3, [r7, #112]	@ 0x70
 800634e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006350:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006354:	4642      	mov	r2, r8
 8006356:	464b      	mov	r3, r9
 8006358:	1891      	adds	r1, r2, r2
 800635a:	60b9      	str	r1, [r7, #8]
 800635c:	415b      	adcs	r3, r3
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006364:	4641      	mov	r1, r8
 8006366:	1851      	adds	r1, r2, r1
 8006368:	6039      	str	r1, [r7, #0]
 800636a:	4649      	mov	r1, r9
 800636c:	414b      	adcs	r3, r1
 800636e:	607b      	str	r3, [r7, #4]
 8006370:	f04f 0200 	mov.w	r2, #0
 8006374:	f04f 0300 	mov.w	r3, #0
 8006378:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800637c:	4659      	mov	r1, fp
 800637e:	00cb      	lsls	r3, r1, #3
 8006380:	4651      	mov	r1, sl
 8006382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006386:	4651      	mov	r1, sl
 8006388:	00ca      	lsls	r2, r1, #3
 800638a:	4610      	mov	r0, r2
 800638c:	4619      	mov	r1, r3
 800638e:	4603      	mov	r3, r0
 8006390:	4642      	mov	r2, r8
 8006392:	189b      	adds	r3, r3, r2
 8006394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006396:	464b      	mov	r3, r9
 8006398:	460a      	mov	r2, r1
 800639a:	eb42 0303 	adc.w	r3, r2, r3
 800639e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80063aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80063ac:	f04f 0200 	mov.w	r2, #0
 80063b0:	f04f 0300 	mov.w	r3, #0
 80063b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80063b8:	4649      	mov	r1, r9
 80063ba:	008b      	lsls	r3, r1, #2
 80063bc:	4641      	mov	r1, r8
 80063be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063c2:	4641      	mov	r1, r8
 80063c4:	008a      	lsls	r2, r1, #2
 80063c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80063ca:	f7f9 ff79 	bl	80002c0 <__aeabi_uldivmod>
 80063ce:	4602      	mov	r2, r0
 80063d0:	460b      	mov	r3, r1
 80063d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006408 <UART_SetConfig+0x4e4>)
 80063d4:	fba3 1302 	umull	r1, r3, r3, r2
 80063d8:	095b      	lsrs	r3, r3, #5
 80063da:	2164      	movs	r1, #100	@ 0x64
 80063dc:	fb01 f303 	mul.w	r3, r1, r3
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	3332      	adds	r3, #50	@ 0x32
 80063e6:	4a08      	ldr	r2, [pc, #32]	@ (8006408 <UART_SetConfig+0x4e4>)
 80063e8:	fba2 2303 	umull	r2, r3, r2, r3
 80063ec:	095b      	lsrs	r3, r3, #5
 80063ee:	f003 020f 	and.w	r2, r3, #15
 80063f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4422      	add	r2, r4
 80063fa:	609a      	str	r2, [r3, #8]
}
 80063fc:	bf00      	nop
 80063fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006402:	46bd      	mov	sp, r7
 8006404:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006408:	51eb851f 	.word	0x51eb851f

0800640c <calloc>:
 800640c:	4b02      	ldr	r3, [pc, #8]	@ (8006418 <calloc+0xc>)
 800640e:	460a      	mov	r2, r1
 8006410:	4601      	mov	r1, r0
 8006412:	6818      	ldr	r0, [r3, #0]
 8006414:	f000 b802 	b.w	800641c <_calloc_r>
 8006418:	2000000c 	.word	0x2000000c

0800641c <_calloc_r>:
 800641c:	b570      	push	{r4, r5, r6, lr}
 800641e:	fba1 5402 	umull	r5, r4, r1, r2
 8006422:	b934      	cbnz	r4, 8006432 <_calloc_r+0x16>
 8006424:	4629      	mov	r1, r5
 8006426:	f000 f82f 	bl	8006488 <_malloc_r>
 800642a:	4606      	mov	r6, r0
 800642c:	b928      	cbnz	r0, 800643a <_calloc_r+0x1e>
 800642e:	4630      	mov	r0, r6
 8006430:	bd70      	pop	{r4, r5, r6, pc}
 8006432:	220c      	movs	r2, #12
 8006434:	6002      	str	r2, [r0, #0]
 8006436:	2600      	movs	r6, #0
 8006438:	e7f9      	b.n	800642e <_calloc_r+0x12>
 800643a:	462a      	mov	r2, r5
 800643c:	4621      	mov	r1, r4
 800643e:	f000 f8ff 	bl	8006640 <memset>
 8006442:	e7f4      	b.n	800642e <_calloc_r+0x12>

08006444 <sbrk_aligned>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	4e0f      	ldr	r6, [pc, #60]	@ (8006484 <sbrk_aligned+0x40>)
 8006448:	460c      	mov	r4, r1
 800644a:	6831      	ldr	r1, [r6, #0]
 800644c:	4605      	mov	r5, r0
 800644e:	b911      	cbnz	r1, 8006456 <sbrk_aligned+0x12>
 8006450:	f000 f8fe 	bl	8006650 <_sbrk_r>
 8006454:	6030      	str	r0, [r6, #0]
 8006456:	4621      	mov	r1, r4
 8006458:	4628      	mov	r0, r5
 800645a:	f000 f8f9 	bl	8006650 <_sbrk_r>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	d103      	bne.n	800646a <sbrk_aligned+0x26>
 8006462:	f04f 34ff 	mov.w	r4, #4294967295
 8006466:	4620      	mov	r0, r4
 8006468:	bd70      	pop	{r4, r5, r6, pc}
 800646a:	1cc4      	adds	r4, r0, #3
 800646c:	f024 0403 	bic.w	r4, r4, #3
 8006470:	42a0      	cmp	r0, r4
 8006472:	d0f8      	beq.n	8006466 <sbrk_aligned+0x22>
 8006474:	1a21      	subs	r1, r4, r0
 8006476:	4628      	mov	r0, r5
 8006478:	f000 f8ea 	bl	8006650 <_sbrk_r>
 800647c:	3001      	adds	r0, #1
 800647e:	d1f2      	bne.n	8006466 <sbrk_aligned+0x22>
 8006480:	e7ef      	b.n	8006462 <sbrk_aligned+0x1e>
 8006482:	bf00      	nop
 8006484:	2000040c 	.word	0x2000040c

08006488 <_malloc_r>:
 8006488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800648c:	1ccd      	adds	r5, r1, #3
 800648e:	f025 0503 	bic.w	r5, r5, #3
 8006492:	3508      	adds	r5, #8
 8006494:	2d0c      	cmp	r5, #12
 8006496:	bf38      	it	cc
 8006498:	250c      	movcc	r5, #12
 800649a:	2d00      	cmp	r5, #0
 800649c:	4606      	mov	r6, r0
 800649e:	db01      	blt.n	80064a4 <_malloc_r+0x1c>
 80064a0:	42a9      	cmp	r1, r5
 80064a2:	d904      	bls.n	80064ae <_malloc_r+0x26>
 80064a4:	230c      	movs	r3, #12
 80064a6:	6033      	str	r3, [r6, #0]
 80064a8:	2000      	movs	r0, #0
 80064aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006584 <_malloc_r+0xfc>
 80064b2:	f000 f869 	bl	8006588 <__malloc_lock>
 80064b6:	f8d8 3000 	ldr.w	r3, [r8]
 80064ba:	461c      	mov	r4, r3
 80064bc:	bb44      	cbnz	r4, 8006510 <_malloc_r+0x88>
 80064be:	4629      	mov	r1, r5
 80064c0:	4630      	mov	r0, r6
 80064c2:	f7ff ffbf 	bl	8006444 <sbrk_aligned>
 80064c6:	1c43      	adds	r3, r0, #1
 80064c8:	4604      	mov	r4, r0
 80064ca:	d158      	bne.n	800657e <_malloc_r+0xf6>
 80064cc:	f8d8 4000 	ldr.w	r4, [r8]
 80064d0:	4627      	mov	r7, r4
 80064d2:	2f00      	cmp	r7, #0
 80064d4:	d143      	bne.n	800655e <_malloc_r+0xd6>
 80064d6:	2c00      	cmp	r4, #0
 80064d8:	d04b      	beq.n	8006572 <_malloc_r+0xea>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	4639      	mov	r1, r7
 80064de:	4630      	mov	r0, r6
 80064e0:	eb04 0903 	add.w	r9, r4, r3
 80064e4:	f000 f8b4 	bl	8006650 <_sbrk_r>
 80064e8:	4581      	cmp	r9, r0
 80064ea:	d142      	bne.n	8006572 <_malloc_r+0xea>
 80064ec:	6821      	ldr	r1, [r4, #0]
 80064ee:	1a6d      	subs	r5, r5, r1
 80064f0:	4629      	mov	r1, r5
 80064f2:	4630      	mov	r0, r6
 80064f4:	f7ff ffa6 	bl	8006444 <sbrk_aligned>
 80064f8:	3001      	adds	r0, #1
 80064fa:	d03a      	beq.n	8006572 <_malloc_r+0xea>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	442b      	add	r3, r5
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	f8d8 3000 	ldr.w	r3, [r8]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	bb62      	cbnz	r2, 8006564 <_malloc_r+0xdc>
 800650a:	f8c8 7000 	str.w	r7, [r8]
 800650e:	e00f      	b.n	8006530 <_malloc_r+0xa8>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	1b52      	subs	r2, r2, r5
 8006514:	d420      	bmi.n	8006558 <_malloc_r+0xd0>
 8006516:	2a0b      	cmp	r2, #11
 8006518:	d917      	bls.n	800654a <_malloc_r+0xc2>
 800651a:	1961      	adds	r1, r4, r5
 800651c:	42a3      	cmp	r3, r4
 800651e:	6025      	str	r5, [r4, #0]
 8006520:	bf18      	it	ne
 8006522:	6059      	strne	r1, [r3, #4]
 8006524:	6863      	ldr	r3, [r4, #4]
 8006526:	bf08      	it	eq
 8006528:	f8c8 1000 	streq.w	r1, [r8]
 800652c:	5162      	str	r2, [r4, r5]
 800652e:	604b      	str	r3, [r1, #4]
 8006530:	4630      	mov	r0, r6
 8006532:	f000 f82f 	bl	8006594 <__malloc_unlock>
 8006536:	f104 000b 	add.w	r0, r4, #11
 800653a:	1d23      	adds	r3, r4, #4
 800653c:	f020 0007 	bic.w	r0, r0, #7
 8006540:	1ac2      	subs	r2, r0, r3
 8006542:	bf1c      	itt	ne
 8006544:	1a1b      	subne	r3, r3, r0
 8006546:	50a3      	strne	r3, [r4, r2]
 8006548:	e7af      	b.n	80064aa <_malloc_r+0x22>
 800654a:	6862      	ldr	r2, [r4, #4]
 800654c:	42a3      	cmp	r3, r4
 800654e:	bf0c      	ite	eq
 8006550:	f8c8 2000 	streq.w	r2, [r8]
 8006554:	605a      	strne	r2, [r3, #4]
 8006556:	e7eb      	b.n	8006530 <_malloc_r+0xa8>
 8006558:	4623      	mov	r3, r4
 800655a:	6864      	ldr	r4, [r4, #4]
 800655c:	e7ae      	b.n	80064bc <_malloc_r+0x34>
 800655e:	463c      	mov	r4, r7
 8006560:	687f      	ldr	r7, [r7, #4]
 8006562:	e7b6      	b.n	80064d2 <_malloc_r+0x4a>
 8006564:	461a      	mov	r2, r3
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	42a3      	cmp	r3, r4
 800656a:	d1fb      	bne.n	8006564 <_malloc_r+0xdc>
 800656c:	2300      	movs	r3, #0
 800656e:	6053      	str	r3, [r2, #4]
 8006570:	e7de      	b.n	8006530 <_malloc_r+0xa8>
 8006572:	230c      	movs	r3, #12
 8006574:	6033      	str	r3, [r6, #0]
 8006576:	4630      	mov	r0, r6
 8006578:	f000 f80c 	bl	8006594 <__malloc_unlock>
 800657c:	e794      	b.n	80064a8 <_malloc_r+0x20>
 800657e:	6005      	str	r5, [r0, #0]
 8006580:	e7d6      	b.n	8006530 <_malloc_r+0xa8>
 8006582:	bf00      	nop
 8006584:	20000410 	.word	0x20000410

08006588 <__malloc_lock>:
 8006588:	4801      	ldr	r0, [pc, #4]	@ (8006590 <__malloc_lock+0x8>)
 800658a:	f000 b89b 	b.w	80066c4 <__retarget_lock_acquire_recursive>
 800658e:	bf00      	nop
 8006590:	20000550 	.word	0x20000550

08006594 <__malloc_unlock>:
 8006594:	4801      	ldr	r0, [pc, #4]	@ (800659c <__malloc_unlock+0x8>)
 8006596:	f000 b896 	b.w	80066c6 <__retarget_lock_release_recursive>
 800659a:	bf00      	nop
 800659c:	20000550 	.word	0x20000550

080065a0 <sniprintf>:
 80065a0:	b40c      	push	{r2, r3}
 80065a2:	b530      	push	{r4, r5, lr}
 80065a4:	4b18      	ldr	r3, [pc, #96]	@ (8006608 <sniprintf+0x68>)
 80065a6:	1e0c      	subs	r4, r1, #0
 80065a8:	681d      	ldr	r5, [r3, #0]
 80065aa:	b09d      	sub	sp, #116	@ 0x74
 80065ac:	da08      	bge.n	80065c0 <sniprintf+0x20>
 80065ae:	238b      	movs	r3, #139	@ 0x8b
 80065b0:	602b      	str	r3, [r5, #0]
 80065b2:	f04f 30ff 	mov.w	r0, #4294967295
 80065b6:	b01d      	add	sp, #116	@ 0x74
 80065b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065bc:	b002      	add	sp, #8
 80065be:	4770      	bx	lr
 80065c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80065c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80065c8:	f04f 0300 	mov.w	r3, #0
 80065cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80065ce:	bf14      	ite	ne
 80065d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80065d4:	4623      	moveq	r3, r4
 80065d6:	9304      	str	r3, [sp, #16]
 80065d8:	9307      	str	r3, [sp, #28]
 80065da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065de:	9002      	str	r0, [sp, #8]
 80065e0:	9006      	str	r0, [sp, #24]
 80065e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80065e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065e8:	ab21      	add	r3, sp, #132	@ 0x84
 80065ea:	a902      	add	r1, sp, #8
 80065ec:	4628      	mov	r0, r5
 80065ee:	9301      	str	r3, [sp, #4]
 80065f0:	f000 f910 	bl	8006814 <_svfiprintf_r>
 80065f4:	1c43      	adds	r3, r0, #1
 80065f6:	bfbc      	itt	lt
 80065f8:	238b      	movlt	r3, #139	@ 0x8b
 80065fa:	602b      	strlt	r3, [r5, #0]
 80065fc:	2c00      	cmp	r4, #0
 80065fe:	d0da      	beq.n	80065b6 <sniprintf+0x16>
 8006600:	9b02      	ldr	r3, [sp, #8]
 8006602:	2200      	movs	r2, #0
 8006604:	701a      	strb	r2, [r3, #0]
 8006606:	e7d6      	b.n	80065b6 <sniprintf+0x16>
 8006608:	2000000c 	.word	0x2000000c

0800660c <memmove>:
 800660c:	4288      	cmp	r0, r1
 800660e:	b510      	push	{r4, lr}
 8006610:	eb01 0402 	add.w	r4, r1, r2
 8006614:	d902      	bls.n	800661c <memmove+0x10>
 8006616:	4284      	cmp	r4, r0
 8006618:	4623      	mov	r3, r4
 800661a:	d807      	bhi.n	800662c <memmove+0x20>
 800661c:	1e43      	subs	r3, r0, #1
 800661e:	42a1      	cmp	r1, r4
 8006620:	d008      	beq.n	8006634 <memmove+0x28>
 8006622:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006626:	f803 2f01 	strb.w	r2, [r3, #1]!
 800662a:	e7f8      	b.n	800661e <memmove+0x12>
 800662c:	4402      	add	r2, r0
 800662e:	4601      	mov	r1, r0
 8006630:	428a      	cmp	r2, r1
 8006632:	d100      	bne.n	8006636 <memmove+0x2a>
 8006634:	bd10      	pop	{r4, pc}
 8006636:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800663a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800663e:	e7f7      	b.n	8006630 <memmove+0x24>

08006640 <memset>:
 8006640:	4402      	add	r2, r0
 8006642:	4603      	mov	r3, r0
 8006644:	4293      	cmp	r3, r2
 8006646:	d100      	bne.n	800664a <memset+0xa>
 8006648:	4770      	bx	lr
 800664a:	f803 1b01 	strb.w	r1, [r3], #1
 800664e:	e7f9      	b.n	8006644 <memset+0x4>

08006650 <_sbrk_r>:
 8006650:	b538      	push	{r3, r4, r5, lr}
 8006652:	4d06      	ldr	r5, [pc, #24]	@ (800666c <_sbrk_r+0x1c>)
 8006654:	2300      	movs	r3, #0
 8006656:	4604      	mov	r4, r0
 8006658:	4608      	mov	r0, r1
 800665a:	602b      	str	r3, [r5, #0]
 800665c:	f7fb fd96 	bl	800218c <_sbrk>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d102      	bne.n	800666a <_sbrk_r+0x1a>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	b103      	cbz	r3, 800666a <_sbrk_r+0x1a>
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	2000054c 	.word	0x2000054c

08006670 <__errno>:
 8006670:	4b01      	ldr	r3, [pc, #4]	@ (8006678 <__errno+0x8>)
 8006672:	6818      	ldr	r0, [r3, #0]
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	2000000c 	.word	0x2000000c

0800667c <__libc_init_array>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	4d0d      	ldr	r5, [pc, #52]	@ (80066b4 <__libc_init_array+0x38>)
 8006680:	4c0d      	ldr	r4, [pc, #52]	@ (80066b8 <__libc_init_array+0x3c>)
 8006682:	1b64      	subs	r4, r4, r5
 8006684:	10a4      	asrs	r4, r4, #2
 8006686:	2600      	movs	r6, #0
 8006688:	42a6      	cmp	r6, r4
 800668a:	d109      	bne.n	80066a0 <__libc_init_array+0x24>
 800668c:	4d0b      	ldr	r5, [pc, #44]	@ (80066bc <__libc_init_array+0x40>)
 800668e:	4c0c      	ldr	r4, [pc, #48]	@ (80066c0 <__libc_init_array+0x44>)
 8006690:	f000 fb8c 	bl	8006dac <_init>
 8006694:	1b64      	subs	r4, r4, r5
 8006696:	10a4      	asrs	r4, r4, #2
 8006698:	2600      	movs	r6, #0
 800669a:	42a6      	cmp	r6, r4
 800669c:	d105      	bne.n	80066aa <__libc_init_array+0x2e>
 800669e:	bd70      	pop	{r4, r5, r6, pc}
 80066a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a4:	4798      	blx	r3
 80066a6:	3601      	adds	r6, #1
 80066a8:	e7ee      	b.n	8006688 <__libc_init_array+0xc>
 80066aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ae:	4798      	blx	r3
 80066b0:	3601      	adds	r6, #1
 80066b2:	e7f2      	b.n	800669a <__libc_init_array+0x1e>
 80066b4:	08006f3c 	.word	0x08006f3c
 80066b8:	08006f3c 	.word	0x08006f3c
 80066bc:	08006f3c 	.word	0x08006f3c
 80066c0:	08006f40 	.word	0x08006f40

080066c4 <__retarget_lock_acquire_recursive>:
 80066c4:	4770      	bx	lr

080066c6 <__retarget_lock_release_recursive>:
 80066c6:	4770      	bx	lr

080066c8 <_free_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	4605      	mov	r5, r0
 80066cc:	2900      	cmp	r1, #0
 80066ce:	d041      	beq.n	8006754 <_free_r+0x8c>
 80066d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066d4:	1f0c      	subs	r4, r1, #4
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	bfb8      	it	lt
 80066da:	18e4      	addlt	r4, r4, r3
 80066dc:	f7ff ff54 	bl	8006588 <__malloc_lock>
 80066e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006758 <_free_r+0x90>)
 80066e2:	6813      	ldr	r3, [r2, #0]
 80066e4:	b933      	cbnz	r3, 80066f4 <_free_r+0x2c>
 80066e6:	6063      	str	r3, [r4, #4]
 80066e8:	6014      	str	r4, [r2, #0]
 80066ea:	4628      	mov	r0, r5
 80066ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066f0:	f7ff bf50 	b.w	8006594 <__malloc_unlock>
 80066f4:	42a3      	cmp	r3, r4
 80066f6:	d908      	bls.n	800670a <_free_r+0x42>
 80066f8:	6820      	ldr	r0, [r4, #0]
 80066fa:	1821      	adds	r1, r4, r0
 80066fc:	428b      	cmp	r3, r1
 80066fe:	bf01      	itttt	eq
 8006700:	6819      	ldreq	r1, [r3, #0]
 8006702:	685b      	ldreq	r3, [r3, #4]
 8006704:	1809      	addeq	r1, r1, r0
 8006706:	6021      	streq	r1, [r4, #0]
 8006708:	e7ed      	b.n	80066e6 <_free_r+0x1e>
 800670a:	461a      	mov	r2, r3
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	b10b      	cbz	r3, 8006714 <_free_r+0x4c>
 8006710:	42a3      	cmp	r3, r4
 8006712:	d9fa      	bls.n	800670a <_free_r+0x42>
 8006714:	6811      	ldr	r1, [r2, #0]
 8006716:	1850      	adds	r0, r2, r1
 8006718:	42a0      	cmp	r0, r4
 800671a:	d10b      	bne.n	8006734 <_free_r+0x6c>
 800671c:	6820      	ldr	r0, [r4, #0]
 800671e:	4401      	add	r1, r0
 8006720:	1850      	adds	r0, r2, r1
 8006722:	4283      	cmp	r3, r0
 8006724:	6011      	str	r1, [r2, #0]
 8006726:	d1e0      	bne.n	80066ea <_free_r+0x22>
 8006728:	6818      	ldr	r0, [r3, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	6053      	str	r3, [r2, #4]
 800672e:	4408      	add	r0, r1
 8006730:	6010      	str	r0, [r2, #0]
 8006732:	e7da      	b.n	80066ea <_free_r+0x22>
 8006734:	d902      	bls.n	800673c <_free_r+0x74>
 8006736:	230c      	movs	r3, #12
 8006738:	602b      	str	r3, [r5, #0]
 800673a:	e7d6      	b.n	80066ea <_free_r+0x22>
 800673c:	6820      	ldr	r0, [r4, #0]
 800673e:	1821      	adds	r1, r4, r0
 8006740:	428b      	cmp	r3, r1
 8006742:	bf04      	itt	eq
 8006744:	6819      	ldreq	r1, [r3, #0]
 8006746:	685b      	ldreq	r3, [r3, #4]
 8006748:	6063      	str	r3, [r4, #4]
 800674a:	bf04      	itt	eq
 800674c:	1809      	addeq	r1, r1, r0
 800674e:	6021      	streq	r1, [r4, #0]
 8006750:	6054      	str	r4, [r2, #4]
 8006752:	e7ca      	b.n	80066ea <_free_r+0x22>
 8006754:	bd38      	pop	{r3, r4, r5, pc}
 8006756:	bf00      	nop
 8006758:	20000410 	.word	0x20000410

0800675c <__ssputs_r>:
 800675c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	688e      	ldr	r6, [r1, #8]
 8006762:	461f      	mov	r7, r3
 8006764:	42be      	cmp	r6, r7
 8006766:	680b      	ldr	r3, [r1, #0]
 8006768:	4682      	mov	sl, r0
 800676a:	460c      	mov	r4, r1
 800676c:	4690      	mov	r8, r2
 800676e:	d82d      	bhi.n	80067cc <__ssputs_r+0x70>
 8006770:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006774:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006778:	d026      	beq.n	80067c8 <__ssputs_r+0x6c>
 800677a:	6965      	ldr	r5, [r4, #20]
 800677c:	6909      	ldr	r1, [r1, #16]
 800677e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006782:	eba3 0901 	sub.w	r9, r3, r1
 8006786:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800678a:	1c7b      	adds	r3, r7, #1
 800678c:	444b      	add	r3, r9
 800678e:	106d      	asrs	r5, r5, #1
 8006790:	429d      	cmp	r5, r3
 8006792:	bf38      	it	cc
 8006794:	461d      	movcc	r5, r3
 8006796:	0553      	lsls	r3, r2, #21
 8006798:	d527      	bpl.n	80067ea <__ssputs_r+0x8e>
 800679a:	4629      	mov	r1, r5
 800679c:	f7ff fe74 	bl	8006488 <_malloc_r>
 80067a0:	4606      	mov	r6, r0
 80067a2:	b360      	cbz	r0, 80067fe <__ssputs_r+0xa2>
 80067a4:	6921      	ldr	r1, [r4, #16]
 80067a6:	464a      	mov	r2, r9
 80067a8:	f000 fabc 	bl	8006d24 <memcpy>
 80067ac:	89a3      	ldrh	r3, [r4, #12]
 80067ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80067b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067b6:	81a3      	strh	r3, [r4, #12]
 80067b8:	6126      	str	r6, [r4, #16]
 80067ba:	6165      	str	r5, [r4, #20]
 80067bc:	444e      	add	r6, r9
 80067be:	eba5 0509 	sub.w	r5, r5, r9
 80067c2:	6026      	str	r6, [r4, #0]
 80067c4:	60a5      	str	r5, [r4, #8]
 80067c6:	463e      	mov	r6, r7
 80067c8:	42be      	cmp	r6, r7
 80067ca:	d900      	bls.n	80067ce <__ssputs_r+0x72>
 80067cc:	463e      	mov	r6, r7
 80067ce:	6820      	ldr	r0, [r4, #0]
 80067d0:	4632      	mov	r2, r6
 80067d2:	4641      	mov	r1, r8
 80067d4:	f7ff ff1a 	bl	800660c <memmove>
 80067d8:	68a3      	ldr	r3, [r4, #8]
 80067da:	1b9b      	subs	r3, r3, r6
 80067dc:	60a3      	str	r3, [r4, #8]
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	4433      	add	r3, r6
 80067e2:	6023      	str	r3, [r4, #0]
 80067e4:	2000      	movs	r0, #0
 80067e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ea:	462a      	mov	r2, r5
 80067ec:	f000 faa8 	bl	8006d40 <_realloc_r>
 80067f0:	4606      	mov	r6, r0
 80067f2:	2800      	cmp	r0, #0
 80067f4:	d1e0      	bne.n	80067b8 <__ssputs_r+0x5c>
 80067f6:	6921      	ldr	r1, [r4, #16]
 80067f8:	4650      	mov	r0, sl
 80067fa:	f7ff ff65 	bl	80066c8 <_free_r>
 80067fe:	230c      	movs	r3, #12
 8006800:	f8ca 3000 	str.w	r3, [sl]
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800680a:	81a3      	strh	r3, [r4, #12]
 800680c:	f04f 30ff 	mov.w	r0, #4294967295
 8006810:	e7e9      	b.n	80067e6 <__ssputs_r+0x8a>
	...

08006814 <_svfiprintf_r>:
 8006814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006818:	4698      	mov	r8, r3
 800681a:	898b      	ldrh	r3, [r1, #12]
 800681c:	061b      	lsls	r3, r3, #24
 800681e:	b09d      	sub	sp, #116	@ 0x74
 8006820:	4607      	mov	r7, r0
 8006822:	460d      	mov	r5, r1
 8006824:	4614      	mov	r4, r2
 8006826:	d510      	bpl.n	800684a <_svfiprintf_r+0x36>
 8006828:	690b      	ldr	r3, [r1, #16]
 800682a:	b973      	cbnz	r3, 800684a <_svfiprintf_r+0x36>
 800682c:	2140      	movs	r1, #64	@ 0x40
 800682e:	f7ff fe2b 	bl	8006488 <_malloc_r>
 8006832:	6028      	str	r0, [r5, #0]
 8006834:	6128      	str	r0, [r5, #16]
 8006836:	b930      	cbnz	r0, 8006846 <_svfiprintf_r+0x32>
 8006838:	230c      	movs	r3, #12
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	f04f 30ff 	mov.w	r0, #4294967295
 8006840:	b01d      	add	sp, #116	@ 0x74
 8006842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006846:	2340      	movs	r3, #64	@ 0x40
 8006848:	616b      	str	r3, [r5, #20]
 800684a:	2300      	movs	r3, #0
 800684c:	9309      	str	r3, [sp, #36]	@ 0x24
 800684e:	2320      	movs	r3, #32
 8006850:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006854:	f8cd 800c 	str.w	r8, [sp, #12]
 8006858:	2330      	movs	r3, #48	@ 0x30
 800685a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069f8 <_svfiprintf_r+0x1e4>
 800685e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006862:	f04f 0901 	mov.w	r9, #1
 8006866:	4623      	mov	r3, r4
 8006868:	469a      	mov	sl, r3
 800686a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800686e:	b10a      	cbz	r2, 8006874 <_svfiprintf_r+0x60>
 8006870:	2a25      	cmp	r2, #37	@ 0x25
 8006872:	d1f9      	bne.n	8006868 <_svfiprintf_r+0x54>
 8006874:	ebba 0b04 	subs.w	fp, sl, r4
 8006878:	d00b      	beq.n	8006892 <_svfiprintf_r+0x7e>
 800687a:	465b      	mov	r3, fp
 800687c:	4622      	mov	r2, r4
 800687e:	4629      	mov	r1, r5
 8006880:	4638      	mov	r0, r7
 8006882:	f7ff ff6b 	bl	800675c <__ssputs_r>
 8006886:	3001      	adds	r0, #1
 8006888:	f000 80a7 	beq.w	80069da <_svfiprintf_r+0x1c6>
 800688c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800688e:	445a      	add	r2, fp
 8006890:	9209      	str	r2, [sp, #36]	@ 0x24
 8006892:	f89a 3000 	ldrb.w	r3, [sl]
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 809f 	beq.w	80069da <_svfiprintf_r+0x1c6>
 800689c:	2300      	movs	r3, #0
 800689e:	f04f 32ff 	mov.w	r2, #4294967295
 80068a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068a6:	f10a 0a01 	add.w	sl, sl, #1
 80068aa:	9304      	str	r3, [sp, #16]
 80068ac:	9307      	str	r3, [sp, #28]
 80068ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80068b4:	4654      	mov	r4, sl
 80068b6:	2205      	movs	r2, #5
 80068b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068bc:	484e      	ldr	r0, [pc, #312]	@ (80069f8 <_svfiprintf_r+0x1e4>)
 80068be:	f7f9 fcaf 	bl	8000220 <memchr>
 80068c2:	9a04      	ldr	r2, [sp, #16]
 80068c4:	b9d8      	cbnz	r0, 80068fe <_svfiprintf_r+0xea>
 80068c6:	06d0      	lsls	r0, r2, #27
 80068c8:	bf44      	itt	mi
 80068ca:	2320      	movmi	r3, #32
 80068cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068d0:	0711      	lsls	r1, r2, #28
 80068d2:	bf44      	itt	mi
 80068d4:	232b      	movmi	r3, #43	@ 0x2b
 80068d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068da:	f89a 3000 	ldrb.w	r3, [sl]
 80068de:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e0:	d015      	beq.n	800690e <_svfiprintf_r+0xfa>
 80068e2:	9a07      	ldr	r2, [sp, #28]
 80068e4:	4654      	mov	r4, sl
 80068e6:	2000      	movs	r0, #0
 80068e8:	f04f 0c0a 	mov.w	ip, #10
 80068ec:	4621      	mov	r1, r4
 80068ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068f2:	3b30      	subs	r3, #48	@ 0x30
 80068f4:	2b09      	cmp	r3, #9
 80068f6:	d94b      	bls.n	8006990 <_svfiprintf_r+0x17c>
 80068f8:	b1b0      	cbz	r0, 8006928 <_svfiprintf_r+0x114>
 80068fa:	9207      	str	r2, [sp, #28]
 80068fc:	e014      	b.n	8006928 <_svfiprintf_r+0x114>
 80068fe:	eba0 0308 	sub.w	r3, r0, r8
 8006902:	fa09 f303 	lsl.w	r3, r9, r3
 8006906:	4313      	orrs	r3, r2
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	46a2      	mov	sl, r4
 800690c:	e7d2      	b.n	80068b4 <_svfiprintf_r+0xa0>
 800690e:	9b03      	ldr	r3, [sp, #12]
 8006910:	1d19      	adds	r1, r3, #4
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	9103      	str	r1, [sp, #12]
 8006916:	2b00      	cmp	r3, #0
 8006918:	bfbb      	ittet	lt
 800691a:	425b      	neglt	r3, r3
 800691c:	f042 0202 	orrlt.w	r2, r2, #2
 8006920:	9307      	strge	r3, [sp, #28]
 8006922:	9307      	strlt	r3, [sp, #28]
 8006924:	bfb8      	it	lt
 8006926:	9204      	strlt	r2, [sp, #16]
 8006928:	7823      	ldrb	r3, [r4, #0]
 800692a:	2b2e      	cmp	r3, #46	@ 0x2e
 800692c:	d10a      	bne.n	8006944 <_svfiprintf_r+0x130>
 800692e:	7863      	ldrb	r3, [r4, #1]
 8006930:	2b2a      	cmp	r3, #42	@ 0x2a
 8006932:	d132      	bne.n	800699a <_svfiprintf_r+0x186>
 8006934:	9b03      	ldr	r3, [sp, #12]
 8006936:	1d1a      	adds	r2, r3, #4
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	9203      	str	r2, [sp, #12]
 800693c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006940:	3402      	adds	r4, #2
 8006942:	9305      	str	r3, [sp, #20]
 8006944:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006a08 <_svfiprintf_r+0x1f4>
 8006948:	7821      	ldrb	r1, [r4, #0]
 800694a:	2203      	movs	r2, #3
 800694c:	4650      	mov	r0, sl
 800694e:	f7f9 fc67 	bl	8000220 <memchr>
 8006952:	b138      	cbz	r0, 8006964 <_svfiprintf_r+0x150>
 8006954:	9b04      	ldr	r3, [sp, #16]
 8006956:	eba0 000a 	sub.w	r0, r0, sl
 800695a:	2240      	movs	r2, #64	@ 0x40
 800695c:	4082      	lsls	r2, r0
 800695e:	4313      	orrs	r3, r2
 8006960:	3401      	adds	r4, #1
 8006962:	9304      	str	r3, [sp, #16]
 8006964:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006968:	4824      	ldr	r0, [pc, #144]	@ (80069fc <_svfiprintf_r+0x1e8>)
 800696a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800696e:	2206      	movs	r2, #6
 8006970:	f7f9 fc56 	bl	8000220 <memchr>
 8006974:	2800      	cmp	r0, #0
 8006976:	d036      	beq.n	80069e6 <_svfiprintf_r+0x1d2>
 8006978:	4b21      	ldr	r3, [pc, #132]	@ (8006a00 <_svfiprintf_r+0x1ec>)
 800697a:	bb1b      	cbnz	r3, 80069c4 <_svfiprintf_r+0x1b0>
 800697c:	9b03      	ldr	r3, [sp, #12]
 800697e:	3307      	adds	r3, #7
 8006980:	f023 0307 	bic.w	r3, r3, #7
 8006984:	3308      	adds	r3, #8
 8006986:	9303      	str	r3, [sp, #12]
 8006988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800698a:	4433      	add	r3, r6
 800698c:	9309      	str	r3, [sp, #36]	@ 0x24
 800698e:	e76a      	b.n	8006866 <_svfiprintf_r+0x52>
 8006990:	fb0c 3202 	mla	r2, ip, r2, r3
 8006994:	460c      	mov	r4, r1
 8006996:	2001      	movs	r0, #1
 8006998:	e7a8      	b.n	80068ec <_svfiprintf_r+0xd8>
 800699a:	2300      	movs	r3, #0
 800699c:	3401      	adds	r4, #1
 800699e:	9305      	str	r3, [sp, #20]
 80069a0:	4619      	mov	r1, r3
 80069a2:	f04f 0c0a 	mov.w	ip, #10
 80069a6:	4620      	mov	r0, r4
 80069a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ac:	3a30      	subs	r2, #48	@ 0x30
 80069ae:	2a09      	cmp	r2, #9
 80069b0:	d903      	bls.n	80069ba <_svfiprintf_r+0x1a6>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d0c6      	beq.n	8006944 <_svfiprintf_r+0x130>
 80069b6:	9105      	str	r1, [sp, #20]
 80069b8:	e7c4      	b.n	8006944 <_svfiprintf_r+0x130>
 80069ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80069be:	4604      	mov	r4, r0
 80069c0:	2301      	movs	r3, #1
 80069c2:	e7f0      	b.n	80069a6 <_svfiprintf_r+0x192>
 80069c4:	ab03      	add	r3, sp, #12
 80069c6:	9300      	str	r3, [sp, #0]
 80069c8:	462a      	mov	r2, r5
 80069ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006a04 <_svfiprintf_r+0x1f0>)
 80069cc:	a904      	add	r1, sp, #16
 80069ce:	4638      	mov	r0, r7
 80069d0:	f3af 8000 	nop.w
 80069d4:	1c42      	adds	r2, r0, #1
 80069d6:	4606      	mov	r6, r0
 80069d8:	d1d6      	bne.n	8006988 <_svfiprintf_r+0x174>
 80069da:	89ab      	ldrh	r3, [r5, #12]
 80069dc:	065b      	lsls	r3, r3, #25
 80069de:	f53f af2d 	bmi.w	800683c <_svfiprintf_r+0x28>
 80069e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069e4:	e72c      	b.n	8006840 <_svfiprintf_r+0x2c>
 80069e6:	ab03      	add	r3, sp, #12
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	462a      	mov	r2, r5
 80069ec:	4b05      	ldr	r3, [pc, #20]	@ (8006a04 <_svfiprintf_r+0x1f0>)
 80069ee:	a904      	add	r1, sp, #16
 80069f0:	4638      	mov	r0, r7
 80069f2:	f000 f879 	bl	8006ae8 <_printf_i>
 80069f6:	e7ed      	b.n	80069d4 <_svfiprintf_r+0x1c0>
 80069f8:	08006f00 	.word	0x08006f00
 80069fc:	08006f0a 	.word	0x08006f0a
 8006a00:	00000000 	.word	0x00000000
 8006a04:	0800675d 	.word	0x0800675d
 8006a08:	08006f06 	.word	0x08006f06

08006a0c <_printf_common>:
 8006a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	4616      	mov	r6, r2
 8006a12:	4698      	mov	r8, r3
 8006a14:	688a      	ldr	r2, [r1, #8]
 8006a16:	690b      	ldr	r3, [r1, #16]
 8006a18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	bfb8      	it	lt
 8006a20:	4613      	movlt	r3, r2
 8006a22:	6033      	str	r3, [r6, #0]
 8006a24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a28:	4607      	mov	r7, r0
 8006a2a:	460c      	mov	r4, r1
 8006a2c:	b10a      	cbz	r2, 8006a32 <_printf_common+0x26>
 8006a2e:	3301      	adds	r3, #1
 8006a30:	6033      	str	r3, [r6, #0]
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	0699      	lsls	r1, r3, #26
 8006a36:	bf42      	ittt	mi
 8006a38:	6833      	ldrmi	r3, [r6, #0]
 8006a3a:	3302      	addmi	r3, #2
 8006a3c:	6033      	strmi	r3, [r6, #0]
 8006a3e:	6825      	ldr	r5, [r4, #0]
 8006a40:	f015 0506 	ands.w	r5, r5, #6
 8006a44:	d106      	bne.n	8006a54 <_printf_common+0x48>
 8006a46:	f104 0a19 	add.w	sl, r4, #25
 8006a4a:	68e3      	ldr	r3, [r4, #12]
 8006a4c:	6832      	ldr	r2, [r6, #0]
 8006a4e:	1a9b      	subs	r3, r3, r2
 8006a50:	42ab      	cmp	r3, r5
 8006a52:	dc26      	bgt.n	8006aa2 <_printf_common+0x96>
 8006a54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	3b00      	subs	r3, #0
 8006a5c:	bf18      	it	ne
 8006a5e:	2301      	movne	r3, #1
 8006a60:	0692      	lsls	r2, r2, #26
 8006a62:	d42b      	bmi.n	8006abc <_printf_common+0xb0>
 8006a64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a68:	4641      	mov	r1, r8
 8006a6a:	4638      	mov	r0, r7
 8006a6c:	47c8      	blx	r9
 8006a6e:	3001      	adds	r0, #1
 8006a70:	d01e      	beq.n	8006ab0 <_printf_common+0xa4>
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	6922      	ldr	r2, [r4, #16]
 8006a76:	f003 0306 	and.w	r3, r3, #6
 8006a7a:	2b04      	cmp	r3, #4
 8006a7c:	bf02      	ittt	eq
 8006a7e:	68e5      	ldreq	r5, [r4, #12]
 8006a80:	6833      	ldreq	r3, [r6, #0]
 8006a82:	1aed      	subeq	r5, r5, r3
 8006a84:	68a3      	ldr	r3, [r4, #8]
 8006a86:	bf0c      	ite	eq
 8006a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a8c:	2500      	movne	r5, #0
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	bfc4      	itt	gt
 8006a92:	1a9b      	subgt	r3, r3, r2
 8006a94:	18ed      	addgt	r5, r5, r3
 8006a96:	2600      	movs	r6, #0
 8006a98:	341a      	adds	r4, #26
 8006a9a:	42b5      	cmp	r5, r6
 8006a9c:	d11a      	bne.n	8006ad4 <_printf_common+0xc8>
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	e008      	b.n	8006ab4 <_printf_common+0xa8>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	4652      	mov	r2, sl
 8006aa6:	4641      	mov	r1, r8
 8006aa8:	4638      	mov	r0, r7
 8006aaa:	47c8      	blx	r9
 8006aac:	3001      	adds	r0, #1
 8006aae:	d103      	bne.n	8006ab8 <_printf_common+0xac>
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ab8:	3501      	adds	r5, #1
 8006aba:	e7c6      	b.n	8006a4a <_printf_common+0x3e>
 8006abc:	18e1      	adds	r1, r4, r3
 8006abe:	1c5a      	adds	r2, r3, #1
 8006ac0:	2030      	movs	r0, #48	@ 0x30
 8006ac2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ac6:	4422      	add	r2, r4
 8006ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006acc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ad0:	3302      	adds	r3, #2
 8006ad2:	e7c7      	b.n	8006a64 <_printf_common+0x58>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	4622      	mov	r2, r4
 8006ad8:	4641      	mov	r1, r8
 8006ada:	4638      	mov	r0, r7
 8006adc:	47c8      	blx	r9
 8006ade:	3001      	adds	r0, #1
 8006ae0:	d0e6      	beq.n	8006ab0 <_printf_common+0xa4>
 8006ae2:	3601      	adds	r6, #1
 8006ae4:	e7d9      	b.n	8006a9a <_printf_common+0x8e>
	...

08006ae8 <_printf_i>:
 8006ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aec:	7e0f      	ldrb	r7, [r1, #24]
 8006aee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006af0:	2f78      	cmp	r7, #120	@ 0x78
 8006af2:	4691      	mov	r9, r2
 8006af4:	4680      	mov	r8, r0
 8006af6:	460c      	mov	r4, r1
 8006af8:	469a      	mov	sl, r3
 8006afa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006afe:	d807      	bhi.n	8006b10 <_printf_i+0x28>
 8006b00:	2f62      	cmp	r7, #98	@ 0x62
 8006b02:	d80a      	bhi.n	8006b1a <_printf_i+0x32>
 8006b04:	2f00      	cmp	r7, #0
 8006b06:	f000 80d1 	beq.w	8006cac <_printf_i+0x1c4>
 8006b0a:	2f58      	cmp	r7, #88	@ 0x58
 8006b0c:	f000 80b8 	beq.w	8006c80 <_printf_i+0x198>
 8006b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b18:	e03a      	b.n	8006b90 <_printf_i+0xa8>
 8006b1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b1e:	2b15      	cmp	r3, #21
 8006b20:	d8f6      	bhi.n	8006b10 <_printf_i+0x28>
 8006b22:	a101      	add	r1, pc, #4	@ (adr r1, 8006b28 <_printf_i+0x40>)
 8006b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b28:	08006b81 	.word	0x08006b81
 8006b2c:	08006b95 	.word	0x08006b95
 8006b30:	08006b11 	.word	0x08006b11
 8006b34:	08006b11 	.word	0x08006b11
 8006b38:	08006b11 	.word	0x08006b11
 8006b3c:	08006b11 	.word	0x08006b11
 8006b40:	08006b95 	.word	0x08006b95
 8006b44:	08006b11 	.word	0x08006b11
 8006b48:	08006b11 	.word	0x08006b11
 8006b4c:	08006b11 	.word	0x08006b11
 8006b50:	08006b11 	.word	0x08006b11
 8006b54:	08006c93 	.word	0x08006c93
 8006b58:	08006bbf 	.word	0x08006bbf
 8006b5c:	08006c4d 	.word	0x08006c4d
 8006b60:	08006b11 	.word	0x08006b11
 8006b64:	08006b11 	.word	0x08006b11
 8006b68:	08006cb5 	.word	0x08006cb5
 8006b6c:	08006b11 	.word	0x08006b11
 8006b70:	08006bbf 	.word	0x08006bbf
 8006b74:	08006b11 	.word	0x08006b11
 8006b78:	08006b11 	.word	0x08006b11
 8006b7c:	08006c55 	.word	0x08006c55
 8006b80:	6833      	ldr	r3, [r6, #0]
 8006b82:	1d1a      	adds	r2, r3, #4
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6032      	str	r2, [r6, #0]
 8006b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b90:	2301      	movs	r3, #1
 8006b92:	e09c      	b.n	8006cce <_printf_i+0x1e6>
 8006b94:	6833      	ldr	r3, [r6, #0]
 8006b96:	6820      	ldr	r0, [r4, #0]
 8006b98:	1d19      	adds	r1, r3, #4
 8006b9a:	6031      	str	r1, [r6, #0]
 8006b9c:	0606      	lsls	r6, r0, #24
 8006b9e:	d501      	bpl.n	8006ba4 <_printf_i+0xbc>
 8006ba0:	681d      	ldr	r5, [r3, #0]
 8006ba2:	e003      	b.n	8006bac <_printf_i+0xc4>
 8006ba4:	0645      	lsls	r5, r0, #25
 8006ba6:	d5fb      	bpl.n	8006ba0 <_printf_i+0xb8>
 8006ba8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006bac:	2d00      	cmp	r5, #0
 8006bae:	da03      	bge.n	8006bb8 <_printf_i+0xd0>
 8006bb0:	232d      	movs	r3, #45	@ 0x2d
 8006bb2:	426d      	negs	r5, r5
 8006bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bb8:	4858      	ldr	r0, [pc, #352]	@ (8006d1c <_printf_i+0x234>)
 8006bba:	230a      	movs	r3, #10
 8006bbc:	e011      	b.n	8006be2 <_printf_i+0xfa>
 8006bbe:	6821      	ldr	r1, [r4, #0]
 8006bc0:	6833      	ldr	r3, [r6, #0]
 8006bc2:	0608      	lsls	r0, r1, #24
 8006bc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bc8:	d402      	bmi.n	8006bd0 <_printf_i+0xe8>
 8006bca:	0649      	lsls	r1, r1, #25
 8006bcc:	bf48      	it	mi
 8006bce:	b2ad      	uxthmi	r5, r5
 8006bd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bd2:	4852      	ldr	r0, [pc, #328]	@ (8006d1c <_printf_i+0x234>)
 8006bd4:	6033      	str	r3, [r6, #0]
 8006bd6:	bf14      	ite	ne
 8006bd8:	230a      	movne	r3, #10
 8006bda:	2308      	moveq	r3, #8
 8006bdc:	2100      	movs	r1, #0
 8006bde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006be2:	6866      	ldr	r6, [r4, #4]
 8006be4:	60a6      	str	r6, [r4, #8]
 8006be6:	2e00      	cmp	r6, #0
 8006be8:	db05      	blt.n	8006bf6 <_printf_i+0x10e>
 8006bea:	6821      	ldr	r1, [r4, #0]
 8006bec:	432e      	orrs	r6, r5
 8006bee:	f021 0104 	bic.w	r1, r1, #4
 8006bf2:	6021      	str	r1, [r4, #0]
 8006bf4:	d04b      	beq.n	8006c8e <_printf_i+0x1a6>
 8006bf6:	4616      	mov	r6, r2
 8006bf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bfc:	fb03 5711 	mls	r7, r3, r1, r5
 8006c00:	5dc7      	ldrb	r7, [r0, r7]
 8006c02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c06:	462f      	mov	r7, r5
 8006c08:	42bb      	cmp	r3, r7
 8006c0a:	460d      	mov	r5, r1
 8006c0c:	d9f4      	bls.n	8006bf8 <_printf_i+0x110>
 8006c0e:	2b08      	cmp	r3, #8
 8006c10:	d10b      	bne.n	8006c2a <_printf_i+0x142>
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	07df      	lsls	r7, r3, #31
 8006c16:	d508      	bpl.n	8006c2a <_printf_i+0x142>
 8006c18:	6923      	ldr	r3, [r4, #16]
 8006c1a:	6861      	ldr	r1, [r4, #4]
 8006c1c:	4299      	cmp	r1, r3
 8006c1e:	bfde      	ittt	le
 8006c20:	2330      	movle	r3, #48	@ 0x30
 8006c22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c2a:	1b92      	subs	r2, r2, r6
 8006c2c:	6122      	str	r2, [r4, #16]
 8006c2e:	f8cd a000 	str.w	sl, [sp]
 8006c32:	464b      	mov	r3, r9
 8006c34:	aa03      	add	r2, sp, #12
 8006c36:	4621      	mov	r1, r4
 8006c38:	4640      	mov	r0, r8
 8006c3a:	f7ff fee7 	bl	8006a0c <_printf_common>
 8006c3e:	3001      	adds	r0, #1
 8006c40:	d14a      	bne.n	8006cd8 <_printf_i+0x1f0>
 8006c42:	f04f 30ff 	mov.w	r0, #4294967295
 8006c46:	b004      	add	sp, #16
 8006c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c4c:	6823      	ldr	r3, [r4, #0]
 8006c4e:	f043 0320 	orr.w	r3, r3, #32
 8006c52:	6023      	str	r3, [r4, #0]
 8006c54:	4832      	ldr	r0, [pc, #200]	@ (8006d20 <_printf_i+0x238>)
 8006c56:	2778      	movs	r7, #120	@ 0x78
 8006c58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	6831      	ldr	r1, [r6, #0]
 8006c60:	061f      	lsls	r7, r3, #24
 8006c62:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c66:	d402      	bmi.n	8006c6e <_printf_i+0x186>
 8006c68:	065f      	lsls	r7, r3, #25
 8006c6a:	bf48      	it	mi
 8006c6c:	b2ad      	uxthmi	r5, r5
 8006c6e:	6031      	str	r1, [r6, #0]
 8006c70:	07d9      	lsls	r1, r3, #31
 8006c72:	bf44      	itt	mi
 8006c74:	f043 0320 	orrmi.w	r3, r3, #32
 8006c78:	6023      	strmi	r3, [r4, #0]
 8006c7a:	b11d      	cbz	r5, 8006c84 <_printf_i+0x19c>
 8006c7c:	2310      	movs	r3, #16
 8006c7e:	e7ad      	b.n	8006bdc <_printf_i+0xf4>
 8006c80:	4826      	ldr	r0, [pc, #152]	@ (8006d1c <_printf_i+0x234>)
 8006c82:	e7e9      	b.n	8006c58 <_printf_i+0x170>
 8006c84:	6823      	ldr	r3, [r4, #0]
 8006c86:	f023 0320 	bic.w	r3, r3, #32
 8006c8a:	6023      	str	r3, [r4, #0]
 8006c8c:	e7f6      	b.n	8006c7c <_printf_i+0x194>
 8006c8e:	4616      	mov	r6, r2
 8006c90:	e7bd      	b.n	8006c0e <_printf_i+0x126>
 8006c92:	6833      	ldr	r3, [r6, #0]
 8006c94:	6825      	ldr	r5, [r4, #0]
 8006c96:	6961      	ldr	r1, [r4, #20]
 8006c98:	1d18      	adds	r0, r3, #4
 8006c9a:	6030      	str	r0, [r6, #0]
 8006c9c:	062e      	lsls	r6, r5, #24
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	d501      	bpl.n	8006ca6 <_printf_i+0x1be>
 8006ca2:	6019      	str	r1, [r3, #0]
 8006ca4:	e002      	b.n	8006cac <_printf_i+0x1c4>
 8006ca6:	0668      	lsls	r0, r5, #25
 8006ca8:	d5fb      	bpl.n	8006ca2 <_printf_i+0x1ba>
 8006caa:	8019      	strh	r1, [r3, #0]
 8006cac:	2300      	movs	r3, #0
 8006cae:	6123      	str	r3, [r4, #16]
 8006cb0:	4616      	mov	r6, r2
 8006cb2:	e7bc      	b.n	8006c2e <_printf_i+0x146>
 8006cb4:	6833      	ldr	r3, [r6, #0]
 8006cb6:	1d1a      	adds	r2, r3, #4
 8006cb8:	6032      	str	r2, [r6, #0]
 8006cba:	681e      	ldr	r6, [r3, #0]
 8006cbc:	6862      	ldr	r2, [r4, #4]
 8006cbe:	2100      	movs	r1, #0
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f7f9 faad 	bl	8000220 <memchr>
 8006cc6:	b108      	cbz	r0, 8006ccc <_printf_i+0x1e4>
 8006cc8:	1b80      	subs	r0, r0, r6
 8006cca:	6060      	str	r0, [r4, #4]
 8006ccc:	6863      	ldr	r3, [r4, #4]
 8006cce:	6123      	str	r3, [r4, #16]
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cd6:	e7aa      	b.n	8006c2e <_printf_i+0x146>
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	4632      	mov	r2, r6
 8006cdc:	4649      	mov	r1, r9
 8006cde:	4640      	mov	r0, r8
 8006ce0:	47d0      	blx	sl
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d0ad      	beq.n	8006c42 <_printf_i+0x15a>
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	079b      	lsls	r3, r3, #30
 8006cea:	d413      	bmi.n	8006d14 <_printf_i+0x22c>
 8006cec:	68e0      	ldr	r0, [r4, #12]
 8006cee:	9b03      	ldr	r3, [sp, #12]
 8006cf0:	4298      	cmp	r0, r3
 8006cf2:	bfb8      	it	lt
 8006cf4:	4618      	movlt	r0, r3
 8006cf6:	e7a6      	b.n	8006c46 <_printf_i+0x15e>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	4632      	mov	r2, r6
 8006cfc:	4649      	mov	r1, r9
 8006cfe:	4640      	mov	r0, r8
 8006d00:	47d0      	blx	sl
 8006d02:	3001      	adds	r0, #1
 8006d04:	d09d      	beq.n	8006c42 <_printf_i+0x15a>
 8006d06:	3501      	adds	r5, #1
 8006d08:	68e3      	ldr	r3, [r4, #12]
 8006d0a:	9903      	ldr	r1, [sp, #12]
 8006d0c:	1a5b      	subs	r3, r3, r1
 8006d0e:	42ab      	cmp	r3, r5
 8006d10:	dcf2      	bgt.n	8006cf8 <_printf_i+0x210>
 8006d12:	e7eb      	b.n	8006cec <_printf_i+0x204>
 8006d14:	2500      	movs	r5, #0
 8006d16:	f104 0619 	add.w	r6, r4, #25
 8006d1a:	e7f5      	b.n	8006d08 <_printf_i+0x220>
 8006d1c:	08006f11 	.word	0x08006f11
 8006d20:	08006f22 	.word	0x08006f22

08006d24 <memcpy>:
 8006d24:	440a      	add	r2, r1
 8006d26:	4291      	cmp	r1, r2
 8006d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d2c:	d100      	bne.n	8006d30 <memcpy+0xc>
 8006d2e:	4770      	bx	lr
 8006d30:	b510      	push	{r4, lr}
 8006d32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d3a:	4291      	cmp	r1, r2
 8006d3c:	d1f9      	bne.n	8006d32 <memcpy+0xe>
 8006d3e:	bd10      	pop	{r4, pc}

08006d40 <_realloc_r>:
 8006d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d44:	4607      	mov	r7, r0
 8006d46:	4614      	mov	r4, r2
 8006d48:	460d      	mov	r5, r1
 8006d4a:	b921      	cbnz	r1, 8006d56 <_realloc_r+0x16>
 8006d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d50:	4611      	mov	r1, r2
 8006d52:	f7ff bb99 	b.w	8006488 <_malloc_r>
 8006d56:	b92a      	cbnz	r2, 8006d64 <_realloc_r+0x24>
 8006d58:	f7ff fcb6 	bl	80066c8 <_free_r>
 8006d5c:	4625      	mov	r5, r4
 8006d5e:	4628      	mov	r0, r5
 8006d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d64:	f000 f81a 	bl	8006d9c <_malloc_usable_size_r>
 8006d68:	4284      	cmp	r4, r0
 8006d6a:	4606      	mov	r6, r0
 8006d6c:	d802      	bhi.n	8006d74 <_realloc_r+0x34>
 8006d6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d72:	d8f4      	bhi.n	8006d5e <_realloc_r+0x1e>
 8006d74:	4621      	mov	r1, r4
 8006d76:	4638      	mov	r0, r7
 8006d78:	f7ff fb86 	bl	8006488 <_malloc_r>
 8006d7c:	4680      	mov	r8, r0
 8006d7e:	b908      	cbnz	r0, 8006d84 <_realloc_r+0x44>
 8006d80:	4645      	mov	r5, r8
 8006d82:	e7ec      	b.n	8006d5e <_realloc_r+0x1e>
 8006d84:	42b4      	cmp	r4, r6
 8006d86:	4622      	mov	r2, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	bf28      	it	cs
 8006d8c:	4632      	movcs	r2, r6
 8006d8e:	f7ff ffc9 	bl	8006d24 <memcpy>
 8006d92:	4629      	mov	r1, r5
 8006d94:	4638      	mov	r0, r7
 8006d96:	f7ff fc97 	bl	80066c8 <_free_r>
 8006d9a:	e7f1      	b.n	8006d80 <_realloc_r+0x40>

08006d9c <_malloc_usable_size_r>:
 8006d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da0:	1f18      	subs	r0, r3, #4
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	bfbc      	itt	lt
 8006da6:	580b      	ldrlt	r3, [r1, r0]
 8006da8:	18c0      	addlt	r0, r0, r3
 8006daa:	4770      	bx	lr

08006dac <_init>:
 8006dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dae:	bf00      	nop
 8006db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006db2:	bc08      	pop	{r3}
 8006db4:	469e      	mov	lr, r3
 8006db6:	4770      	bx	lr

08006db8 <_fini>:
 8006db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dba:	bf00      	nop
 8006dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dbe:	bc08      	pop	{r3}
 8006dc0:	469e      	mov	lr, r3
 8006dc2:	4770      	bx	lr
