INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sujoy' on host 'sujoy-HP-Notebook' (Linux_x86_64 version 4.15.0-91-generic) on Fri Apr 03 22:59:05 IST 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/sujoy/Documents/VLSI_project/project21'
Sourcing Tcl script '/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sujoy/Documents/VLSI_project/project21/VLSI_Project'.
INFO: [HLS 200-10] Adding design file 'aes.c' to the project
INFO: [HLS 200-10] Adding test bench file 'test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5899 ; free virtual = 18294
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5899 ; free virtual = 18294
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5889 ; free virtual = 18294
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5889 ; free virtual = 18294
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:173) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5859 ; free virtual = 18270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5850 ; free virtual = 18265
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_0_load_2', aes.c:166) on array 'Key_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_0_addr_4_write_ln224', aes.c:224) of variable 'xor_ln224', aes.c:224 on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.2 seconds; current allocated memory: 119.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 125.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 134.714 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 121.37 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5735 ; free virtual = 18187
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 39.41 seconds; peak allocated memory: 134.714 MB.
