Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Feb 16 15:43:31 2019
| Host         : caplab05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: dtg/video_on_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1051 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8698 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                19612        0.043        0.000                      0                19612        3.000        0.000                       0                  8706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.062        0.000                      0                18582        0.126        0.000                      0                18582        8.750        0.000                       0                  8448  
  clk_out2_clk_wiz_0          3.499        0.000                      0                  731        0.121        0.000                      0                  731        5.417        0.000                       0                   254  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.064        0.000                      0                18582        0.126        0.000                      0                18582        8.750        0.000                       0                  8448  
  clk_out2_clk_wiz_0_1        3.501        0.000                      0                  731        0.121        0.000                      0                  731        5.417        0.000                       0                   254  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.753        0.000                      0                   33        0.117        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.062        0.000                      0                18582        0.043        0.000                      0                18582  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.753        0.000                      0                   33        0.117        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.492        0.000                      0                   37        0.191        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.494        0.000                      0                   37        0.193        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.499        0.000                      0                  731        0.044        0.000                      0                  731  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.062        0.000                      0                18582        0.043        0.000                      0                18582  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.754        0.000                      0                   33        0.119        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.754        0.000                      0                   33        0.119        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.492        0.000                      0                   37        0.191        0.000                      0                   37  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.499        0.000                      0                  731        0.044        0.000                      0                  731  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.494        0.000                      0                   37        0.193        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.965        0.000                      0                  204        1.141        0.000                      0                  204  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.965        0.000                      0                  204        1.058        0.000                      0                  204  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.965        0.000                      0                  204        1.058        0.000                      0                  204  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.967        0.000                      0                  204        1.141        0.000                      0                  204  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.109        0.000                      0                   80        0.848        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.111        0.000                      0                   80        0.850        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.109        0.000                      0                   80        0.848        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.111        0.000                      0                   80        0.850        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 4.209ns (21.802%)  route 15.097ns (78.198%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.976    18.561    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 4.209ns (21.844%)  route 15.059ns (78.156%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.939    18.523    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.121ns  (logic 4.209ns (22.013%)  route 14.912ns (77.987%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.777    17.480    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.604 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.772    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.083    19.104    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.572    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.376    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.033ns  (logic 4.209ns (22.114%)  route 14.824ns (77.886%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.633    17.335    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.459 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.830    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.451%)  route 0.226ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y6          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.226    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[6]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.269    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.071    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.205%)  route 0.225ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.655    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X76Y3          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.272    -0.429    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.668%)  route 0.319ns (69.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/clk_out1
    SLICE_X41Y26         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/Q
                         net (fo=2, routed)           0.319    -0.082    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/tlb_refill_vec_n
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.893    -0.780    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/clk_out1
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.280    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.066    -0.214    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.897%)  route 0.315ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y29         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=2, routed)           0.315    -0.084    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/D[4]
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.896    -0.777    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.059    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/clk_out1
    SLICE_X16Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.336    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_8[2]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[26]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[26]
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.092    -0.425    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.667    -0.497    debounce/clk_out1
    SLICE_X0Y12          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.302    debounce/shift_pb4[3]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.045    -0.257 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.943    -0.730    debounce/clk_out1
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091    -0.393    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[6]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[30]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X9Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[16]_i_1__61/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[16]
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.934    -0.739    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y2          FDRE                                         r  rojo_bot/inst/BOTCPU/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  rojo_bot/inst/BOTCPU/bank_flop/Q
                         net (fo=11, routed)          0.139    -0.227    rojo_bot/inst/BOTCPU/stack_ram_low/DIB0
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.248    -0.495    
    SLICE_X76Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.349    rojo_bot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.221    rojo_bot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.372    rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y1          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.220    rojo_bot/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251    -0.492    
    SLICE_X76Y2          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.371    rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.317    rojo_bot/inst/BOTREGIF/LocX_int[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.047    -0.470    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.807%)  route 0.131ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.258    rojo_bot/inst/BOTREGIF/Q[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.076    -0.416    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y2      icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y2      icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y0      icon/icon_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y0      icon/icon_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y2      icon/icon_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y2      icon/icon_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 4.209ns (21.802%)  route 15.097ns (78.198%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.976    18.561    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.081    19.156    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 4.209ns (21.844%)  route 15.059ns (78.156%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.939    18.523    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.081    19.156    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.081    19.160    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.081    19.160    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.081    19.148    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.081    19.148    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.121ns  (logic 4.209ns (22.013%)  route 14.912ns (77.987%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.777    17.480    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.604 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.772    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.081    19.105    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -18.376    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.081    19.100    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.568    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.081    19.100    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.568    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.033ns  (logic 4.209ns (22.114%)  route 14.824ns (77.886%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.633    17.335    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.459 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.830    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.081    19.109    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.451%)  route 0.226ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y6          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.226    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[6]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.269    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.071    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.205%)  route 0.225ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.655    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X76Y3          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.272    -0.429    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.249    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.668%)  route 0.319ns (69.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/clk_out1
    SLICE_X41Y26         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/Q
                         net (fo=2, routed)           0.319    -0.082    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/tlb_refill_vec_n
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.893    -0.780    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/clk_out1
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.280    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.066    -0.214    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.897%)  route 0.315ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y29         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=2, routed)           0.315    -0.084    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/D[4]
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.896    -0.777    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.059    -0.218    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/clk_out1
    SLICE_X16Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.336    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_8[2]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[26]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[26]
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.092    -0.425    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.667    -0.497    debounce/clk_out1
    SLICE_X0Y12          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.302    debounce/shift_pb4[3]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.045    -0.257 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.943    -0.730    debounce/clk_out1
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091    -0.393    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[6]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[30]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X9Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[16]_i_1__61/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[16]
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.934    -0.739    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y2      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y3      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y19     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y20     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.076    12.461    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.895    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.076    12.461    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.895    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.076    12.462    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.896    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.076    12.462    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.896    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.076    12.459    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.893    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.076    12.459    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.893    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.076    12.461    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.895    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.076    12.461    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.895    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.076    12.459    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.076    12.459    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y2          FDRE                                         r  rojo_bot/inst/BOTCPU/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  rojo_bot/inst/BOTCPU/bank_flop/Q
                         net (fo=11, routed)          0.139    -0.227    rojo_bot/inst/BOTCPU/stack_ram_low/DIB0
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.248    -0.495    
    SLICE_X76Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.349    rojo_bot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.221    rojo_bot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.372    rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y1          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.220    rojo_bot/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251    -0.492    
    SLICE_X76Y2          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.371    rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.317    rojo_bot/inst/BOTREGIF/LocX_int[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.247    -0.517    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.047    -0.470    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.807%)  route 0.131ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.258    rojo_bot/inst/BOTREGIF/Q[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.076    -0.416    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.493    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.183    rojo_bot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y0      icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y2      icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y2      icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y0      icon/icon_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y0      icon/icon_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y2      icon/icon_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y2      icon/icon_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y1      rojo_bot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X70Y2      rojo_bot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X70Y3      rojo_bot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=13, routed)          1.995    15.051    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.175 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][16]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.476%)  route 1.891ns (76.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    13.055 r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=16, routed)          1.891    14.945    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.069 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.069    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][18]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X64Y7          FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.491ns  (logic 0.715ns (28.704%)  route 1.776ns (71.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          1.776    14.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.296    15.091 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][19]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.077    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.439ns  (logic 0.642ns (26.325%)  route 1.797ns (73.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=5, routed)           1.797    14.913    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X67Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.037    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][0]
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X67Y12         FDCE (Setup_fdce_C_D)        0.029    18.873    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.067%)  route 1.830ns (75.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=11, routed)          1.830    14.886    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.010 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    15.010    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][28]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)        0.032    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.272%)  route 1.810ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=9, routed)           1.810    14.865    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X70Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.989    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][31]
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X70Y9          FDCE (Setup_fdce_C_D)        0.077    18.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=11, routed)          1.803    14.859    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.983 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.983    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][20]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.081    18.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.921%)  route 1.747ns (75.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=3, routed)           1.747    14.803    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.927 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][2]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X64Y9          FDCE (Setup_fdce_C_D)        0.031    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.337ns  (logic 0.718ns (30.726%)  route 1.619ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=10, routed)          1.619    14.637    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.299    14.936 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    14.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][21]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.906%)  route 1.749ns (75.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           1.749    14.804    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.928 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    14.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  3.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.360%)  route 0.547ns (74.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.547     0.159    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.204 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.204    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][11]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.369%)  route 0.518ns (69.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.518     0.117    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.215 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.215    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][13]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.808%)  route 0.564ns (75.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.564     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][15]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.794%)  route 0.596ns (76.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.596     0.207    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X66Y9          FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.533     0.131    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.229 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.229    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][14]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.703%)  route 0.535ns (70.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.535     0.133    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][10]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.196%)  route 0.583ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.583     0.194    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.239 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.239    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][9]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.396%)  route 0.572ns (71.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=14, routed)          0.572     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.099     0.270 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][27]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X66Y7          FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.587     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X67Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][7]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X67Y8          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.964%)  route 0.590ns (76.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.590     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][3]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 4.209ns (21.802%)  route 15.097ns (78.198%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.976    18.561    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 4.209ns (21.844%)  route 15.059ns (78.156%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.939    18.523    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.121ns  (logic 4.209ns (22.013%)  route 14.912ns (77.987%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.777    17.480    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.604 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.772    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.083    19.104    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.572    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.376    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.033ns  (logic 4.209ns (22.114%)  route 14.824ns (77.886%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.633    17.335    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.459 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.830    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.451%)  route 0.226ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y6          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.226    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[6]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
                         clock uncertainty            0.083    -0.369    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.536    
                         clock uncertainty            0.083    -0.453    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.071    -0.382    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.205%)  route 0.225ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.655    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X76Y3          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.272    -0.429    
                         clock uncertainty            0.083    -0.346    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.166    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.668%)  route 0.319ns (69.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/clk_out1
    SLICE_X41Y26         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/Q
                         net (fo=2, routed)           0.319    -0.082    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/tlb_refill_vec_n
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.893    -0.780    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/clk_out1
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.280    
                         clock uncertainty            0.083    -0.197    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.066    -0.131    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.897%)  route 0.315ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y29         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=2, routed)           0.315    -0.084    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/D[4]
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.896    -0.777    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.083    -0.194    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.059    -0.135    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/clk_out1
    SLICE_X16Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.336    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_8[2]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[26]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[26]
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.092    -0.342    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.667    -0.497    debounce/clk_out1
    SLICE_X0Y12          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.302    debounce/shift_pb4[3]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.045    -0.257 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.943    -0.730    debounce/clk_out1
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.083    -0.401    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091    -0.310    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[6]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[30]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.314    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X9Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.083    -0.437    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[16]_i_1__61/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[16]
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.934    -0.739    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=13, routed)          1.995    15.051    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.175 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][16]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.476%)  route 1.891ns (76.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    13.055 r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=16, routed)          1.891    14.945    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.069 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.069    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][18]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X64Y7          FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.491ns  (logic 0.715ns (28.704%)  route 1.776ns (71.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          1.776    14.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.296    15.091 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][19]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.077    18.924    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.439ns  (logic 0.642ns (26.325%)  route 1.797ns (73.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=5, routed)           1.797    14.913    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X67Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.037    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][0]
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X67Y12         FDCE (Setup_fdce_C_D)        0.029    18.873    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.067%)  route 1.830ns (75.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=11, routed)          1.830    14.886    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.010 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    15.010    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][28]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)        0.032    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.272%)  route 1.810ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=9, routed)           1.810    14.865    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X70Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.989    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][31]
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X70Y9          FDCE (Setup_fdce_C_D)        0.077    18.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=11, routed)          1.803    14.859    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.983 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.983    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][20]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.203    18.847    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.081    18.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.921%)  route 1.747ns (75.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=3, routed)           1.747    14.803    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.927 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][2]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X64Y9          FDCE (Setup_fdce_C_D)        0.031    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.337ns  (logic 0.718ns (30.726%)  route 1.619ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=10, routed)          1.619    14.637    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.299    14.936 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    14.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][21]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.906%)  route 1.749ns (75.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           1.749    14.804    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.928 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    14.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.203    18.846    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  3.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.360%)  route 0.547ns (74.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.547     0.159    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.204 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.204    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][11]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.369%)  route 0.518ns (69.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.518     0.117    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.215 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.215    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][13]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.808%)  route 0.564ns (75.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.564     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][15]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.794%)  route 0.596ns (76.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.596     0.207    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X66Y9          FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.533     0.131    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.229 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.229    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][14]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.703%)  route 0.535ns (70.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.535     0.133    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][10]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.091     0.087    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.196%)  route 0.583ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.583     0.194    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.239 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.239    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][9]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.396%)  route 0.572ns (71.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=14, routed)          0.572     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.099     0.270 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][27]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X66Y7          FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.587     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X67Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][7]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X67Y8          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.964%)  route 0.590ns (76.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.590     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][3]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.092     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.326%)  route 0.584ns (69.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/Q
                         net (fo=1, routed)           0.436     0.071    rojo_bot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X66Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.116 r  rojo_bot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.147     0.263    rojo_bot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X66Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojo_bot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X66Y4          FDRE (Hold_fdre_C_D)         0.120     0.117    rojo_bot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.291ns (34.803%)  route 0.545ns (65.197%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/Q
                         net (fo=1, routed)           0.309    -0.073    rojo_bot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.098     0.025 r  rojo_bot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.236     0.261    rojo_bot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X68Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.306 r  rojo_bot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (29.999%)  route 0.593ns (70.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.084    rojo_bot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.039 r  rojo_bot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.312     0.272    rojo_bot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  rojo_bot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.091     0.088    rojo_bot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.625%)  route 0.637ns (73.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/Q
                         net (fo=1, routed)           0.408     0.019    rojo_bot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  rojo_bot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.229     0.293    rojo_bot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  rojo_bot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.091     0.088    rojo_bot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.763%)  route 0.629ns (71.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/Q
                         net (fo=1, routed)           0.399     0.033    rojo_bot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.078 r  rojo_bot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.230     0.308    rojo_bot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X68Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojo_bot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.292ns (31.763%)  route 0.627ns (68.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/Q
                         net (fo=1, routed)           0.337    -0.045    rojo_bot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.099     0.054 r  rojo_bot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.290     0.345    rojo_bot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  rojo_bot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.390    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X70Y5          FDRE (Hold_fdre_C_D)         0.120     0.117    rojo_bot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.854%)  route 0.662ns (74.146%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/Q
                         net (fo=1, routed)           0.365    -0.024    rojo_bot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.021 r  rojo_bot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.298     0.319    rojo_bot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  rojo_bot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.091     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.189ns (20.187%)  route 0.747ns (79.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT5 (Prop_lut5_I4_O)        0.048     0.404 r  rojo_bot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.404    rojo_bot/inst/BOTCPU/run_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.203     0.017    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.107     0.124    rojo_bot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.930%)  route 0.747ns (80.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  rojo_bot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.401    rojo_bot/inst/BOTCPU/internal_reset_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.203     0.017    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.091     0.108    rojo_bot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.482%)  route 0.670ns (72.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/Q
                         net (fo=1, routed)           0.620     0.254    rojo_bot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  rojo_bot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.050     0.350    rojo_bot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X65Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  rojo_bot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.326%)  route 0.584ns (69.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/Q
                         net (fo=1, routed)           0.436     0.071    rojo_bot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X66Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.116 r  rojo_bot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.147     0.263    rojo_bot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X66Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojo_bot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X66Y4          FDRE (Hold_fdre_C_D)         0.120     0.115    rojo_bot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.291ns (34.803%)  route 0.545ns (65.197%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/Q
                         net (fo=1, routed)           0.309    -0.073    rojo_bot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.098     0.025 r  rojo_bot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.236     0.261    rojo_bot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X68Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.306 r  rojo_bot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (29.999%)  route 0.593ns (70.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.084    rojo_bot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.039 r  rojo_bot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.312     0.272    rojo_bot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  rojo_bot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.091     0.086    rojo_bot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.625%)  route 0.637ns (73.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/Q
                         net (fo=1, routed)           0.408     0.019    rojo_bot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  rojo_bot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.229     0.293    rojo_bot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  rojo_bot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.091     0.086    rojo_bot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.763%)  route 0.629ns (71.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/Q
                         net (fo=1, routed)           0.399     0.033    rojo_bot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.078 r  rojo_bot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.230     0.308    rojo_bot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X68Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojo_bot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.292ns (31.763%)  route 0.627ns (68.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/Q
                         net (fo=1, routed)           0.337    -0.045    rojo_bot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.099     0.054 r  rojo_bot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.290     0.345    rojo_bot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  rojo_bot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.390    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X70Y5          FDRE (Hold_fdre_C_D)         0.120     0.115    rojo_bot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.854%)  route 0.662ns (74.146%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/Q
                         net (fo=1, routed)           0.365    -0.024    rojo_bot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.021 r  rojo_bot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.298     0.319    rojo_bot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  rojo_bot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.091     0.085    rojo_bot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.189ns (20.187%)  route 0.747ns (79.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT5 (Prop_lut5_I4_O)        0.048     0.404 r  rojo_bot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.404    rojo_bot/inst/BOTCPU/run_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.201     0.015    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.107     0.122    rojo_bot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.930%)  route 0.747ns (80.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  rojo_bot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.401    rojo_bot/inst/BOTCPU/internal_reset_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.201     0.015    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.091     0.106    rojo_bot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.482%)  route 0.670ns (72.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/Q
                         net (fo=1, routed)           0.620     0.254    rojo_bot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  rojo_bot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.050     0.350    rojo_bot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X65Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  rojo_bot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y2          FDRE                                         r  rojo_bot/inst/BOTCPU/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  rojo_bot/inst/BOTCPU/bank_flop/Q
                         net (fo=11, routed)          0.139    -0.227    rojo_bot/inst/BOTCPU/stack_ram_low/DIB0
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.248    -0.495    
                         clock uncertainty            0.078    -0.417    
    SLICE_X76Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.271    rojo_bot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.221    rojo_bot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.294    rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y1          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.220    rojo_bot/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X76Y2          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.293    rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.317    rojo_bot/inst/BOTREGIF/LocX_int[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.078    -0.439    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.047    -0.392    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.807%)  route 0.131ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.258    rojo_bot/inst/BOTREGIF/Q[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.076    -0.338    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.306ns  (logic 4.209ns (21.802%)  route 15.097ns (78.198%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.976    18.561    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.561    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 4.209ns (21.844%)  route 15.059ns (78.156%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 18.742 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.758    17.461    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.585 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.939    18.523    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.762    18.742    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.238    
                         clock uncertainty           -0.083    19.155    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.623    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.523    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.209ns (21.872%)  route 15.035ns (78.128%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.665    17.367    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.124    17.491 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           1.008    18.499    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.746    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.242    
                         clock uncertainty           -0.083    19.159    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.627    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.208ns  (logic 4.209ns (21.913%)  route 14.999ns (78.087%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.714    17.417    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.923    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.083    19.147    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.121ns  (logic 4.209ns (22.013%)  route 14.912ns (77.987%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.777    17.480    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.604 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.772    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.083    19.104    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.572    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.376    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.031ns  (logic 4.209ns (22.117%)  route 14.822ns (77.883%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.826    17.529    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.653 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.633    18.286    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.083    19.099    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.033ns  (logic 4.209ns (22.114%)  route 14.824ns (77.886%))
  Logic Levels:           23  (LUT2=1 LUT4=3 LUT5=6 LUT6=13)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X30Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.267 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.265     0.998    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X30Y25         LUT5 (Prop_lut5_I3_O)        0.323     1.321 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           1.095     2.416    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.764 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           0.740     3.505    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X33Y25         LUT2 (Prop_lut2_I0_O)        0.150     3.655 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.937     4.592    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.352     4.944 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.588     5.532    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.326     5.858 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__1/O
                         net (fo=1, routed)           0.640     6.498    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_80
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.622 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.585     7.207    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_17
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.331 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__99/O
                         net (fo=4, routed)           0.314     7.645    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_47
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.769 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__82/O
                         net (fo=8, routed)           0.515     8.284    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mmu_itmack_i
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.408 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__151/O
                         net (fo=46, routed)          0.609     9.017    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.141 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.677     9.819    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.943 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.434    10.376    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.467    10.968    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.092 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.185    11.277    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.401 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.491    11.892    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.016 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.416    12.432    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.556 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.405    12.960    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.084 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.668    13.753    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X54Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.877 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.449    14.326    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X57Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.589    15.039    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X58Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.163 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.888    16.051    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X59Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.175 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.403    16.578    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124    16.702 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.633    17.335    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.459 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.830    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.576    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.451%)  route 0.226ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X72Y6          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.226    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[6]
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.971    -0.702    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.250    -0.452    
                         clock uncertainty            0.083    -0.369    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.058    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X18Y23         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.536    
                         clock uncertainty            0.083    -0.453    
    SLICE_X18Y23         FDRE (Hold_fdre_C_D)         0.071    -0.382    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.205%)  route 0.225ns (57.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.655    -0.509    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X76Y3          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]_rep__0/Q
                         net (fo=30, routed)          0.225    -0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[15]
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.972    -0.701    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.272    -0.429    
                         clock uncertainty            0.083    -0.346    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.166    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.668%)  route 0.319ns (69.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/clk_out1
    SLICE_X41Y26         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_tlb_refill_vec_n/q_reg[0]/Q
                         net (fo=2, routed)           0.319    -0.082    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/tlb_refill_vec_n
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.893    -0.780    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/clk_out1
    SLICE_X55Y29         FDRE                                         r  mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.280    
                         clock uncertainty            0.083    -0.197    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.066    -0.131    mfp_sys/top/cpu/core/mpc/mpc_exc/_pre_evec_sel_reg_4_0_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.897%)  route 0.315ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y29         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=2, routed)           0.315    -0.084    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/D[4]
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.896    -0.777    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X58Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.083    -0.194    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.059    -0.135    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/clk_out1
    SLICE_X16Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.336    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_8[2]
    SLICE_X17Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[26]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.291    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[26]
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X17Y17         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.092    -0.342    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.667    -0.497    debounce/clk_out1
    SLICE_X0Y12          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.302    debounce/shift_pb4[3]
    SLICE_X1Y12          LUT5 (Prop_lut5_I0_O)        0.045    -0.257 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.943    -0.730    debounce/clk_out1
    SLICE_X1Y12          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.083    -0.401    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091    -0.310    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_out1
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_7[6]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[30]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[30]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.314    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X9Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X8Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.083    -0.437    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[16]_i_1__61/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[16]
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.934    -0.739    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y21          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=13, routed)          1.995    15.051    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.175 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][16]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.476%)  route 1.891ns (76.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    13.055 r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=16, routed)          1.891    14.945    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.069 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.069    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][18]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X64Y7          FDCE (Setup_fdce_C_D)        0.031    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.491ns  (logic 0.715ns (28.704%)  route 1.776ns (71.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          1.776    14.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.296    15.091 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][19]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.077    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.439ns  (logic 0.642ns (26.325%)  route 1.797ns (73.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=5, routed)           1.797    14.913    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X67Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.037    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][0]
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X67Y12         FDCE (Setup_fdce_C_D)        0.029    18.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.067%)  route 1.830ns (75.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=11, routed)          1.830    14.886    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.010 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    15.010    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][28]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)        0.032    18.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.272%)  route 1.810ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=9, routed)           1.810    14.865    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X70Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.989    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][31]
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X70Y9          FDCE (Setup_fdce_C_D)        0.077    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=11, routed)          1.803    14.859    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.983 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.983    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][20]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.081    18.930    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.921%)  route 1.747ns (75.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=3, routed)           1.747    14.803    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.927 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][2]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X64Y9          FDCE (Setup_fdce_C_D)        0.031    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.337ns  (logic 0.718ns (30.726%)  route 1.619ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=10, routed)          1.619    14.637    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.299    14.936 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    14.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][21]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.906%)  route 1.749ns (75.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           1.749    14.804    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.928 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    14.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.360%)  route 0.547ns (74.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.547     0.159    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.204 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.204    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][11]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.369%)  route 0.518ns (69.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.518     0.117    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.215 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.215    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][13]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.808%)  route 0.564ns (75.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.564     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][15]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.794%)  route 0.596ns (76.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.596     0.207    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X66Y9          FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.533     0.131    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.229 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.229    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][14]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.703%)  route 0.535ns (70.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.535     0.133    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][10]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.196%)  route 0.583ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.583     0.194    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.239 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.239    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][9]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.396%)  route 0.572ns (71.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=14, routed)          0.572     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.099     0.270 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][27]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X66Y7          FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.587     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X67Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][7]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X67Y8          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.964%)  route 0.590ns (76.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.590     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][3]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.575ns  (logic 0.580ns (22.523%)  route 1.995ns (77.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=13, routed)          1.995    15.051    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    15.175 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    15.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][16]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.476%)  route 1.891ns (76.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDCE (Prop_fdce_C_Q)         0.456    13.055 r  rojo_bot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=16, routed)          1.891    14.945    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.069 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.069    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][18]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X64Y7          FDCE (Setup_fdce_C_D)        0.031    18.880    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.491ns  (logic 0.715ns (28.704%)  route 1.776ns (71.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          1.776    14.795    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.296    15.091 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][19]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.077    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -15.091    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.439ns  (logic 0.642ns (26.325%)  route 1.797ns (73.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns = ( 12.599 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.805    12.599    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDCE (Prop_fdce_C_Q)         0.518    13.117 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=5, routed)           1.797    14.913    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X67Y12         LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.037    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][0]
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X67Y12         FDCE (Setup_fdce_C_D)        0.029    18.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.067%)  route 1.830ns (75.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=11, routed)          1.830    14.886    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.010 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    15.010    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][28]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)        0.032    18.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.272%)  route 1.810ns (75.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=9, routed)           1.810    14.865    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X70Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.989    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][31]
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X70Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X70Y9          FDCE (Setup_fdce_C_D)        0.077    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.334%)  route 1.803ns (75.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=11, routed)          1.803    14.859    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.983 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.983    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][20]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.676    18.655    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.051    
                         clock uncertainty           -0.201    18.849    
    SLICE_X66Y7          FDCE (Setup_fdce_C_D)        0.081    18.930    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.327ns  (logic 0.580ns (24.921%)  route 1.747ns (75.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=3, routed)           1.747    14.803    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.927 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][2]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X64Y9          FDCE (Setup_fdce_C_D)        0.031    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -14.927    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.337ns  (logic 0.718ns (30.726%)  route 1.619ns (69.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.419    13.019 r  rojo_bot/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=10, routed)          1.619    14.637    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.299    14.936 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    14.936    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][21]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.906%)  route 1.749ns (75.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 12.600 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    12.600    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.456    13.056 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           1.749    14.804    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.124    14.928 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    14.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.675    18.654    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.050    
                         clock uncertainty           -0.201    18.848    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.079    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  3.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.360%)  route 0.547ns (74.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.547     0.159    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.204 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.204    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][11]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.226ns (30.369%)  route 0.518ns (69.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.518     0.117    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.215 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.215    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][13]
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.808%)  route 0.564ns (75.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.564     0.175    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.220 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.220    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][15]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.794%)  route 0.596ns (76.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.596     0.207    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X66Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.252    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][4]
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X66Y9          FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.777%)  route 0.533ns (70.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X67Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.533     0.131    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.229 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.229    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][14]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.703%)  route 0.535ns (70.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.535     0.133    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X65Y7          LUT6 (Prop_lut6_I1_O)        0.098     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][10]
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X65Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.196%)  route 0.583ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.583     0.194    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X68Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.239 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.239    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][9]
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X68Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X68Y7          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.227ns (28.396%)  route 0.572ns (71.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=14, routed)          0.572     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X66Y7          LUT6 (Prop_lut6_I1_O)        0.099     0.270 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.270    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][27]
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X66Y7          FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.052%)  route 0.587ns (75.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.587     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X67Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][7]
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X67Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X67Y8          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.964%)  route 0.590ns (76.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.590     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X64Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/q_reg[1][3]
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.909    -0.764    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X64Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.092     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.203    25.509    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.985    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         24.985    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.326%)  route 0.584ns (69.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/Q
                         net (fo=1, routed)           0.436     0.071    rojo_bot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X66Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.116 r  rojo_bot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.147     0.263    rojo_bot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X66Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojo_bot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X66Y4          FDRE (Hold_fdre_C_D)         0.120     0.117    rojo_bot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.291ns (34.803%)  route 0.545ns (65.197%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/Q
                         net (fo=1, routed)           0.309    -0.073    rojo_bot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.098     0.025 r  rojo_bot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.236     0.261    rojo_bot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X68Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.306 r  rojo_bot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (29.999%)  route 0.593ns (70.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.084    rojo_bot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.039 r  rojo_bot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.312     0.272    rojo_bot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  rojo_bot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.091     0.088    rojo_bot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.625%)  route 0.637ns (73.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/Q
                         net (fo=1, routed)           0.408     0.019    rojo_bot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  rojo_bot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.229     0.293    rojo_bot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  rojo_bot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.091     0.088    rojo_bot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.763%)  route 0.629ns (71.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/Q
                         net (fo=1, routed)           0.399     0.033    rojo_bot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.078 r  rojo_bot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.230     0.308    rojo_bot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X68Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojo_bot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.292ns (31.763%)  route 0.627ns (68.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/Q
                         net (fo=1, routed)           0.337    -0.045    rojo_bot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.099     0.054 r  rojo_bot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.290     0.345    rojo_bot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  rojo_bot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.390    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X70Y5          FDRE (Hold_fdre_C_D)         0.120     0.117    rojo_bot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.854%)  route 0.662ns (74.146%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/Q
                         net (fo=1, routed)           0.365    -0.024    rojo_bot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.021 r  rojo_bot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.298     0.319    rojo_bot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  rojo_bot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.091     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.189ns (20.187%)  route 0.747ns (79.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT5 (Prop_lut5_I4_O)        0.048     0.404 r  rojo_bot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.404    rojo_bot/inst/BOTCPU/run_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.203     0.017    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.107     0.124    rojo_bot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.930%)  route 0.747ns (80.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  rojo_bot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.401    rojo_bot/inst/BOTCPU/internal_reset_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.203     0.017    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.091     0.108    rojo_bot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.482%)  route 0.670ns (72.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/Q
                         net (fo=1, routed)           0.620     0.254    rojo_bot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  rojo_bot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.050     0.350    rojo_bot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X65Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  rojo_bot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.092     0.089    rojo_bot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 2.250ns (24.650%)  route 6.878ns (75.350%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.742     8.394    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.893    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.250ns (24.654%)  route 6.876ns (75.346%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 12.042 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.740     8.392    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.729    12.042    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.538    
                         clock uncertainty           -0.078    12.460    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.894    icon/icon_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 2.446ns (27.496%)  route 6.450ns (72.504%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.819     8.162    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.446ns (27.501%)  route 6.448ns (72.499%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 12.041 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 f  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I0_O)        0.302     4.850 f  icon/icon_0_i_8/O
                         net (fo=1, routed)           0.165     5.015    dtg/pixel_row_reg[11]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.328     5.343 r  dtg/icon_0_i_1/O
                         net (fo=16, routed)          2.818     8.161    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.728    12.041    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.496    12.537    
                         clock uncertainty           -0.078    12.459    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    11.893    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.250ns (25.598%)  route 6.540ns (74.402%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 12.039 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.806    -0.734    dtg/clk_out2
    SLICE_X62Y2          FDRE                                         r  dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  dtg/pixel_row_reg[10]/Q
                         net (fo=15, routed)          0.850     0.635    dtg/pixel_row[10]
    SLICE_X63Y1          LUT5 (Prop_lut5_I3_O)        0.124     0.759 r  dtg/icon_pixel3_carry_i_10/O
                         net (fo=10, routed)          0.642     1.401    dtg/p_0_in4_in[6]
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124     1.525 r  dtg/icon_pixel3_carry_i_12/O
                         net (fo=8, routed)           0.838     2.362    dtg/p_0_in4_in[4]
    SLICE_X64Y2          LUT4 (Prop_lut4_I2_O)        0.150     2.512 r  dtg/addr_icon_row1__2_carry_i_5/O
                         net (fo=1, routed)           0.715     3.227    dtg/addr_icon_row1__2_carry_i_5_n_0
    SLICE_X66Y1          LUT6 (Prop_lut6_I3_O)        0.326     3.553 r  dtg/addr_icon_row1__2_carry_i_2/O
                         net (fo=1, routed)           0.000     3.553    icon/pixel_row_reg[11]_2[1]
    SLICE_X66Y1          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.127 r  icon/addr_icon_row1__2_carry/CO[2]
                         net (fo=2, routed)           0.421     4.548    icon/addr_icon_row18_out
    SLICE_X66Y3          LUT3 (Prop_lut3_I2_O)        0.310     4.858 f  icon/icon_0_i_9/O
                         net (fo=1, routed)           0.670     5.528    dtg/pixel_row_reg[7]_0
    SLICE_X66Y3          LUT6 (Prop_lut6_I5_O)        0.124     5.652 r  dtg/icon_0_i_2/O
                         net (fo=16, routed)          2.404     8.056    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.726    12.039    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.496    12.535    
                         clock uncertainty           -0.078    12.457    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.891    icon/icon_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  3.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y2          FDRE                                         r  rojo_bot/inst/BOTCPU/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  rojo_bot/inst/BOTCPU/bank_flop/Q
                         net (fo=11, routed)          0.139    -0.227    rojo_bot/inst/BOTCPU/stack_ram_low/DIB0
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.248    -0.495    
                         clock uncertainty            0.078    -0.417    
    SLICE_X76Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.271    rojo_bot/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  rojo_bot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.221    rojo_bot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.294    rojo_bot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.089%)  route 0.123ns (42.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.656    -0.508    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X74Y1          FDRE                                         r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  rojo_bot/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.220    rojo_bot/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.931    -0.742    rojo_bot/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X76Y2          RAMS32                                       r  rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.251    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X76Y2          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.293    rojo_bot/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.317    rojo_bot/inst/BOTREGIF/LocX_int[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.247    -0.517    
                         clock uncertainty            0.078    -0.439    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.047    -0.392    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.807%)  route 0.131ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.634    -0.530    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  rojo_bot/inst/BOTREGIF/Sensors_int_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.258    rojo_bot/inst/BOTREGIF/Q[2]
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.076    -0.338    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.051%)  route 0.344ns (70.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.655    -0.509    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X75Y4          FDRE                                         r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  rojo_bot/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.344    -0.023    rojo_bot/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X76Y4          RAMD32                                       r  rojo_bot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.251    -0.493    
                         clock uncertainty            0.078    -0.415    
    SLICE_X76Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    rojo_bot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.698%)  route 3.654ns (86.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.978    23.493    dtg/SR[0]
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y2          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y2          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.913%)  route 3.589ns (86.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.912    23.428    dtg/SR[0]
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y0          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y0          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 25.317 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 r  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.839    23.355    dtg/SR[0]
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.671    25.317    dtg/clk_out2
    SLICE_X56Y1          FDRE                                         r  dtg/pixel_column_reg[3]/C
                         clock pessimism              0.395    25.712    
                         clock uncertainty           -0.201    25.511    
    SLICE_X56Y1          FDRE (Setup_fdre_C_R)       -0.524    24.987    dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -23.355    
  -------------------------------------------------------------------
                         slack                                  1.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.254ns (30.326%)  route 0.584ns (69.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[0]/Q
                         net (fo=1, routed)           0.436     0.071    rojo_bot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X66Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.116 r  rojo_bot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.147     0.263    rojo_bot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X66Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  rojo_bot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X66Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X66Y4          FDRE (Hold_fdre_C_D)         0.120     0.115    rojo_bot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.291ns (34.803%)  route 0.545ns (65.197%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[6]/Q
                         net (fo=1, routed)           0.309    -0.073    rojo_bot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.098     0.025 r  rojo_bot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.236     0.261    rojo_bot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X68Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.306 r  rojo_bot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.254ns (29.999%)  route 0.593ns (70.001%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.084    rojo_bot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.039 r  rojo_bot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.312     0.272    rojo_bot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X68Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  rojo_bot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.091     0.086    rojo_bot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.625%)  route 0.637ns (73.375%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[3]/Q
                         net (fo=1, routed)           0.408     0.019    rojo_bot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  rojo_bot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.229     0.293    rojo_bot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  rojo_bot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X64Y4          FDRE (Hold_fdre_C_D)         0.091     0.086    rojo_bot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.254ns (28.763%)  route 0.629ns (71.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[5]/Q
                         net (fo=1, routed)           0.399     0.033    rojo_bot/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.078 r  rojo_bot/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.230     0.308    rojo_bot/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X68Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojo_bot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X68Y4          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X68Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.292ns (31.763%)  route 0.627ns (68.237%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[7]/Q
                         net (fo=1, routed)           0.337    -0.045    rojo_bot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X67Y5          LUT6 (Prop_lut6_I5_O)        0.099     0.054 r  rojo_bot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.290     0.345    rojo_bot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X70Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  rojo_bot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.390    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X70Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X70Y5          FDRE (Hold_fdre_C_D)         0.120     0.115    rojo_bot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.854%)  route 0.662ns (74.146%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X63Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[2]/Q
                         net (fo=1, routed)           0.365    -0.024    rojo_bot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.021 r  rojo_bot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.298     0.319    rojo_bot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.364 r  rojo_bot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X63Y5          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.091     0.085    rojo_bot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.189ns (20.187%)  route 0.747ns (79.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT5 (Prop_lut5_I4_O)        0.048     0.404 r  rojo_bot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.404    rojo_bot/inst/BOTCPU/run_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.201     0.015    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.107     0.122    rojo_bot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.930%)  route 0.747ns (80.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.747     0.356    rojo_bot/inst/BOTCPU/reset_lut/I4
    SLICE_X77Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  rojo_bot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.401    rojo_bot/inst/BOTCPU/internal_reset_value
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.930    -0.743    rojo_bot/inst/BOTCPU/clk_in
    SLICE_X77Y3          FDRE                                         r  rojo_bot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.187    
                         clock uncertainty            0.201     0.015    
    SLICE_X77Y3          FDRE (Hold_fdre_C_D)         0.091     0.106    rojo_bot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.482%)  route 0.670ns (72.518%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.634    -0.530    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/clk_out1
    SLICE_X66Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_rojo/PORT_BOTCTRL_reg[1]/Q
                         net (fo=1, routed)           0.620     0.254    rojo_bot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.299 r  rojo_bot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.050     0.350    rojo_bot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X65Y6          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  rojo_bot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    rojo_bot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y6          FDRE                                         r  rojo_bot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X65Y6          FDRE (Hold_fdre_C_D)         0.092     0.087    rojo_bot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.965ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.580ns (10.494%)  route 4.947ns (89.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.270     4.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y27         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y27         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.496    19.153    
                         clock uncertainty           -0.083    19.070    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    18.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.965    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.474    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.474    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.871%)  route 0.986ns (84.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.216     0.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X72Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X72Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.965ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.580ns (10.494%)  route 4.947ns (89.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.270     4.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y27         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y27         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.496    19.153    
                         clock uncertainty           -0.083    19.070    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    18.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.965    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.474    
                         clock uncertainty            0.083    -0.391    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.474    
                         clock uncertainty            0.083    -0.391    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.871%)  route 0.986ns (84.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.216     0.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X72Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X72Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.965ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.580ns (10.494%)  route 4.947ns (89.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.270     4.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y27         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y27         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.496    19.153    
                         clock uncertainty           -0.083    19.070    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    18.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.965    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.016ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.016    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.083    19.069    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.750    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.083    19.158    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.474    
                         clock uncertainty            0.083    -0.391    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.474    
                         clock uncertainty            0.083    -0.391    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.871%)  route 0.986ns (84.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.216     0.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X72Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X72Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.083    -0.393    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.967ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.580ns (10.494%)  route 4.947ns (89.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.270     4.786    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y27         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.678    18.657    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y27         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.496    19.153    
                         clock uncertainty           -0.081    19.072    
    SLICE_X14Y27         FDCE (Recov_fdce_C_CLR)     -0.319    18.753    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 13.967    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X15Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X15Y26         FDCE (Recov_fdce_C_CLR)     -0.405    18.666    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.104ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.752    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.104    

Slack (MET) :             14.104ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.752    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.104    

Slack (MET) :             14.104ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.752    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.104    

Slack (MET) :             14.104ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         3.132     4.648    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X14Y26         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.677    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y26         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.081    19.071    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.319    18.752    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         18.752    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 14.104    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.081    19.160    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.081    19.160    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.580ns (11.099%)  route 4.646ns (88.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    -0.741    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676     1.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124     1.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         2.969     4.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X7Y12          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.496    19.241    
                         clock uncertainty           -0.081    19.160    
    SLICE_X7Y12          FDCE (Recov_fdce_C_CLR)     -0.405    18.755    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 14.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.474    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.186ns (16.783%)  route 0.922ns (83.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.152     0.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X73Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.928    -0.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X73Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.272    -0.474    
    SLICE_X73Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.871%)  route 0.986ns (84.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.216     0.639    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X72Y9          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X72Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.777%)  route 0.993ns (84.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.223     0.646    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/SR[0]
    SLICE_X73Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/clk_out1
    SLICE_X73Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X73Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/seven_segment_driver/counter16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[27]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.719%)  route 0.997ns (84.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.227     0.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/SR[0]
    SLICE_X72Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.926    -0.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/clk_out1
    SLICE_X72Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X72Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_segment/segData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  1.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.353     0.777    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y6          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.055%)  route 1.239ns (86.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.468     0.892    rojo_bot/inst/BOTREGIF/reset
    SLICE_X69Y7          FDCE                                         f  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X69Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    rojo_bot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.186ns (12.652%)  route 1.284ns (87.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.514     0.937    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y4          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X65Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    rojo_bot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.033    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.353     0.777    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y6          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.055%)  route 1.239ns (86.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.468     0.892    rojo_bot/inst/BOTREGIF/reset
    SLICE_X69Y7          FDCE                                         f  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X69Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.098    rojo_bot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.186ns (12.652%)  route 1.284ns (87.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.514     0.937    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y4          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X65Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    rojo_bot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.203    25.515    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.110    rojo_bot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.110    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.353     0.777    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y6          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.055%)  route 1.239ns (86.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.468     0.892    rojo_bot/inst/BOTREGIF/reset
    SLICE_X69Y7          FDCE                                         f  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X69Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.096    rojo_bot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.186ns (12.652%)  route 1.284ns (87.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.514     0.937    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y4          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X65Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    rojo_bot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.033    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocY_reg[3]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocY_reg[3]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/Sensors_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.742ns  (logic 0.580ns (15.499%)  route 3.162ns (84.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.486    23.001    rojo_bot/inst/BOTREGIF/reset
    SLICE_X64Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X64Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X64Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -23.001    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.738ns  (logic 0.580ns (15.517%)  route 3.158ns (84.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 25.323 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.741ns = ( 19.259 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        1.799    19.259    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.456    19.715 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           1.676    21.392    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.516 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         1.481    22.997    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         1.677    25.323    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.718    
                         clock uncertainty           -0.201    25.517    
    SLICE_X65Y5          FDCE (Recov_fdce_C_CLR)     -0.405    25.112    rojo_bot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                  2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.353     0.777    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y6          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y6          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y6          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.637%)  route 1.178ns (86.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.408     0.831    rojo_bot/inst/BOTREGIF/reset
    SLICE_X62Y5          FDCE                                         f  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X62Y5          FDCE                                         r  rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X62Y5          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojo_bot/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.186ns (13.055%)  route 1.239ns (86.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.468     0.892    rojo_bot/inst/BOTREGIF/reset
    SLICE_X69Y7          FDCE                                         f  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.909    -0.764    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X69Y7          FDCE                                         r  rojo_bot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X69Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.098    rojo_bot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.186ns (12.652%)  route 1.284ns (87.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8446, routed)        0.631    -0.533    debounce/clk_out1
    SLICE_X53Y0          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=7, routed)           0.770     0.379    debounce/CPU_RESETN_DB
    SLICE_X72Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.424 f  debounce/rx_sync1_i_1/O
                         net (fo=302, routed)         0.514     0.937    rojo_bot/inst/BOTREGIF/reset
    SLICE_X65Y4          FDCE                                         f  rojo_bot/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=252, routed)         0.910    -0.763    rojo_bot/inst/BOTREGIF/clk_in
    SLICE_X65Y4          FDCE                                         r  rojo_bot/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X65Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    rojo_bot/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.035    





