<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4531" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4531{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4531{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_4531{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4531{left:83px;bottom:998px;letter-spacing:-0.16px;}
#t5_4531{left:141px;bottom:998px;letter-spacing:-0.16px;}
#t6_4531{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4531{left:425px;bottom:998px;letter-spacing:-0.13px;}
#t8_4531{left:425px;bottom:976px;letter-spacing:-0.11px;}
#t9_4531{left:425px;bottom:959px;letter-spacing:-0.13px;}
#ta_4531{left:425px;bottom:943px;letter-spacing:-0.11px;}
#tb_4531{left:425px;bottom:926px;letter-spacing:-0.1px;}
#tc_4531{left:690px;bottom:912px;letter-spacing:-0.11px;}
#td_4531{left:690px;bottom:895px;letter-spacing:-0.13px;}
#te_4531{left:690px;bottom:878px;letter-spacing:-0.12px;}
#tf_4531{left:690px;bottom:862px;letter-spacing:-0.13px;}
#tg_4531{left:690px;bottom:845px;letter-spacing:-0.13px;}
#th_4531{left:690px;bottom:823px;letter-spacing:-0.11px;}
#ti_4531{left:690px;bottom:807px;letter-spacing:-0.13px;}
#tj_4531{left:690px;bottom:790px;letter-spacing:-0.12px;}
#tk_4531{left:690px;bottom:773px;letter-spacing:-0.14px;}
#tl_4531{left:690px;bottom:756px;letter-spacing:-0.11px;}
#tm_4531{left:690px;bottom:739px;letter-spacing:-0.14px;}
#tn_4531{left:690px;bottom:723px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#to_4531{left:83px;bottom:901px;letter-spacing:-0.16px;}
#tp_4531{left:141px;bottom:901px;letter-spacing:-0.17px;}
#tq_4531{left:190px;bottom:901px;letter-spacing:-0.15px;}
#tr_4531{left:425px;bottom:901px;letter-spacing:-0.14px;}
#ts_4531{left:425px;bottom:880px;letter-spacing:-0.11px;}
#tt_4531{left:425px;bottom:863px;letter-spacing:-0.13px;}
#tu_4531{left:425px;bottom:846px;letter-spacing:-0.11px;}
#tv_4531{left:425px;bottom:830px;letter-spacing:-0.1px;}
#tw_4531{left:83px;bottom:805px;letter-spacing:-0.17px;}
#tx_4531{left:141px;bottom:805px;letter-spacing:-0.17px;}
#ty_4531{left:190px;bottom:805px;letter-spacing:-0.15px;}
#tz_4531{left:425px;bottom:805px;letter-spacing:-0.14px;}
#t10_4531{left:425px;bottom:784px;letter-spacing:-0.12px;}
#t11_4531{left:425px;bottom:767px;letter-spacing:-0.13px;}
#t12_4531{left:425px;bottom:750px;letter-spacing:-0.11px;}
#t13_4531{left:425px;bottom:733px;letter-spacing:-0.1px;}
#t14_4531{left:83px;bottom:709px;letter-spacing:-0.17px;}
#t15_4531{left:141px;bottom:709px;letter-spacing:-0.17px;}
#t16_4531{left:190px;bottom:709px;letter-spacing:-0.15px;}
#t17_4531{left:425px;bottom:709px;letter-spacing:-0.14px;}
#t18_4531{left:425px;bottom:687px;letter-spacing:-0.12px;}
#t19_4531{left:425px;bottom:671px;letter-spacing:-0.13px;}
#t1a_4531{left:425px;bottom:654px;letter-spacing:-0.11px;}
#t1b_4531{left:425px;bottom:637px;letter-spacing:-0.1px;}
#t1c_4531{left:83px;bottom:613px;letter-spacing:-0.17px;}
#t1d_4531{left:141px;bottom:613px;letter-spacing:-0.17px;}
#t1e_4531{left:190px;bottom:613px;letter-spacing:-0.15px;}
#t1f_4531{left:425px;bottom:613px;letter-spacing:-0.12px;}
#t1g_4531{left:690px;bottom:613px;letter-spacing:-0.1px;}
#t1h_4531{left:690px;bottom:596px;letter-spacing:-0.12px;}
#t1i_4531{left:190px;bottom:571px;}
#t1j_4531{left:425px;bottom:571px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4531{left:190px;bottom:547px;}
#t1l_4531{left:425px;bottom:547px;letter-spacing:-0.14px;}
#t1m_4531{left:190px;bottom:522px;}
#t1n_4531{left:425px;bottom:522px;letter-spacing:-0.12px;}
#t1o_4531{left:425px;bottom:506px;letter-spacing:-0.11px;}
#t1p_4531{left:690px;bottom:522px;letter-spacing:-0.13px;}
#t1q_4531{left:190px;bottom:481px;letter-spacing:-0.14px;}
#t1r_4531{left:425px;bottom:481px;letter-spacing:-0.14px;}
#t1s_4531{left:190px;bottom:457px;letter-spacing:-0.14px;}
#t1t_4531{left:425px;bottom:457px;letter-spacing:-0.13px;}
#t1u_4531{left:190px;bottom:432px;letter-spacing:-0.14px;}
#t1v_4531{left:425px;bottom:432px;letter-spacing:-0.14px;}
#t1w_4531{left:83px;bottom:408px;letter-spacing:-0.16px;}
#t1x_4531{left:141px;bottom:408px;letter-spacing:-0.16px;}
#t1y_4531{left:190px;bottom:408px;letter-spacing:-0.15px;}
#t1z_4531{left:425px;bottom:408px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_4531{left:425px;bottom:391px;letter-spacing:-0.13px;}
#t21_4531{left:690px;bottom:408px;letter-spacing:-0.13px;}
#t22_4531{left:83px;bottom:367px;letter-spacing:-0.18px;}
#t23_4531{left:141px;bottom:367px;letter-spacing:-0.17px;}
#t24_4531{left:190px;bottom:367px;letter-spacing:-0.14px;}
#t25_4531{left:425px;bottom:367px;letter-spacing:-0.11px;}
#t26_4531{left:425px;bottom:345px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t27_4531{left:425px;bottom:328px;letter-spacing:-0.12px;}
#t28_4531{left:690px;bottom:367px;letter-spacing:-0.03px;}
#t29_4531{left:690px;bottom:350px;letter-spacing:-0.13px;}
#t2a_4531{left:690px;bottom:333px;letter-spacing:-0.11px;}
#t2b_4531{left:190px;bottom:304px;}
#t2c_4531{left:425px;bottom:304px;letter-spacing:-0.14px;}
#t2d_4531{left:425px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2e_4531{left:425px;bottom:266px;letter-spacing:-0.13px;}
#t2f_4531{left:425px;bottom:244px;letter-spacing:-0.11px;}
#t2g_4531{left:425px;bottom:228px;letter-spacing:-0.12px;}
#t2h_4531{left:425px;bottom:211px;letter-spacing:-0.1px;}
#t2i_4531{left:425px;bottom:194px;letter-spacing:-0.11px;}
#t2j_4531{left:690px;bottom:304px;letter-spacing:-0.03px;}
#t2k_4531{left:690px;bottom:287px;letter-spacing:-0.13px;}
#t2l_4531{left:690px;bottom:270px;letter-spacing:-0.11px;}
#t2m_4531{left:190px;bottom:169px;letter-spacing:-0.14px;}
#t2n_4531{left:425px;bottom:169px;letter-spacing:-0.12px;}
#t2o_4531{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2p_4531{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2q_4531{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2r_4531{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2s_4531{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2t_4531{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2u_4531{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2v_4531{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2w_4531{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2x_4531{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4531{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4531{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4531{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4531{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4531{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4531" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4531Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4531" style="-webkit-user-select: none;"><object width="935" height="1210" data="4531/4531.svg" type="image/svg+xml" id="pdf4531" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4531" class="t s1_4531">Vol. 4 </span><span id="t2_4531" class="t s1_4531">2-9 </span>
<span id="t3_4531" class="t s2_4531">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4531" class="t s3_4531">8CH </span><span id="t5_4531" class="t s3_4531">140 </span><span id="t6_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH0 </span><span id="t7_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH[63:0] (R/W) </span>
<span id="t8_4531" class="t s3_4531">Bits 63:0 of the SHA256 digest of the </span>
<span id="t9_4531" class="t s3_4531">SIGSTRUCT.MODULUS for SGX Launch </span>
<span id="ta_4531" class="t s3_4531">Enclave. On reset, the default value is the </span>
<span id="tb_4531" class="t s3_4531">digest of Intel’s signing key. </span>
<span id="tc_4531" class="t s3_4531">Read permitted If </span>
<span id="td_4531" class="t s3_4531">CPUID.(EAX=12H,ECX=0H): </span>
<span id="te_4531" class="t s3_4531">EAX[0]=1 &amp;&amp; </span>
<span id="tf_4531" class="t s3_4531">CPUID.(EAX=07H, </span>
<span id="tg_4531" class="t s3_4531">ECX=0H):ECX[30]=1. </span>
<span id="th_4531" class="t s3_4531">Write permitted if </span>
<span id="ti_4531" class="t s3_4531">CPUID.(EAX=12H,ECX=0H): </span>
<span id="tj_4531" class="t s3_4531">EAX[0]=1 &amp;&amp; </span>
<span id="tk_4531" class="t s3_4531">IA32_FEATURE_CONTROL[ </span>
<span id="tl_4531" class="t s3_4531">17] = 1 &amp;&amp; </span>
<span id="tm_4531" class="t s3_4531">IA32_FEATURE_CONTROL[ </span>
<span id="tn_4531" class="t s3_4531">0] = 1. </span>
<span id="to_4531" class="t s3_4531">8DH </span><span id="tp_4531" class="t s3_4531">141 </span><span id="tq_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH1 </span><span id="tr_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH[127:64] (R/W) </span>
<span id="ts_4531" class="t s3_4531">Bits 127:64 of the SHA256 digest of the </span>
<span id="tt_4531" class="t s3_4531">SIGSTRUCT.MODULUS for SGX Launch </span>
<span id="tu_4531" class="t s3_4531">Enclave. On reset, the default value is the </span>
<span id="tv_4531" class="t s3_4531">digest of Intel’s signing key. </span>
<span id="tw_4531" class="t s3_4531">8EH </span><span id="tx_4531" class="t s3_4531">142 </span><span id="ty_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH2 </span><span id="tz_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH[191:128] (R/W) </span>
<span id="t10_4531" class="t s3_4531">Bits 191:128 of the SHA256 digest of the </span>
<span id="t11_4531" class="t s3_4531">SIGSTRUCT.MODULUS for SGX Launch </span>
<span id="t12_4531" class="t s3_4531">Enclave. On reset, the default value is the </span>
<span id="t13_4531" class="t s3_4531">digest of Intel’s signing key. </span>
<span id="t14_4531" class="t s3_4531">8FH </span><span id="t15_4531" class="t s3_4531">143 </span><span id="t16_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH3 </span><span id="t17_4531" class="t s3_4531">IA32_SGXLEPUBKEYHASH[255:192] (R/W) </span>
<span id="t18_4531" class="t s3_4531">Bits 255:192 of the SHA256 digest of the </span>
<span id="t19_4531" class="t s3_4531">SIGSTRUCT.MODULUS for SGX Launch </span>
<span id="t1a_4531" class="t s3_4531">Enclave. On reset, the default value is the </span>
<span id="t1b_4531" class="t s3_4531">digest of Intel’s signing key. </span>
<span id="t1c_4531" class="t s3_4531">9BH </span><span id="t1d_4531" class="t s3_4531">155 </span><span id="t1e_4531" class="t s3_4531">IA32_SMM_MONITOR_CTL </span><span id="t1f_4531" class="t s3_4531">SMM Monitor Configuration (R/W) </span><span id="t1g_4531" class="t s3_4531">If CPUID.01H: ECX[5]=1 || </span>
<span id="t1h_4531" class="t s3_4531">CPUID.01H: ECX[6] = 1 </span>
<span id="t1i_4531" class="t s3_4531">0 </span><span id="t1j_4531" class="t s3_4531">Valid (R/W) </span>
<span id="t1k_4531" class="t s3_4531">1 </span><span id="t1l_4531" class="t s3_4531">Reserved </span>
<span id="t1m_4531" class="t s3_4531">2 </span><span id="t1n_4531" class="t s3_4531">Controls SMI unblocking by VMXOFF (see </span>
<span id="t1o_4531" class="t s3_4531">Section 32.14.4). </span>
<span id="t1p_4531" class="t s3_4531">If IA32_VMX_MISC[28] </span>
<span id="t1q_4531" class="t s3_4531">11:3 </span><span id="t1r_4531" class="t s3_4531">Reserved </span>
<span id="t1s_4531" class="t s3_4531">31:12 </span><span id="t1t_4531" class="t s3_4531">MSEG Base (R/W) </span>
<span id="t1u_4531" class="t s3_4531">63:32 </span><span id="t1v_4531" class="t s3_4531">Reserved </span>
<span id="t1w_4531" class="t s3_4531">9EH </span><span id="t1x_4531" class="t s3_4531">158 </span><span id="t1y_4531" class="t s3_4531">IA32_SMBASE </span><span id="t1z_4531" class="t s3_4531">Base address of the logical processor’s </span>
<span id="t20_4531" class="t s3_4531">SMRAM image (R/O, SMM only). </span>
<span id="t21_4531" class="t s3_4531">If IA32_VMX_MISC[15] </span>
<span id="t22_4531" class="t s3_4531">BCH </span><span id="t23_4531" class="t s3_4531">188 </span><span id="t24_4531" class="t s3_4531">IA32_MISC_PACKAGE_CTLS </span><span id="t25_4531" class="t s3_4531">Power Filtering Control (R/W) </span>
<span id="t26_4531" class="t s3_4531">This MSR has a value of 0 after reset and is </span>
<span id="t27_4531" class="t s3_4531">unaffected by INIT# or SIPI#. </span>
<span id="t28_4531" class="t s3_4531">If </span>
<span id="t29_4531" class="t s3_4531">IA32_ARCH_CAPABILITIES </span>
<span id="t2a_4531" class="t s3_4531">[10] = 1 </span>
<span id="t2b_4531" class="t s3_4531">0 </span><span id="t2c_4531" class="t s3_4531">ENERGY_FILTERING_ENABLE (R/W) </span>
<span id="t2d_4531" class="t s3_4531">If set, RAPL MSRs report filtered processor </span>
<span id="t2e_4531" class="t s3_4531">power consumption data. </span>
<span id="t2f_4531" class="t s3_4531">This bit can be changed from 0 to 1, but </span>
<span id="t2g_4531" class="t s3_4531">cannot be changed from 1 to 0. After </span>
<span id="t2h_4531" class="t s3_4531">setting, all attempts to clear it are ignored </span>
<span id="t2i_4531" class="t s3_4531">until the next processor reset. </span>
<span id="t2j_4531" class="t s3_4531">If </span>
<span id="t2k_4531" class="t s3_4531">IA32_ARCH_CAPABILITIES </span>
<span id="t2l_4531" class="t s3_4531">[11] = 1 </span>
<span id="t2m_4531" class="t s3_4531">63:1 </span><span id="t2n_4531" class="t s3_4531">Reserved. </span>
<span id="t2o_4531" class="t s4_4531">Table 2-2. </span><span id="t2p_4531" class="t s4_4531">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2q_4531" class="t s5_4531">Register </span>
<span id="t2r_4531" class="t s5_4531">Address </span>
<span id="t2s_4531" class="t s5_4531">Architectural MSR Name / Bit Fields </span>
<span id="t2t_4531" class="t s5_4531">(Former MSR Name) </span><span id="t2u_4531" class="t s5_4531">MSR/Bit Description </span><span id="t2v_4531" class="t s5_4531">Comment </span>
<span id="t2w_4531" class="t s5_4531">Hex </span><span id="t2x_4531" class="t s5_4531">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
