Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 14 00:52:02 2020
| Host         : DESKTOP-OVMD9EA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_visual_equalizer_timing_summary_routed.rpt -pb audio_visual_equalizer_timing_summary_routed.pb -rpx audio_visual_equalizer_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_visual_equalizer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.035        0.000                      0                  210        0.176        0.000                      0                  210        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 6.035        0.000                      0                   78        0.176        0.000                      0                   78        3.000        0.000                       0                    44  
  clk_out1_clk_wiz_0       11.492        0.000                      0                  132        0.179        0.000                      0                  132       12.000        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.704ns (19.124%)  route 2.977ns (80.876%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.955     9.017    mic/data[15]_i_1_n_0
    SLICE_X83Y98         FDRE                                         r  mic/data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X83Y98         FDRE                                         r  mic/data_reg[14]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y98         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[10]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[11]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[12]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[13]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[15]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[8]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.704ns (21.009%)  route 2.647ns (78.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.625     8.687    mic/data[15]_i_1_n_0
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.611    15.034    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[9]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.052    mic/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.266%)  route 2.606ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.584     8.646    mic/data[15]_i_1_n_0
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.604    15.027    mic/clk_in_IBUF_BUFG
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X81Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.045    mic/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 mic/clk_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.266%)  route 2.606ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.733     5.336    mic/clk_in_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  mic/clk_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mic/clk_cntr_reg_reg[1]/Q
                         net (fo=5, routed)           0.813     6.604    mic/clk_cntr_reg_reg[1]
    SLICE_X86Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mic/cnt_bits[4]_i_1/O
                         net (fo=22, routed)          1.209     7.938    mic/eqOp_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  mic/data[15]_i_1/O
                         net (fo=16, routed)          0.584     8.646    mic/data[15]_i_1_n_0
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.604    15.027    mic/clk_in_IBUF_BUFG
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X81Y97         FDRE (Setup_fdre_C_CE)      -0.205    15.045    mic/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X81Y98         FDRE                                         r  mic/pdm_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mic/pdm_int_reg[3]/Q
                         net (fo=2, routed)           0.123     1.786    mic/pdm_int[3]
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[3]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.072     1.610    mic/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X81Y98         FDRE                                         r  mic/pdm_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mic/pdm_int_reg[1]/Q
                         net (fo=2, routed)           0.124     1.787    mic/pdm_int[1]
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[1]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.066     1.604    mic/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/pdm_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.607     1.526    mic/clk_in_IBUF_BUFG
    SLICE_X82Y98         FDRE                                         r  mic/pdm_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mic/pdm_int_reg[14]/Q
                         net (fo=2, routed)           0.121     1.788    mic/pdm_int[14]
    SLICE_X82Y98         FDRE                                         r  mic/pdm_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.879     2.044    mic/clk_in_IBUF_BUFG
    SLICE_X82Y98         FDRE                                         r  mic/pdm_int_reg[15]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X82Y98         FDRE (Hold_fdre_C_D)         0.075     1.601    mic/pdm_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.738%)  route 0.126ns (47.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.607     1.526    mic/clk_in_IBUF_BUFG
    SLICE_X82Y98         FDRE                                         r  mic/pdm_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mic/pdm_int_reg[12]/Q
                         net (fo=2, routed)           0.126     1.794    mic/pdm_int[12]
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.879     2.044    mic/clk_in_IBUF_BUFG
    SLICE_X82Y97         FDRE                                         r  mic/data_reg[12]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X82Y97         FDRE (Hold_fdre_C_D)         0.047     1.589    mic/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  mic/pdm_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mic/pdm_int_reg[7]/Q
                         net (fo=2, routed)           0.122     1.808    mic/pdm_int[7]
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[7]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.063     1.601    mic/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  mic/pdm_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mic/pdm_int_reg[6]/Q
                         net (fo=2, routed)           0.122     1.809    mic/pdm_int[6]
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[6]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.063     1.601    mic/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  mic/pdm_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mic/pdm_int_reg[4]/Q
                         net (fo=2, routed)           0.122     1.808    mic/pdm_int[4]
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[4]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.059     1.597    mic/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  mic/pdm_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mic/pdm_int_reg[5]/Q
                         net (fo=2, routed)           0.122     1.808    mic/pdm_int[5]
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X80Y97         FDRE                                         r  mic/data_reg[5]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X80Y97         FDRE (Hold_fdre_C_D)         0.052     1.590    mic/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mic/pdm_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.996%)  route 0.187ns (57.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.603     1.522    mic/clk_in_IBUF_BUFG
    SLICE_X81Y98         FDRE                                         r  mic/pdm_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mic/pdm_int_reg[2]/Q
                         net (fo=2, routed)           0.187     1.850    mic/pdm_int[2]
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.875     2.040    mic/clk_in_IBUF_BUFG
    SLICE_X81Y97         FDRE                                         r  mic/data_reg[2]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.070     1.608    mic/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mic/cnt_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic/cnt_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.607     1.526    mic/clk_in_IBUF_BUFG
    SLICE_X83Y97         FDRE                                         r  mic/cnt_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  mic/cnt_bits_reg[1]/Q
                         net (fo=5, routed)           0.178     1.845    mic/cnt_bits[1]
    SLICE_X83Y97         LUT3 (Prop_lut3_I1_O)        0.042     1.887 r  mic/cnt_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    mic/cnt_bits[2]_i_1_n_0
    SLICE_X83Y97         FDRE                                         r  mic/cnt_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.879     2.044    mic/clk_in_IBUF_BUFG
    SLICE_X83Y97         FDRE                                         r  mic/cnt_bits_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.107     1.633    mic/cnt_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     mic/clk_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     mic/clk_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     mic/clk_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     mic/clk_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     mic/clk_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y97     mic/cnt_bits_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y97     mic/cnt_bits_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y97     mic/cnt_bits_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y97     mic/cnt_bits_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y97     mic/cnt_bits_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y97     mic/cnt_bits_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y97     mic/cnt_bits_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y97     mic/cnt_bits_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y97     mic/data_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y97     mic/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y97     mic/data_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y98     mic/clk_cntr_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.269ns  (logic 7.815ns (58.898%)  route 5.454ns (41.102%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 30.016 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=4, routed)           1.028     6.804    add_ball/red2_1[3]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  add_ball/red3_inferred__0/red2_i_12/O
                         net (fo=5, routed)           0.603     7.531    vga_driver/red2
    SLICE_X76Y96         LUT3 (Prop_lut3_I0_O)        0.150     7.681 r  vga_driver/red2_i_4/O
                         net (fo=1, routed)           0.848     8.529    add_ball/red2_0[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    12.584 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.586    add_ball/red2_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.104 f  add_ball/red1/P[3]
                         net (fo=2, routed)           1.310    15.414    add_ball/red1_n_102
    SLICE_X78Y97         LUT2 (Prop_lut2_I1_O)        0.124    15.538 r  add_ball/i__carry_i_5/O
                         net (fo=1, routed)           0.000    15.538    add_ball/i__carry_i_5_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.071 r  add_ball/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.071    add_ball/_inferred__2/i__carry_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.188 r  add_ball/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.188    add_ball/_inferred__2/i__carry__0_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.305 r  add_ball/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    16.306    add_ball/_inferred__2/i__carry__1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.560 r  add_ball/_inferred__2/i__carry__2/CO[0]
                         net (fo=1, routed)           0.599    17.159    add_ball/green
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.367    17.526 r  add_ball/red_out[3]_i_1/O
                         net (fo=2, routed)           1.062    18.588    vga_driver/red_out_reg[3]_0
    SLICE_X88Y117        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.591    30.016    vga_driver/CLK
    SLICE_X88Y117        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.179    30.195    
                         clock uncertainty           -0.084    30.111    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)       -0.031    30.080    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.080    
                         arrival time                         -18.588    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.079ns  (logic 7.815ns (59.750%)  route 5.264ns (40.250%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 30.016 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=4, routed)           1.028     6.804    add_ball/red2_1[3]
    SLICE_X75Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.928 r  add_ball/red3_inferred__0/red2_i_12/O
                         net (fo=5, routed)           0.603     7.531    vga_driver/red2
    SLICE_X76Y96         LUT3 (Prop_lut3_I0_O)        0.150     7.681 r  vga_driver/red2_i_4/O
                         net (fo=1, routed)           0.848     8.529    add_ball/red2_0[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    12.584 r  add_ball/red2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.586    add_ball/red2_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.104 f  add_ball/red1/P[3]
                         net (fo=2, routed)           1.310    15.414    add_ball/red1_n_102
    SLICE_X78Y97         LUT2 (Prop_lut2_I1_O)        0.124    15.538 r  add_ball/i__carry_i_5/O
                         net (fo=1, routed)           0.000    15.538    add_ball/i__carry_i_5_n_0
    SLICE_X78Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.071 r  add_ball/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.071    add_ball/_inferred__2/i__carry_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.188 r  add_ball/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.188    add_ball/_inferred__2/i__carry__0_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.305 r  add_ball/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    16.306    add_ball/_inferred__2/i__carry__1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.560 r  add_ball/_inferred__2/i__carry__2/CO[0]
                         net (fo=1, routed)           0.599    17.159    add_ball/green
    SLICE_X82Y105        LUT2 (Prop_lut2_I0_O)        0.367    17.526 r  add_ball/red_out[3]_i_1/O
                         net (fo=2, routed)           0.873    18.399    vga_driver/red_out_reg[3]_0
    SLICE_X88Y117        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.591    30.016    vga_driver/CLK
    SLICE_X88Y117        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.179    30.195    
                         clock uncertainty           -0.084    30.111    
    SLICE_X88Y117        FDRE (Setup_fdre_C_D)       -0.045    30.066    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         30.066    
                         arrival time                         -18.399    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.890ns (19.949%)  route 3.571ns (80.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.625     9.781    vga_driver/v_cnt0
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X77Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.890ns (19.949%)  route 3.571ns (80.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.625     9.781    vga_driver/v_cnt0
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X77Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.002ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.890ns (19.949%)  route 3.571ns (80.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.625     9.781    vga_driver/v_cnt0
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X77Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 20.002    

Slack (MET) :             20.126ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.501     9.656    vga_driver/v_cnt0
    SLICE_X75Y97         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X75Y97         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X75Y97         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 20.126    

Slack (MET) :             20.126ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.501     9.656    vga_driver/v_cnt0
    SLICE_X75Y97         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X75Y97         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X75Y97         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 20.126    

Slack (MET) :             20.274ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.890ns (21.244%)  route 3.299ns (78.756%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.353     9.509    vga_driver/v_cnt0
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 20.274    

Slack (MET) :             20.274ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.890ns (21.244%)  route 3.299ns (78.756%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.353     9.509    vga_driver/v_cnt0
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 20.274    

Slack (MET) :             20.274ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.890ns (21.244%)  route 3.299ns (78.756%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 30.021 - 25.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.715     5.320    vga_driver/CLK
    SLICE_X74Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  vga_driver/h_cnt_reg[10]/Q
                         net (fo=21, routed)          0.997     6.835    vga_driver/h_cnt_reg[10]_0[10]
    SLICE_X75Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.959 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.797     7.756    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X75Y96         LUT6 (Prop_lut6_I0_O)        0.124     7.880 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.152     9.032    vga_driver/eqOp
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.353     9.509    vga_driver/v_cnt0
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.595    30.021    vga_driver/CLK
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.275    30.296    
                         clock uncertainty           -0.084    30.212    
    SLICE_X75Y98         FDRE (Setup_fdre_C_R)       -0.429    29.783    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 20.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.569%)  route 0.149ns (51.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593     1.514    vga_driver/CLK
    SLICE_X73Y95         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=11, routed)          0.149     1.805    vga_driver/h_cnt_reg[10]_0[1]
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.868     2.035    vga_driver/CLK
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X75Y95         FDRE (Hold_fdre_C_D)         0.070     1.625    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.574%)  route 0.116ns (35.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X76Y98         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.116     1.798    vga_driver/Q[0]
    SLICE_X77Y98         LUT5 (Prop_lut5_I2_O)        0.048     1.846 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.869     2.036    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.105     1.635    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.226%)  route 0.193ns (57.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593     1.514    vga_driver/CLK
    SLICE_X73Y95         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=9, routed)           0.193     1.848    vga_driver/h_cnt_reg[10]_0[4]
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.868     2.035    vga_driver/CLK
    SLICE_X75Y95         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X75Y95         FDRE (Hold_fdre_C_D)         0.072     1.627    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.593     1.514    vga_driver/CLK
    SLICE_X73Y96         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.100     1.742    vga_driver/h_cnt_reg[10]_0[2]
    SLICE_X73Y96         LUT6 (Prop_lut6_I4_O)        0.099     1.841 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga_driver/plusOp__0[5]
    SLICE_X73Y96         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865     2.032    vga_driver/CLK
    SLICE_X73Y96         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.091     1.605    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            add_ball/red1/D[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.915%)  route 0.364ns (72.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=21, routed)          0.364     2.022    add_ball/red1_0[10]
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/D[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.960     2.127    add_ball/clk_out1
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/CLK
                         clock pessimism             -0.479     1.648    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_D[13])
                                                      0.133     1.781    add_ball/red1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.039%)  route 0.193ns (50.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  vga_driver/v_cnt_reg[7]/Q
                         net (fo=10, routed)          0.193     1.852    vga_driver/Q[7]
    SLICE_X76Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X76Y98         FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.869     2.036    vga_driver/CLK
    SLICE_X76Y98         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X76Y98         FDRE (Hold_fdre_C_D)         0.120     1.653    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.505%)  route 0.118ns (32.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X74Y97         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.118     1.784    vga_driver/h_cnt_reg[10]_0[8]
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.098     1.882 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.882    vga_driver/plusOp__0[9]
    SLICE_X74Y97         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.869     2.036    vga_driver/CLK
    SLICE_X74Y97         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X74Y97         FDRE (Hold_fdre_C_D)         0.121     1.638    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.381%)  route 0.169ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X75Y98         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=10, routed)          0.169     1.827    vga_driver/Q[6]
    SLICE_X77Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga_driver/plusOp__1[9]
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.869     2.036    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X77Y98         FDRE (Hold_fdre_C_D)         0.092     1.625    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            add_ball/red1/D[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.369%)  route 0.374ns (72.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=21, routed)          0.374     2.033    add_ball/red1_0[10]
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/D[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.960     2.127    add_ball/clk_out1
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/CLK
                         clock pessimism             -0.479     1.648    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_D[18])
                                                      0.133     1.781    add_ball/red1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            add_ball/red1/D[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.191%)  route 0.378ns (72.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X77Y98         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=21, routed)          0.378     2.036    add_ball/red1_0[10]
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/D[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.960     2.127    add_ball/clk_out1
    DSP48_X2Y39          DSP48E1                                      r  add_ball/red1/CLK
                         clock pessimism             -0.479     1.648    
    DSP48_X2Y39          DSP48E1 (Hold_dsp48e1_CLK_D[12])
                                                      0.133     1.781    add_ball/red1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y105    vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y95     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X74Y96     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y95     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y96     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y95     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y95     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y96     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y102    vga_driver/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y97     vga_driver/vsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y95     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y95     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y96     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y95     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y95     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y96     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y117    vga_driver/red_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y117    vga_driver/red_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y96     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y96     vga_driver/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y97     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y97     vga_driver/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y97     vga_driver/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X78Y95     vga_driver/pixel_col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X76Y96     vga_driver/pixel_col_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



