{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 19:08:29 2019 " "Info: Processing started: Wed Nov 27 19:08:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lig -c lig " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lig -c lig" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lig EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"lig\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Info: Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "lig.v" "" { Text "E:/lig/lig.v" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { clk } "NODE_NAME" } "" } } { "E:/lig/lig.fld" "" { Floorplan "E:/lig/lig.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.854 ns register register " "Info: Estimated most critical path is register to register delay of 5.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LAB_X22_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y2; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "" { count[0] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns add~392 2 COMB LAB_X22_Y2 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~392'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "1.269 ns" { count[0] add~392 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.430 ns add~394 3 COMB LAB_X22_Y2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.161 ns) = 1.430 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~394'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~392 add~394 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.591 ns add~396 4 COMB LAB_X22_Y2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.161 ns) = 1.591 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~396'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~394 add~396 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.752 ns add~398 5 COMB LAB_X22_Y2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.161 ns) = 1.752 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~398'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~396 add~398 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.913 ns add~400 6 COMB LAB_X22_Y2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 1.913 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~400'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~398 add~400 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.074 ns add~402 7 COMB LAB_X22_Y2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.161 ns) = 2.074 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~402'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~400 add~402 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.235 ns add~404 8 COMB LAB_X22_Y2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.161 ns) = 2.235 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~404'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~402 add~404 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.396 ns add~406 9 COMB LAB_X22_Y2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.161 ns) = 2.396 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~406'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~404 add~406 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.557 ns add~408 10 COMB LAB_X22_Y2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 2.557 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~408'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~406 add~408 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.718 ns add~410 11 COMB LAB_X22_Y2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.161 ns) = 2.718 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~410'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~408 add~410 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.879 ns add~412 12 COMB LAB_X22_Y2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.161 ns) = 2.879 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~412'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~410 add~412 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.040 ns add~414 13 COMB LAB_X22_Y2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 3.040 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~414'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~412 add~414 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.201 ns add~416 14 COMB LAB_X22_Y2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 3.201 ns; Loc. = LAB_X22_Y2; Fanout = 2; COMB Node = 'add~416'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~414 add~416 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.161 ns) 3.469 ns add~418 15 COMB LAB_X22_Y1 2 " "Info: 15: + IC(0.107 ns) + CELL(0.161 ns) = 3.469 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~418'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.268 ns" { add~416 add~418 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.630 ns add~420 16 COMB LAB_X22_Y1 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 3.630 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~420'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~418 add~420 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.791 ns add~422 17 COMB LAB_X22_Y1 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 3.791 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~422'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~420 add~422 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.952 ns add~424 18 COMB LAB_X22_Y1 2 " "Info: 18: + IC(0.000 ns) + CELL(0.161 ns) = 3.952 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~424'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~422 add~424 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.113 ns add~426 19 COMB LAB_X22_Y1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 4.113 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~426'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~424 add~426 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.274 ns add~428 20 COMB LAB_X22_Y1 2 " "Info: 20: + IC(0.000 ns) + CELL(0.161 ns) = 4.274 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~428'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~426 add~428 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.435 ns add~430 21 COMB LAB_X22_Y1 2 " "Info: 21: + IC(0.000 ns) + CELL(0.161 ns) = 4.435 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~430'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~428 add~430 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.596 ns add~432 22 COMB LAB_X22_Y1 2 " "Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 4.596 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~432'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~430 add~432 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.757 ns add~434 23 COMB LAB_X22_Y1 2 " "Info: 23: + IC(0.000 ns) + CELL(0.161 ns) = 4.757 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~434'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~432 add~434 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.918 ns add~436 24 COMB LAB_X22_Y1 2 " "Info: 24: + IC(0.000 ns) + CELL(0.161 ns) = 4.918 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~436'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~434 add~436 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.079 ns add~438 25 COMB LAB_X22_Y1 2 " "Info: 25: + IC(0.000 ns) + CELL(0.161 ns) = 5.079 ns; Loc. = LAB_X22_Y1; Fanout = 2; COMB Node = 'add~438'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~436 add~438 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.240 ns add~440 26 COMB LAB_X22_Y1 1 " "Info: 26: + IC(0.000 ns) + CELL(0.161 ns) = 5.240 ns; Loc. = LAB_X22_Y1; Fanout = 1; COMB Node = 'add~440'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.161 ns" { add~438 add~440 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.746 ns add~441 27 COMB LAB_X22_Y1 1 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 5.746 ns; Loc. = LAB_X22_Y1; Fanout = 1; COMB Node = 'add~441'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.506 ns" { add~440 add~441 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.854 ns count\[25\] 28 REG LAB_X22_Y1 2 " "Info: 28: + IC(0.000 ns) + CELL(0.108 ns) = 5.854 ns; Loc. = LAB_X22_Y1; Fanout = 2; REG Node = 'count\[25\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "0.108 ns" { add~441 count[25] } "NODE_NAME" } "" } } { "lig.v" "" { Text "E:/lig/lig.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.099 ns ( 87.10 % ) " "Info: Total cell delay = 5.099 ns ( 87.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 12.90 % ) " "Info: Total interconnect delay = 0.755 ns ( 12.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "lig" "UNKNOWN" "V1" "E:/lig/db/lig.quartus_db" { Floorplan "E:/lig/" "" "5.854 ns" { count[0] add~392 add~394 add~396 add~398 add~400 add~402 add~404 add~406 add~408 add~410 add~412 add~414 add~416 add~418 add~420 add~422 add~424 add~426 add~428 add~430 add~432 add~434 add~436 add~438 add~440 add~441 count[25] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C5T144C8 " "Warning: Timing characteristics of device EP2C5T144C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[0\] 0 " "Warning: Pin \"light\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[1\] 0 " "Warning: Pin \"light\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[2\] 0 " "Warning: Pin \"light\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[3\] 0 " "Warning: Pin \"light\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[4\] 0 " "Warning: Pin \"light\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[5\] 0 " "Warning: Pin \"light\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[6\] 0 " "Warning: Pin \"light\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "light\[7\] 0 " "Warning: Pin \"light\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:08:30 2019 " "Info: Processing ended: Wed Nov 27 19:08:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
