{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675659036529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675659036537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 12:50:36 2023 " "Processing started: Mon Feb 06 12:50:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675659036537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659036537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eano -c Eano " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eano -c Eano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659036537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675659037061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675659037061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eano.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eano.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Eano " "Found entity 1: Eano" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_driver-behav " "Found design unit 1: ps2_keyboard_driver-behav" {  } { { "ps2_keyboard_driver.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047606 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_driver " "Found entity 1: ps2_keyboard_driver" {  } { { "ps2_keyboard_driver.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piano_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piano_keyboard-behav " "Found design unit 1: piano_keyboard-behav" {  } { { "piano_keyboard.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047609 ""} { "Info" "ISGN_ENTITY_NAME" "1 piano_keyboard " "Found entity 1: piano_keyboard" {  } { { "piano_keyboard.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_mode-behav " "Found design unit 1: vga_mode-behav" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047614 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_mode " "Found entity 1: vga_mode" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_color_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_color_out-behav " "Found design unit 1: vga_color_out-behav" {  } { { "vga_color_out.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_color_out.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047619 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_color_out.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_address.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_address-behav " "Found design unit 1: vga_address-behav" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047621 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_address " "Found entity 1: vga_address" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_1920x1080.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_1920x1080.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_1920x1080-behav " "Found design unit 1: VGA_1920x1080-behav" {  } { { "VGA_1920x1080.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047623 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_1920x1080 " "Found entity 1: VGA_1920x1080" {  } { { "VGA_1920x1080.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_1280x720.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_1280x720.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_1280x720-behav " "Found design unit 1: VGA_1280x720-behav" {  } { { "VGA_1280x720.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047625 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_1280x720 " "Found entity 1: VGA_1280x720" {  } { { "VGA_1280x720.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behav " "Found design unit 1: timer-behav" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047627 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "springdri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file springdri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 springdri-behav " "Found design unit 1: springdri-behav" {  } { { "springdri.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/springdri.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047631 ""} { "Info" "ISGN_ENTITY_NAME" "1 springdri " "Found entity 1: springdri" {  } { { "springdri.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/springdri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seginpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seginpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGinpu-behav " "Found design unit 1: SEGinpu-behav" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047634 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGinpu " "Found entity 1: SEGinpu" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGflow-behav " "Found design unit 1: SEGflow-behav" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047636 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGflow " "Found entity 1: SEGflow" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGdisp-behav " "Found design unit 1: SEGdisp-behav" {  } { { "SEGdisp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdisp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047638 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGdisp " "Found entity 1: SEGdisp" {  } { { "SEGdisp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdisp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGdata-behav " "Found design unit 1: SEGdata-behav" {  } { { "SEGdata.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047641 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGdata " "Found entity 1: SEGdata" {  } { { "SEGdata.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segclkf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segclkf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGclkf-behav " "Found design unit 1: SEGclkf-behav" {  } { { "SEGclkf.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclkf.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047643 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGclkf " "Found entity 1: SEGclkf" {  } { { "SEGclkf.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclkf.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGclk-behav " "Found design unit 1: SEGclk-behav" {  } { { "SEGclk.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclk.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047646 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGclk " "Found entity 1: SEGclk" {  } { { "SEGclk.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGclk.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_datactrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_datactrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_datactrl-behav " "Found design unit 1: SEG_datactrl-behav" {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047650 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_datactrl " "Found entity 1: SEG_datactrl" {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG-bdf_type " "Found design unit 1: SEG-bdf_type" {  } { { "SEG.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047652 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "SEG.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047654 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047657 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_sp-behav " "Found design unit 1: or_sp-behav" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047659 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_sp " "Found entity 1: or_sp" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mus_fre_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mus_fre_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mus_fre_ctrl-behav " "Found design unit 1: mus_fre_ctrl-behav" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047661 ""} { "Info" "ISGN_ENTITY_NAME" "1 mus_fre_ctrl " "Found entity 1: mus_fre_ctrl" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledmode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDmode-behav " "Found design unit 1: LEDmode-behav" {  } { { "LEDmode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LEDmode.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047661 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDmode " "Found entity 1: LEDmode" {  } { { "LEDmode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LEDmode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_modectrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_modectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_modectrl-behav " "Found design unit 1: LED_modectrl-behav" {  } { { "LED_modectrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LED_modectrl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047671 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_modectrl " "Found entity 1: LED_modectrl" {  } { { "LED_modectrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/LED_modectrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keycheck-behave " "Found design unit 1: keycheck-behave" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047673 ""} { "Info" "ISGN_ENTITY_NAME" "1 keycheck " "Found entity 1: keycheck" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2swich.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key2swich.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key2swich-behav " "Found design unit 1: key2swich-behav" {  } { { "key2swich.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047675 ""} { "Info" "ISGN_ENTITY_NAME" "1 key2swich " "Found entity 1: key2swich" {  } { { "key2swich.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2spring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key2spring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key2spring-behav " "Found design unit 1: key2spring-behav" {  } { { "key2spring.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2spring.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047677 ""} { "Info" "ISGN_ENTITY_NAME" "1 key2spring " "Found entity 1: key2spring" {  } { { "key2spring.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2spring.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key2sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key2sound-behav " "Found design unit 1: key2sound-behav" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047687 ""} { "Info" "ISGN_ENTITY_NAME" "1 key2sound " "Found entity 1: key2sound" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2click.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key2click.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key2click-behav " "Found design unit 1: key2click-behav" {  } { { "key2click.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2click.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047690 ""} { "Info" "ISGN_ENTITY_NAME" "1 key2click " "Found entity 1: key2click" {  } { { "key2click.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2click.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-behav " "Found design unit 1: delay-behav" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047691 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_music.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_music-behav " "Found design unit 1: clock_music-behav" {  } { { "clock_music.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_music.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047694 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_music " "Found entity 1: clock_music" {  } { { "clock_music.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_music.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_fix-behav " "Found design unit 1: clock_fix-behav" {  } { { "clock_fix.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_fix.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047698 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_fix " "Found entity 1: clock_fix" {  } { { "clock_fix.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/clock_fix.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "click2vol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file click2vol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 click2vol-behav " "Found design unit 1: click2vol-behav" {  } { { "click2vol.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2vol.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047702 ""} { "Info" "ISGN_ENTITY_NAME" "1 click2vol " "Found entity 1: click2vol" {  } { { "click2vol.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2vol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "click2scroll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file click2scroll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 click2scroll-behav " "Found design unit 1: click2scroll-behav" {  } { { "click2scroll.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047704 ""} { "Info" "ISGN_ENTITY_NAME" "1 click2scroll " "Found entity 1: click2scroll" {  } { { "click2scroll.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659047704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659047704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Eano " "Elaborating entity \"Eano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675659047941 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d10\[5..0\] d1 " "Bus \"d10\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d11\[5..0\] d1 " "Bus \"d11\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d12\[5..0\] d1 " "Bus \"d12\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d13\[5..0\] d1 " "Bus \"d13\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d14\[5..0\] d1 " "Bus \"d14\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d15\[5..0\] d1 " "Bus \"d15\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d1 " "Converted elements in bus name \"d1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d1\[5..0\] d15..0 " "Converted element name(s) from \"d1\[5..0\]\" to \"d15..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047963 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d10 " "Converted elements in bus name \"d10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d10\[5..0\] d105..0 " "Converted element name(s) from \"d10\[5..0\]\" to \"d105..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047963 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047963 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d11 " "Converted elements in bus name \"d11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d11\[5..0\] d115..0 " "Converted element name(s) from \"d11\[5..0\]\" to \"d115..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047964 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d12 " "Converted elements in bus name \"d12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d12\[5..0\] d125..0 " "Converted element name(s) from \"d12\[5..0\]\" to \"d125..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047964 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d13 " "Converted elements in bus name \"d13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d13\[5..0\] d135..0 " "Converted element name(s) from \"d13\[5..0\]\" to \"d135..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047964 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d14 " "Converted elements in bus name \"d14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d14\[5..0\] d145..0 " "Converted element name(s) from \"d14\[5..0\]\" to \"d145..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047964 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d15 " "Converted elements in bus name \"d15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d15\[5..0\] d155..0 " "Converted element name(s) from \"d15\[5..0\]\" to \"d155..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047964 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d10\[5..0\] d1 " "Bus \"d10\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d11\[5..0\] d1 " "Bus \"d11\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d12\[5..0\] d1 " "Bus \"d12\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d13\[5..0\] d1 " "Bus \"d13\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d14\[5..0\] d1 " "Bus \"d14\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d15\[5..0\] d1 " "Bus \"d15\[5..0\]\" found using same base name as \"d1\", which might lead to a name conflict." {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } { -440 848 1032 -104 "inst55" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1675659047964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d1 " "Converted elements in bus name \"d1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d1\[5..0\] d15..0 " "Converted element name(s) from \"d1\[5..0\]\" to \"d15..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d10 " "Converted elements in bus name \"d10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d10\[5..0\] d105..0 " "Converted element name(s) from \"d10\[5..0\]\" to \"d105..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d11 " "Converted elements in bus name \"d11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d11\[5..0\] d115..0 " "Converted element name(s) from \"d11\[5..0\]\" to \"d115..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d12 " "Converted elements in bus name \"d12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d12\[5..0\] d125..0 " "Converted element name(s) from \"d12\[5..0\]\" to \"d125..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d13 " "Converted elements in bus name \"d13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d13\[5..0\] d135..0 " "Converted element name(s) from \"d13\[5..0\]\" to \"d135..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d14 " "Converted elements in bus name \"d14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d14\[5..0\] d145..0 " "Converted element name(s) from \"d14\[5..0\]\" to \"d145..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d15 " "Converted elements in bus name \"d15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d15\[5..0\] d155..0 " "Converted element name(s) from \"d15\[5..0\]\" to \"d155..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047966 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047966 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "x " "Converted elements in bus name \"x\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "x\[7..0\] x7..0 " "Converted element name(s) from \"x\[7..0\]\" to \"x7..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "x0 " "Converted elements in bus name \"x0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "x0\[7..0\] x07..0 " "Converted element name(s) from \"x0\[7..0\]\" to \"x07..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "x1 " "Converted elements in bus name \"x1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "x1\[7..0\] x17..0 " "Converted element name(s) from \"x1\[7..0\]\" to \"x17..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y " "Converted elements in bus name \"y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y\[7..0\] y7..0 " "Converted element name(s) from \"y\[7..0\]\" to \"y7..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y0 " "Converted elements in bus name \"y0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y0\[7..0\] y07..0 " "Converted element name(s) from \"y0\[7..0\]\" to \"y07..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y1 " "Converted elements in bus name \"y1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y1\[7..0\] y17..0 " "Converted element name(s) from \"y1\[7..0\]\" to \"y17..0\"" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659047967 ""}  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1675659047967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_1280x720 VGA_1280x720:inst54 " "Elaborating entity \"VGA_1280x720\" for hierarchy \"VGA_1280x720:inst54\"" {  } { { "Eano.bdf" "inst54" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 104 1352 1536 216 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659047980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en VGA_1280x720.vhd(68) " "VHDL Process Statement warning at VGA_1280x720.vhd(68): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_1280x720.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659047982 "|Eano|VGA_1280x720:inst54"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst0 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst0\"" {  } { { "Eano.bdf" "inst0" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 64 848 1168 256 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659047988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst0\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst0\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst0\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 200 " "Parameter \"clk0_divide_by\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 297 " "Parameter \"clk1_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048041 ""}  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/PLL.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659048041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659048099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst0\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst0\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mode vga_mode:inst68 " "Elaborating entity \"vga_mode\" for hierarchy \"vga_mode:inst68\"" {  } { { "Eano.bdf" "inst68" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1312 1552 768 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load vga_mode.vhd(40) " "VHDL Process Statement warning at vga_mode.vhd(40): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(608) " "VHDL Process Statement warning at vga_mode.vhd(608): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(612) " "VHDL Process Statement warning at vga_mode.vhd(612): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(616) " "VHDL Process Statement warning at vga_mode.vhd(616): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(620) " "VHDL Process Statement warning at vga_mode.vhd(620): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(624) " "VHDL Process Statement warning at vga_mode.vhd(624): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(628) " "VHDL Process Statement warning at vga_mode.vhd(628): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(632) " "VHDL Process Statement warning at vga_mode.vhd(632): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(636) " "VHDL Process Statement warning at vga_mode.vhd(636): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(640) " "VHDL Process Statement warning at vga_mode.vhd(640): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(644) " "VHDL Process Statement warning at vga_mode.vhd(644): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(648) " "VHDL Process Statement warning at vga_mode.vhd(648): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(652) " "VHDL Process Statement warning at vga_mode.vhd(652): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(656) " "VHDL Process Statement warning at vga_mode.vhd(656): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(660) " "VHDL Process Statement warning at vga_mode.vhd(660): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048110 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(664) " "VHDL Process Statement warning at vga_mode.vhd(664): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(668) " "VHDL Process Statement warning at vga_mode.vhd(668): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(672) " "VHDL Process Statement warning at vga_mode.vhd(672): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 672 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(676) " "VHDL Process Statement warning at vga_mode.vhd(676): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(680) " "VHDL Process Statement warning at vga_mode.vhd(680): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(684) " "VHDL Process Statement warning at vga_mode.vhd(684): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key vga_mode.vhd(688) " "VHDL Process Statement warning at vga_mode.vhd(688): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_out_ram vga_mode.vhd(692) " "VHDL Process Statement warning at vga_mode.vhd(692): signal \"vga_out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 692 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_out_ram vga_mode.vhd(694) " "VHDL Process Statement warning at vga_mode.vhd(694): signal \"vga_out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vga_out_tmp vga_mode.vhd(38) " "VHDL Process Statement warning at vga_mode.vhd(38): inferring latch(es) for signal or variable \"vga_out_tmp\", which holds its previous value in one or more paths through the process" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[0\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[0\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[1\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[1\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[2\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[2\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[3\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[3\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[4\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[4\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[5\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[5\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[6\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[6\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[7\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[7\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[8\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[8\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[9\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[9\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[10\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[10\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[11\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[11\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[12\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[12\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[13\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[13\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[14\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[14\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vga_out_tmp\[15\] vga_mode.vhd(38) " "Inferred latch for \"vga_out_tmp\[15\]\" at vga_mode.vhd(38)" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048111 "|Eano|vga_mode:inst68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2swich key2swich:inst27 " "Elaborating entity \"key2swich\" for hierarchy \"key2swich:inst27\"" {  } { { "Eano.bdf" "inst27" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 872 568 736 952 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048113 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst key2swich.vhd(11) " "VHDL Process Statement warning at key2swich.vhd(11): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key2swich.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2swich.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048114 "|Eano|key2swich:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycheck keycheck:inst17 " "Elaborating entity \"keycheck\" for hierarchy \"keycheck:inst17\"" {  } { { "Eano.bdf" "inst17" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 168 -728 -592 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyout keycheck.vhd(13) " "Verilog HDL or VHDL warning at keycheck.vhd(13): object \"keyout\" assigned a value but never read" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675659048118 "|Eano|keycheck:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw keycheck.vhd(51) " "VHDL Process Statement warning at keycheck.vhd(51): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048118 "|Eano|keycheck:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw keycheck.vhd(56) " "VHDL Process Statement warning at keycheck.vhd(56): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048118 "|Eano|keycheck:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw keycheck.vhd(61) " "VHDL Process Statement warning at keycheck.vhd(61): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keycheck.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/keycheck.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048118 "|Eano|keycheck:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "click2scroll click2scroll:inst35 " "Elaborating entity \"click2scroll\" for hierarchy \"click2scroll:inst35\"" {  } { { "Eano.bdf" "inst35" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 240 368 560 352 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:inst66 " "Elaborating entity \"delay\" for hierarchy \"delay:inst66\"" {  } { { "Eano.bdf" "inst66" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -448 112 272 -368 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piano_keyboard piano_keyboard:inst80 " "Elaborating entity \"piano_keyboard\" for hierarchy \"piano_keyboard:inst80\"" {  } { { "Eano.bdf" "inst80" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -128 -928 -720 144 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyboard piano_keyboard.vhd(47) " "VHDL Process Statement warning at piano_keyboard.vhd(47): signal \"keyboard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "piano_keyboard.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048131 "|Eano|piano_keyboard:inst80"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_out piano_keyboard.vhd(40) " "VHDL Process Statement warning at piano_keyboard.vhd(40): inferring latch(es) for signal or variable \"flag_out\", which holds its previous value in one or more paths through the process" {  } { { "piano_keyboard.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048131 "|Eano|piano_keyboard:inst80"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_out piano_keyboard.vhd(40) " "Inferred latch for \"flag_out\" at piano_keyboard.vhd(40)" {  } { { "piano_keyboard.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/piano_keyboard.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048131 "|Eano|piano_keyboard:inst80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_driver ps2_keyboard_driver:inst70 " "Elaborating entity \"ps2_keyboard_driver\" for hierarchy \"ps2_keyboard_driver:inst70\"" {  } { { "Eano.bdf" "inst70" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -80 -1224 -1056 32 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2click key2click:inst44 " "Elaborating entity \"key2click\" for hierarchy \"key2click:inst44\"" {  } { { "Eano.bdf" "inst44" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 168 -224 -80 280 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst5 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst5\"" {  } { { "Eano.bdf" "inst5" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1968 2184 688 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst5\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst5\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./auxiliary_tool/vgapicture.mif " "Parameter \"init_file\" = \"./auxiliary_tool/vgapicture.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 14400 " "Parameter \"numwords_a\" = \"14400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659048251 ""}  } { { "ROM.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659048251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6et3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6et3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6et3 " "Found entity 1: altsyncram_6et3" {  } { { "db/altsyncram_6et3.tdf" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659048327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6et3 ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated " "Elaborating entity \"altsyncram_6et3\" for hierarchy \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659048393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_6et3.tdf" "rden_decode" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675659048461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_6et3:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_6et3.tdf" "mux2" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/db/altsyncram_6et3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address vga_address:inst2 " "Elaborating entity \"vga_address\" for hierarchy \"vga_address:inst2\"" {  } { { "Eano.bdf" "inst2" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 560 1728 1936 768 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minten vga_address.vhd(24) " "VHDL Process Statement warning at vga_address.vhd(24): signal \"minten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048482 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minten vga_address.vhd(25) " "VHDL Process Statement warning at vga_address.vhd(25): signal \"minten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048482 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minone vga_address.vhd(28) " "VHDL Process Statement warning at vga_address.vhd(28): signal \"minone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048482 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minone vga_address.vhd(29) " "VHDL Process Statement warning at vga_address.vhd(29): signal \"minone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secten vga_address.vhd(33) " "VHDL Process Statement warning at vga_address.vhd(33): signal \"secten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secten vga_address.vhd(34) " "VHDL Process Statement warning at vga_address.vhd(34): signal \"secten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secone vga_address.vhd(37) " "VHDL Process Statement warning at vga_address.vhd(37): signal \"secone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "secone vga_address.vhd(38) " "VHDL Process Statement warning at vga_address.vhd(38): signal \"secone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(49) " "VHDL Process Statement warning at vga_address.vhd(49): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(53) " "VHDL Process Statement warning at vga_address.vhd(53): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(61) " "VHDL Process Statement warning at vga_address.vhd(61): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(65) " "VHDL Process Statement warning at vga_address.vhd(65): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(69) " "VHDL Process Statement warning at vga_address.vhd(69): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_mode vga_address.vhd(73) " "VHDL Process Statement warning at vga_address.vhd(73): signal \"vga_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chose vga_address.vhd(77) " "VHDL Process Statement warning at vga_address.vhd(77): signal \"chose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode vga_address.vhd(87) " "VHDL Process Statement warning at vga_address.vhd(87): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chose vga_address.vhd(94) " "VHDL Process Statement warning at vga_address.vhd(94): signal \"chose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "volume vga_address.vhd(103) " "VHDL Process Statement warning at vga_address.vhd(103): signal \"volume\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vol vga_address.vhd(104) " "VHDL Process Statement warning at vga_address.vhd(104): signal \"vol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "volume vga_address.vhd(106) " "VHDL Process Statement warning at vga_address.vhd(106): signal \"volume\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048483 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chose vga_address.vhd(112) " "VHDL Process Statement warning at vga_address.vhd(112): signal \"chose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048484 "|Eano|vga_address:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vol vga_address.vhd(18) " "VHDL Process Statement warning at vga_address.vhd(18): inferring latch(es) for signal or variable \"vol\", which holds its previous value in one or more paths through the process" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048484 "|Eano|vga_address:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol\[0\] vga_address.vhd(18) " "Inferred latch for \"vol\[0\]\" at vga_address.vhd(18)" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048484 "|Eano|vga_address:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol\[1\] vga_address.vhd(18) " "Inferred latch for \"vol\[1\]\" at vga_address.vhd(18)" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048484 "|Eano|vga_address:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vol\[2\] vga_address.vhd(18) " "Inferred latch for \"vol\[2\]\" at vga_address.vhd(18)" {  } { { "vga_address.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_address.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048484 "|Eano|vga_address:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst31 " "Elaborating entity \"timer\" for hierarchy \"timer:inst31\"" {  } { { "Eano.bdf" "inst31" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 832 1400 1584 944 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048487 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_one timer.vhd(17) " "VHDL Process Statement warning at timer.vhd(17): signal \"sec_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048489 "|Eano|timer:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_ten timer.vhd(29) " "VHDL Process Statement warning at timer.vhd(29): signal \"sec_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048489 "|Eano|timer:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_one timer.vhd(41) " "VHDL Process Statement warning at timer.vhd(41): signal \"min_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048489 "|Eano|timer:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ten timer.vhd(53) " "VHDL Process Statement warning at timer.vhd(53): signal \"min_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/timer.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048489 "|Eano|timer:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fix clock_fix:inst52 " "Elaborating entity \"clock_fix\" for hierarchy \"clock_fix:inst52\"" {  } { { "Eano.bdf" "inst52" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 832 1184 1344 912 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_sp or_sp:inst67 " "Elaborating entity \"or_sp\" for hierarchy \"or_sp:inst67\"" {  } { { "Eano.bdf" "inst67" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -32 400 576 80 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "music_or or_sp.vhd(25) " "VHDL Process Statement warning at or_sp.vhd(25): signal \"music_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_and or_sp.vhd(25) " "VHDL Process Statement warning at or_sp.vhd(25): signal \"set_and\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "music_or or_sp.vhd(31) " "VHDL Process Statement warning at or_sp.vhd(31): signal \"music_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_or or_sp.vhd(31) " "VHDL Process Statement warning at or_sp.vhd(31): signal \"set_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_and or_sp.vhd(15) " "VHDL Process Statement warning at or_sp.vhd(15): inferring latch(es) for signal or variable \"set_and\", which holds its previous value in one or more paths through the process" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_or or_sp.vhd(15) " "VHDL Process Statement warning at or_sp.vhd(15): inferring latch(es) for signal or variable \"set_or\", which holds its previous value in one or more paths through the process" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_or or_sp.vhd(15) " "Inferred latch for \"set_or\" at or_sp.vhd(15)" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_and or_sp.vhd(15) " "Inferred latch for \"set_and\" at or_sp.vhd(15)" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048494 "|Eano|or_sp:inst67"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "click2vol click2vol:inst30 " "Elaborating entity \"click2vol\" for hierarchy \"click2vol:inst30\"" {  } { { "Eano.bdf" "inst30" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 456 496 688 568 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_1920x1080 VGA_1920x1080:inst1 " "Elaborating entity \"VGA_1920x1080\" for hierarchy \"VGA_1920x1080:inst1\"" {  } { { "Eano.bdf" "inst1" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 216 1352 1536 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048505 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en VGA_1920x1080.vhd(68) " "VHDL Process Statement warning at VGA_1920x1080.vhd(68): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_1920x1080.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048506 "|Eano|VGA_1920x1080:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2sound key2sound:inst57 " "Elaborating entity \"key2sound\" for hierarchy \"key2sound:inst57\"" {  } { { "Eano.bdf" "inst57" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 424 1896 2104 536 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "note key2sound.vhd(11) " "Verilog HDL or VHDL warning at key2sound.vhd(11): object \"note\" assigned a value but never read" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675659048512 "|Eano|key2sound:inst57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDmode LEDmode:inst59 " "Elaborating entity \"LEDmode\" for hierarchy \"LEDmode:inst59\"" {  } { { "Eano.bdf" "inst59" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -632 648 832 -520 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fix clock_fix:inst60 " "Elaborating entity \"clock_fix\" for hierarchy \"clock_fix:inst60\"" {  } { { "Eano.bdf" "inst60" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -632 448 608 -552 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGclkf SEGclkf:inst34 " "Elaborating entity \"SEGclkf\" for hierarchy \"SEGclkf:inst34\"" {  } { { "Eano.bdf" "inst34" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 848 1008 -456 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_modectrl LED_modectrl:inst61 " "Elaborating entity \"LED_modectrl\" for hierarchy \"LED_modectrl:inst61\"" {  } { { "Eano.bdf" "inst61" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -496 392 608 -352 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "springdri springdri:inst202 " "Elaborating entity \"springdri\" for hierarchy \"springdri:inst202\"" {  } { { "Eano.bdf" "inst202" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 280 1912 2064 360 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2spring key2spring:inst4 " "Elaborating entity \"key2spring\" for hierarchy \"key2spring:inst4\"" {  } { { "Eano.bdf" "inst4" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 280 1728 1888 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_music clock_music:inst21 " "Elaborating entity \"clock_music\" for hierarchy \"clock_music:inst21\"" {  } { { "Eano.bdf" "inst21" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 328 984 1152 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mus_fre_ctrl mus_fre_ctrl:inst81 " "Elaborating entity \"mus_fre_ctrl\" for hierarchy \"mus_fre_ctrl:inst81\"" {  } { { "Eano.bdf" "inst81" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 344 640 808 424 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tar_tmp mus_fre_ctrl.vhd(23) " "VHDL Process Statement warning at mus_fre_ctrl.vhd(23): signal \"tar_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048542 "|Eano|mus_fre_ctrl:inst81"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tar_tmp mus_fre_ctrl.vhd(12) " "VHDL Process Statement warning at mus_fre_ctrl.vhd(12): inferring latch(es) for signal or variable \"tar_tmp\", which holds its previous value in one or more paths through the process" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048543 "|Eano|mus_fre_ctrl:inst81"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tar_tmp\[0\] mus_fre_ctrl.vhd(12) " "Inferred latch for \"tar_tmp\[0\]\" at mus_fre_ctrl.vhd(12)" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048543 "|Eano|mus_fre_ctrl:inst81"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tar_tmp\[1\] mus_fre_ctrl.vhd(12) " "Inferred latch for \"tar_tmp\[1\]\" at mus_fre_ctrl.vhd(12)" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048543 "|Eano|mus_fre_ctrl:inst81"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tar_tmp\[2\] mus_fre_ctrl.vhd(12) " "Inferred latch for \"tar_tmp\[2\]\" at mus_fre_ctrl.vhd(12)" {  } { { "mus_fre_ctrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/mus_fre_ctrl.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048543 "|Eano|mus_fre_ctrl:inst81"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:inst15 " "Elaborating entity \"SEG\" for hierarchy \"SEG:inst15\"" {  } { { "Eano.bdf" "inst15" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -584 1576 1752 -376 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGdata SEG:inst15\|SEGdata:b2v_inst " "Elaborating entity \"SEGdata\" for hierarchy \"SEG:inst15\|SEGdata:b2v_inst\"" {  } { { "SEG.vhd" "b2v_inst" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGdisp SEG:inst15\|SEGdisp:b2v_inst1 " "Elaborating entity \"SEGdisp\" for hierarchy \"SEG:inst15\|SEGdisp:b2v_inst1\"" {  } { { "SEG.vhd" "b2v_inst1" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGinpu SEG:inst15\|SEGinpu:b2v_inst14 " "Elaborating entity \"SEGinpu\" for hierarchy \"SEG:inst15\|SEGinpu:b2v_inst14\"" {  } { { "SEG.vhd" "b2v_inst14" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data0 SEGinpu.vhd(31) " "VHDL Process Statement warning at SEGinpu.vhd(31): signal \"data0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048557 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 SEGinpu.vhd(33) " "VHDL Process Statement warning at SEGinpu.vhd(33): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048557 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 SEGinpu.vhd(35) " "VHDL Process Statement warning at SEGinpu.vhd(35): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048557 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data3 SEGinpu.vhd(37) " "VHDL Process Statement warning at SEGinpu.vhd(37): signal \"data3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048557 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data4 SEGinpu.vhd(39) " "VHDL Process Statement warning at SEGinpu.vhd(39): signal \"data4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048557 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data5 SEGinpu.vhd(41) " "VHDL Process Statement warning at SEGinpu.vhd(41): signal \"data5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in SEGinpu.vhd(25) " "VHDL Process Statement warning at SEGinpu.vhd(25): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[0\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[1\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[2\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[3\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[4\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] SEGinpu.vhd(25) " "Inferred latch for \"data_in\[5\]\" at SEGinpu.vhd(25)" {  } { { "SEGinpu.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGinpu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659048558 "|Eano|SEG:inst15|SEGinpu:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGclk SEG:inst15\|SEGclk:b2v_inst4 " "Elaborating entity \"SEGclk\" for hierarchy \"SEG:inst15\|SEGclk:b2v_inst4\"" {  } { { "SEG.vhd" "b2v_inst4" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGflow SEGflow:inst43 " "Elaborating entity \"SEGflow\" for hierarchy \"SEGflow:inst43\"" {  } { { "Eano.bdf" "inst43" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -536 1352 1528 -168 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 SEGflow.vhd(47) " "VHDL Process Statement warning at SEGflow.vhd(47): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(48) " "VHDL Process Statement warning at SEGflow.vhd(48): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 SEGflow.vhd(52) " "VHDL Process Statement warning at SEGflow.vhd(52): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048561 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(53) " "VHDL Process Statement warning at SEGflow.vhd(53): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 SEGflow.vhd(57) " "VHDL Process Statement warning at SEGflow.vhd(57): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(58) " "VHDL Process Statement warning at SEGflow.vhd(58): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 SEGflow.vhd(62) " "VHDL Process Statement warning at SEGflow.vhd(62): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(63) " "VHDL Process Statement warning at SEGflow.vhd(63): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 SEGflow.vhd(67) " "VHDL Process Statement warning at SEGflow.vhd(67): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(68) " "VHDL Process Statement warning at SEGflow.vhd(68): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048568 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 SEGflow.vhd(72) " "VHDL Process Statement warning at SEGflow.vhd(72): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(73) " "VHDL Process Statement warning at SEGflow.vhd(73): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d6 SEGflow.vhd(77) " "VHDL Process Statement warning at SEGflow.vhd(77): signal \"d6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(78) " "VHDL Process Statement warning at SEGflow.vhd(78): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7 SEGflow.vhd(82) " "VHDL Process Statement warning at SEGflow.vhd(82): signal \"d7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(83) " "VHDL Process Statement warning at SEGflow.vhd(83): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d8 SEGflow.vhd(87) " "VHDL Process Statement warning at SEGflow.vhd(87): signal \"d8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(88) " "VHDL Process Statement warning at SEGflow.vhd(88): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d9 SEGflow.vhd(92) " "VHDL Process Statement warning at SEGflow.vhd(92): signal \"d9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(93) " "VHDL Process Statement warning at SEGflow.vhd(93): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d10 SEGflow.vhd(97) " "VHDL Process Statement warning at SEGflow.vhd(97): signal \"d10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(98) " "VHDL Process Statement warning at SEGflow.vhd(98): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d11 SEGflow.vhd(102) " "VHDL Process Statement warning at SEGflow.vhd(102): signal \"d11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d17 SEGflow.vhd(103) " "VHDL Process Statement warning at SEGflow.vhd(103): signal \"d17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d17 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d12 SEGflow.vhd(107) " "VHDL Process Statement warning at SEGflow.vhd(107): signal \"d12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d17 SEGflow.vhd(109) " "VHDL Process Statement warning at SEGflow.vhd(109): signal \"d17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048569 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(109) " "VHDL Process Statement warning at SEGflow.vhd(109): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(109) " "VHDL Process Statement warning at SEGflow.vhd(109): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(109) " "VHDL Process Statement warning at SEGflow.vhd(109): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d13 SEGflow.vhd(109) " "VHDL Process Statement warning at SEGflow.vhd(109): signal \"d13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d17 SEGflow.vhd(111) " "VHDL Process Statement warning at SEGflow.vhd(111): signal \"d17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(111) " "VHDL Process Statement warning at SEGflow.vhd(111): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(111) " "VHDL Process Statement warning at SEGflow.vhd(111): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d14 SEGflow.vhd(111) " "VHDL Process Statement warning at SEGflow.vhd(111): signal \"d14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d17 SEGflow.vhd(113) " "VHDL Process Statement warning at SEGflow.vhd(113): signal \"d17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d16 SEGflow.vhd(113) " "VHDL Process Statement warning at SEGflow.vhd(113): signal \"d16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d15 SEGflow.vhd(113) " "VHDL Process Statement warning at SEGflow.vhd(113): signal \"d15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SEGflow.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGflow.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675659048571 "|Eano|SEGflow:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_datactrl SEG_datactrl:inst55 " "Elaborating entity \"SEG_datactrl\" for hierarchy \"SEG_datactrl:inst55\"" {  } { { "Eano.bdf" "inst55" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { -440 848 1032 -104 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048572 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d14 SEG_datactrl.vhd(6) " "VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal \"d14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675659048573 "|Eano|SEG_datactrl:inst55"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d15 SEG_datactrl.vhd(6) " "VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal \"d15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675659048573 "|Eano|SEG_datactrl:inst55"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d16 SEG_datactrl.vhd(6) " "VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal \"d16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675659048573 "|Eano|SEG_datactrl:inst55"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d17 SEG_datactrl.vhd(6) " "VHDL Signal Declaration warning at SEG_datactrl.vhd(6): used implicit default value for signal \"d17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SEG_datactrl.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEG_datactrl.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675659048573 "|Eano|SEG_datactrl:inst55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_color_out vga_color_out:inst14 " "Elaborating entity \"vga_color_out\" for hierarchy \"vga_color_out:inst14\"" {  } { { "Eano.bdf" "inst14" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 544 2264 2488 656 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659048574 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "or_sp:inst67\|or_out " "Found clock multiplexer or_sp:inst67\|or_out" {  } { { "or_sp.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/or_sp.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1675659048904 "|Eano|or_sp:inst67|or_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "vga_mode:inst68\|vga_clk " "Found clock multiplexer vga_mode:inst68\|vga_clk" {  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1675659048904 "|Eano|vga_mode:inst68|vga_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1675659048904 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult0\"" {  } { { "key2sound.vhd" "Mult0" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult1\"" {  } { { "key2sound.vhd" "Mult1" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult2\"" {  } { { "key2sound.vhd" "Mult2" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult3\"" {  } { { "key2sound.vhd" "Mult3" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult4\"" {  } { { "key2sound.vhd" "Mult4" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult5\"" {  } { { "key2sound.vhd" "Mult5" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult6\"" {  } { { "key2sound.vhd" "Mult6" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult7\"" {  } { { "key2sound.vhd" "Mult7" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult8\"" {  } { { "key2sound.vhd" "Mult8" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult9\"" {  } { { "key2sound.vhd" "Mult9" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult10\"" {  } { { "key2sound.vhd" "Mult10" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult11\"" {  } { { "key2sound.vhd" "Mult11" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult12\"" {  } { { "key2sound.vhd" "Mult12" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult13\"" {  } { { "key2sound.vhd" "Mult13" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult14\"" {  } { { "key2sound.vhd" "Mult14" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult15\"" {  } { { "key2sound.vhd" "Mult15" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult16\"" {  } { { "key2sound.vhd" "Mult16" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult17\"" {  } { { "key2sound.vhd" "Mult17" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult18\"" {  } { { "key2sound.vhd" "Mult18" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult19\"" {  } { { "key2sound.vhd" "Mult19" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "key2sound:inst57\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key2sound:inst57\|Mult20\"" {  } { { "key2sound.vhd" "Mult20" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675659054936 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675659054936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult0 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055019 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult0\|multcore:mult_core key2sound:inst57\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder key2sound:inst57\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult0\|altshift:external_latency_ffs key2sound:inst57\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult1\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult1 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055204 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult2 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055239 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult2\|multcore:mult_core key2sound:inst57\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder key2sound:inst57\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult2\|altshift:external_latency_ffs key2sound:inst57\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 80 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult3\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult3 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055275 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult4\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult4 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055305 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult5\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult5 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055343 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult6\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult6 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055375 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult7\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult7 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055410 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult8\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult8 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055446 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult9 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055492 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult9\|multcore:mult_core key2sound:inst57\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\|multcore:mult_core\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder key2sound:inst57\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult9\|altshift:external_latency_ffs key2sound:inst57\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult10\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult10 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055534 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult11\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult11 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055569 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult12\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult12 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055604 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult13\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult13 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055633 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult14\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult14 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055662 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult15\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult15 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055693 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult16 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055726 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult16\|multcore:mult_core key2sound:inst57\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder key2sound:inst57\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key2sound:inst57\|lpm_mult:Mult16\|altshift:external_latency_ffs key2sound:inst57\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 206 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult17\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult17 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055762 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult18\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult18 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055809 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult19\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult19 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055854 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key2sound:inst57\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"key2sound:inst57\|lpm_mult:Mult20\"" {  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659055898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key2sound:inst57\|lpm_mult:Mult20 " "Instantiated megafunction \"key2sound:inst57\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675659055898 ""}  } { { "key2sound.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/key2sound.vhd" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675659055898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[4\] " "Latch vga_mode:inst68\|vga_out_tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[3\] " "Latch vga_mode:inst68\|vga_out_tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[2\] " "Latch vga_mode:inst68\|vga_out_tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[1\] " "Latch vga_mode:inst68\|vga_out_tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[0\] " "Latch vga_mode:inst68\|vga_out_tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[10\] " "Latch vga_mode:inst68\|vga_out_tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[9\] " "Latch vga_mode:inst68\|vga_out_tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[8\] " "Latch vga_mode:inst68\|vga_out_tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[7\] " "Latch vga_mode:inst68\|vga_out_tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[6\] " "Latch vga_mode:inst68\|vga_out_tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[5\] " "Latch vga_mode:inst68\|vga_out_tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056501 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[15\] " "Latch vga_mode:inst68\|vga_out_tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056502 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[14\] " "Latch vga_mode:inst68\|vga_out_tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056502 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[13\] " "Latch vga_mode:inst68\|vga_out_tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056502 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[12\] " "Latch vga_mode:inst68\|vga_out_tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056502 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_mode:inst68\|vga_out_tmp\[11\] " "Latch vga_mode:inst68\|vga_out_tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA delay:inst66\|de_out " "Ports D and ENA on the latch are fed by the same signal delay:inst66\|de_out" {  } { { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1675659056502 ""}  } { { "vga_mode.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/vga_mode.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1675659056502 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_1280x720.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1280x720.vhd" 8 -1 0 } } { "VGA_1920x1080.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/VGA_1920x1080.vhd" 8 -1 0 } } { "delay.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/delay.vhd" 6 -1 0 } } { "SEGdata.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/SEGdata.vhd" 13 -1 0 } } { "click2scroll.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/click2scroll.vhd" 14 -1 0 } } { "ps2_keyboard_driver.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd" 18 -1 0 } } { "ps2_keyboard_driver.vhd" "" { Text "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/ps2_keyboard_driver.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1675659056508 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1675659056508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[8\] GND " "Pin \"g\[8\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[9\] GND " "Pin \"g\[9\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[10\] GND " "Pin \"g\[10\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[11\] GND " "Pin \"g\[11\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[12\] GND " "Pin \"g\[12\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[13\] GND " "Pin \"g\[13\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[14\] GND " "Pin \"g\[14\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[15\] GND " "Pin \"g\[15\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[16\] GND " "Pin \"g\[16\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[17\] GND " "Pin \"g\[17\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[18\] GND " "Pin \"g\[18\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[19\] GND " "Pin \"g\[19\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[20\] GND " "Pin \"g\[20\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[21\] GND " "Pin \"g\[21\]\" is stuck at GND" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 664 2504 2680 680 "g\[0..21\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|g[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[0\] VCC " "Pin \"v\[0\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[1\] VCC " "Pin \"v\[1\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[2\] VCC " "Pin \"v\[2\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[3\] VCC " "Pin \"v\[3\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[4\] VCC " "Pin \"v\[4\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[5\] VCC " "Pin \"v\[5\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[6\] VCC " "Pin \"v\[6\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[7\] VCC " "Pin \"v\[7\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[8\] VCC " "Pin \"v\[8\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[9\] VCC " "Pin \"v\[9\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[10\] VCC " "Pin \"v\[10\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[11\] VCC " "Pin \"v\[11\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[12\] VCC " "Pin \"v\[12\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[13\] VCC " "Pin \"v\[13\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[14\] VCC " "Pin \"v\[14\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[15\] VCC " "Pin \"v\[15\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "v\[16\] VCC " "Pin \"v\[16\]\" is stuck at VCC" {  } { { "Eano.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/Eano.bdf" { { 112 2504 2680 128 "v\[0..16\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675659061073 "|Eano|v[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675659061073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675659061324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675659065808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675659066193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675659066193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3614 " "Implemented 3614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675659066388 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675659066388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3473 " "Implemented 3473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675659066388 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675659066388 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1675659066388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675659066388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 310 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 310 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675659066427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 12:51:06 2023 " "Processing ended: Mon Feb 06 12:51:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675659066427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675659066427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675659066427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675659066427 ""}
