{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752780655758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752780655758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 15:30:55 2025 " "Processing started: Thu Jul 17 15:30:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752780655758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780655758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780655759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752780656343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HEX_DISP.vhd " "Can't analyze file -- file HEX_DISP.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752780663839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664186 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664189 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664192 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664196 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664199 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664206 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISP-a " "Found design unit 1: SEG_DISP-a" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664214 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISP " "Found entity 1: SEG_DISP" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parse_disp_data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARSE_DISP_DATA_IN-comb " "Found design unit 1: PARSE_DISP_DATA_IN-comb" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664217 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARSE_DISP_DATA_IN " "Found entity 1: PARSE_DISP_DATA_IN" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752780664306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst10 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst10\"" {  } { { "SCOMP_System.bdf" "inst10" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 672 552 856 864 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARSE_DISP_DATA_IN HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3 " "Elaborating entity \"PARSE_DISP_DATA_IN\" for hierarchy \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\"" {  } { { "HEX_DISP_6.bdf" "inst3" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 232 8 304 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE PARSE_DISP_DATA_IN.vhd(54) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(54): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752780664328 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE PARSE_DISP_DATA_IN.vhd(59) " "VHDL Process Statement warning at PARSE_DISP_DATA_IN.vhd(59): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752780664328 "|SCOMP_System|HEX_DISP_6:inst10|PARSE_DISP_DATA_IN:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "seg_edit.vhd 2 1 " "Using design file seg_edit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_EDIT-a " "Found design unit 1: SEG_EDIT-a" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664351 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_EDIT " "Found entity 1: SEG_EDIT" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752780664351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_EDIT HEX_DISP_6:inst10\|SEG_EDIT:inst1 " "Elaborating entity \"SEG_EDIT\" for hierarchy \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 504 552 792 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp_conversion.vhd 2 1 " "Using design file disp_conversion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CONVERSION-rtl " "Found design unit 1: DISP_CONVERSION-rtl" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664376 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CONVERSION " "Found entity 1: DISP_CONVERSION" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752780664376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CONVERSION HEX_DISP_6:inst10\|DISP_CONVERSION:inst18 " "Elaborating entity \"DISP_CONVERSION\" for hierarchy \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\"" {  } { { "HEX_DISP_6.bdf" "inst18" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 184 528 816 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latched_segments disp_conversion.vhd(28) " "VHDL Process Statement warning at disp_conversion.vhd(28): signal \"latched_segments\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752780664378 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp disp_conversion.vhd(27) " "VHDL Process Statement warning at disp_conversion.vhd(27): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752780664383 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[28\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[29\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[30\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[31\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[32\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[32\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[33\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[33\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[34\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[34\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[35\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[35\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[36\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[36\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[37\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[37\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664386 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[38\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[38\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[39\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[39\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[40\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[40\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[41\] disp_conversion.vhd(121) " "Inferred latch for \"tmp\[41\]\" at disp_conversion.vhd(121)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[0\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[1\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[2\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[3\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[4\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[5\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[6\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[7\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[8\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[9\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664387 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[10\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[11\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[12\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[13\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[14\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[15\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[16\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[17\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[18\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[19\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[20\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[21\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[22\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664388 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[23\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664389 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[24\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664389 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[25\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664389 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[26\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664389 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] disp_conversion.vhd(34) " "Inferred latch for \"tmp\[27\]\" at disp_conversion.vhd(34)" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664389 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISP HEX_DISP_6:inst10\|SEG_DISP:inst7 " "Elaborating entity \"SEG_DISP\" for hierarchy \"HEX_DISP_6:inst10\|SEG_DISP:inst7\"" {  } { { "HEX_DISP_6.bdf" "inst7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 40 1064 1280 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 344 504 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664457 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1752780664470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664481 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780664481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 312 504 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONE V " "Parameter \"intended_device_family\" = \"CYCLONE V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HexProject.mif " "Parameter \"init_file\" = \"HexProject.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664617 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780664617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kp24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kp24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kp24 " "Found entity 1: altsyncram_kp24" {  } { { "db/altsyncram_kp24.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_kp24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780664666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780664666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kp24 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated " "Elaborating entity \"altsyncram_kp24\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664720 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780664720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780664752 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780664752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 512 304 544 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE TIMER.vhd(48) " "VHDL Process Statement warning at TIMER.vhd(48): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752780664754 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 752 960 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 472 824 1080 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 832 1088 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780664781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk84 " "Found entity 1: altsyncram_uk84" {  } { { "db/altsyncram_uk84.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_uk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kai " "Found entity 1: cntr_kai" {  } { { "db/cntr_kai.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780666986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780666986 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780667407 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1752780667507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.17.15:31:10 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl " "2025.07.17.15:31:10 Progress: Loading sldfd7bd03d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780670691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780672666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780672745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780675312 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1752780675999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/alt_sld_fab.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676398 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/ip/sldfd7bd03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780676446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780676446 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div3\"" {  } { { "disp_conversion.vhd" "Div3" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod5\"" {  } { { "disp_conversion.vhd" "Mod5" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod4\"" {  } { { "disp_conversion.vhd" "Mod4" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div0\"" {  } { { "disp_conversion.vhd" "Div0" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div1\"" {  } { { "disp_conversion.vhd" "Div1" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Div2\"" {  } { { "disp_conversion.vhd" "Div2" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod3\"" {  } { { "disp_conversion.vhd" "Mod3" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod2\"" {  } { { "disp_conversion.vhd" "Mod2" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod1\"" {  } { { "disp_conversion.vhd" "Mod1" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Mod0\"" {  } { { "disp_conversion.vhd" "Mod0" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752780677792 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752780677792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3\"" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780677846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3 " "Instantiated megafunction \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677846 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780677846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780677883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780677883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780677907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780677907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780677934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780677934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5\"" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780677967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5 " "Instantiated megafunction \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752780677967 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752780677967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780678005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780678005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780678029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780678029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752780678057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780678057 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[41\] seg_val\[41\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[41\]\" to the node \"seg_val\[41\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[40\] seg_val\[40\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[40\]\" to the node \"seg_val\[40\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[39\] seg_val\[39\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[39\]\" to the node \"seg_val\[39\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[38\] seg_val\[38\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[38\]\" to the node \"seg_val\[38\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[37\] seg_val\[37\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[37\]\" to the node \"seg_val\[37\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[36\] seg_val\[36\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[36\]\" to the node \"seg_val\[36\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[35\] seg_val\[35\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[35\]\" to the node \"seg_val\[35\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[34\] seg_val\[34\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[34\]\" to the node \"seg_val\[34\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[33\] seg_val\[33\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[33\]\" to the node \"seg_val\[33\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[32\] seg_val\[32\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[32\]\" to the node \"seg_val\[32\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[31\] seg_val\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[31\]\" to the node \"seg_val\[31\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[30\] seg_val\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[30\]\" to the node \"seg_val\[30\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[29\] seg_val\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[29\]\" to the node \"seg_val\[29\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[28\] seg_val\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[28\]\" to the node \"seg_val\[28\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[27\] seg_val\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[27\]\" to the node \"seg_val\[27\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[26\] seg_val\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[26\]\" to the node \"seg_val\[26\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[25\] seg_val\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[25\]\" to the node \"seg_val\[25\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[24\] seg_val\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[24\]\" to the node \"seg_val\[24\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[23\] seg_val\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[23\]\" to the node \"seg_val\[23\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[22\] seg_val\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[22\]\" to the node \"seg_val\[22\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[21\] seg_val\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[21\]\" to the node \"seg_val\[21\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[20\] seg_val\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[20\]\" to the node \"seg_val\[20\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[19\] seg_val\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[19\]\" to the node \"seg_val\[19\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[18\] seg_val\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[18\]\" to the node \"seg_val\[18\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[17\] seg_val\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[17\]\" to the node \"seg_val\[17\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[16\] seg_val\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[16\]\" to the node \"seg_val\[16\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[15\] seg_val\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[15\]\" to the node \"seg_val\[15\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[14\] seg_val\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[14\]\" to the node \"seg_val\[14\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[13\] seg_val\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[13\]\" to the node \"seg_val\[13\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[12\] seg_val\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[12\]\" to the node \"seg_val\[12\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[11\] seg_val\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[11\]\" to the node \"seg_val\[11\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[10\] seg_val\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[10\]\" to the node \"seg_val\[10\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[9\] seg_val\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[9\]\" to the node \"seg_val\[9\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[8\] seg_val\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[8\]\" to the node \"seg_val\[8\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[7\] seg_val\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[7\]\" to the node \"seg_val\[7\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[6\] seg_val\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[6\]\" to the node \"seg_val\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[5\] seg_val\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[5\]\" to the node \"seg_val\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[4\] seg_val\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[4\]\" to the node \"seg_val\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[3\] seg_val\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[3\]\" to the node \"seg_val\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[2\] seg_val\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[2\]\" to the node \"seg_val\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[1\] seg_val\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[1\]\" to the node \"seg_val\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[0\] seg_val\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[0\]\" to the node \"seg_val\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[41\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[41\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[40\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[40\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[39\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[39\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[38\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[38\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[37\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[37\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[36\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[36\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[35\] HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[35\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst15\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[34\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[34\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[33\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[33\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[32\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[32\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[31\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[31\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[30\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[30\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[29\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[29\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[28\] HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[28\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst14\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[27\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[27\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[26\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[26\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[25\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[25\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[24\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[24\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[23\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[23\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[22\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[22\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[21\] HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[21\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst13\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[20\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[20\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[19\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[19\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[18\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[18\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[17\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[17\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[16\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[16\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[15\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[15\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[14\] HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[14\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst12\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[13\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[13\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[12\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[12\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[11\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[11\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[10\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[10\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[9\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[9\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[8\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[8\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[7\] HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[7\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst8\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[6\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[6\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[5\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[5\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[5\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[4\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[4\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[4\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[3\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[3\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[3\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[2\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[2\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[2\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[1\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[1\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[1\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "HEX_DISP_6:inst10\|inst10\[0\] HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"HEX_DISP_6:inst10\|inst10\[0\]\" to the node \"HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[0\]\" into a wire" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1752780678501 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1752780678501 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[15\] HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[15\]\" to the node \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[14\] HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[14\]\" to the node \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|Equal40\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[13\] HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|process_0 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[13\]\" to the node \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|process_0\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[12\] HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[12\]\" to the node \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[11\] HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[11\]\" to the node \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\|Mux34\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[10\] SCOMP:inst\|Selector17 " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[10\]\" to the node \"SCOMP:inst\|Selector17\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[9\] DIG_OUT:inst6\|EXT_WIRES\[9\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[9\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[9\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[8\] DIG_OUT:inst6\|EXT_WIRES\[8\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[8\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[8\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[7\] DIG_OUT:inst6\|EXT_WIRES\[7\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[7\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[7\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[6\] DIG_OUT:inst6\|EXT_WIRES\[6\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[6\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[6\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[5\] DIG_OUT:inst6\|EXT_WIRES\[5\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[5\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[5\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[4\] DIG_OUT:inst6\|EXT_WIRES\[4\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[4\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[4\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[3\] DIG_OUT:inst6\|EXT_WIRES\[3\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[3\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[3\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[2\] DIG_OUT:inst6\|EXT_WIRES\[2\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[2\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[2\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[1\] DIG_OUT:inst6\|EXT_WIRES\[1\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[1\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[1\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|IO_DATA\[0\] DIG_OUT:inst6\|EXT_WIRES\[0\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|IO_DATA\[0\]\" to the node \"DIG_OUT:inst6\|EXT_WIRES\[0\]\" into an OR gate" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1752780678504 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1752780678504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[41\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678506 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[40\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[39\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[38\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[37\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[36\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[35\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[34\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[33\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[32\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[31\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[30\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[29\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678507 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[28\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP1_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[27\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[26\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[25\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[24\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[23\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[22\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[21\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[20\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[19\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[18\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[17\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678508 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[16\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[15\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[14\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[13\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[12\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[11\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[10\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[9\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[8\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[7\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[6\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[5\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678509 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[4\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678510 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[3\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678510 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[2\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678510 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[1\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DIG_IN:inst7\|CHIP_SELECT " "Ports D and ENA on the latch are fed by the same signal DIG_IN:inst7\|CHIP_SELECT" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678510 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[0\] " "Latch HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\|tmp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE " "Ports D and ENA on the latch are fed by the same signal HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst3\|GRP0_WRITE" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752780678510 ""}  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752780678510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780679520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752780681944 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 315 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 315 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1752780683056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752780683137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752780683137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5050 " "Implemented 5050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752780683612 ""} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Implemented 151 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752780683612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4725 " "Implemented 4725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752780683612 ""} { "Info" "ICUT_CUT_TM_RAMS" "157 " "Implemented 157 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752780683612 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1752780683612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752780683612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752780683665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 15:31:23 2025 " "Processing ended: Thu Jul 17 15:31:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752780683665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752780683665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752780683665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752780683665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752780685589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752780685590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 15:31:24 2025 " "Processing started: Thu Jul 17 15:31:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752780685590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752780685590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752780685590 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752780685728 ""}
{ "Info" "0" "" "Project  = SCOMP" {  } {  } 0 0 "Project  = SCOMP" 0 0 "Fitter" 0 0 1752780685729 ""}
{ "Info" "0" "" "Revision = SCOMP" {  } {  } 0 0 "Revision = SCOMP" 0 0 "Fitter" 0 0 1752780685729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752780685892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752780685930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752780685970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752780685971 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752780686478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752780686503 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752780686776 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1752780686912 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 162 " "No exact pin location assignment(s) for 98 pins of 162 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1752780687127 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1752780695037 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 224 global CLKCTRL_G4 " "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 224 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1752780695600 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1752780695600 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_50~inputCLKENA0 1435 global CLKCTRL_G5 " "clock_50~inputCLKENA0 with 1435 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1752780695600 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1752780695600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780695601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1752780696810 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780696814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780696814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780696814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1752780696814 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1752780696814 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1752780696831 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~porta_we_reg clock_50 " "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~porta_we_reg is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780696848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1752780696848 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[7\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[7\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780696848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1752780696848 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|AC\[13\] " "Node: SCOMP:inst\|AC\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] SCOMP:inst\|AC\[13\] " "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] is being clocked by SCOMP:inst\|AC\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780696848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1752780696848 "|SCOMP_System|SCOMP:inst|AC[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_WRITE " "Node: SCOMP:inst\|IO_WRITE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DIG_OUT:inst6\|EXT_WIRES\[9\] SCOMP:inst\|IO_WRITE " "Register DIG_OUT:inst6\|EXT_WIRES\[9\] is being clocked by SCOMP:inst\|IO_WRITE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780696849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1752780696849 "|SCOMP_System|SCOMP:inst|IO_WRITE"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752780696879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752780696880 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1752780696883 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1752780696883 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1752780696884 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1752780696884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1752780696884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1752780696884 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1752780696884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752780697016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752780697021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752780697036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752780697044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752780697044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752780697048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752780697336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752780697341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752780697341 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780697604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752780702375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780703914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752780704096 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752780712688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780712688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752780714844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752780722152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752780722152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752780727216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752780727216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780727222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.03 " "Total time spent on timing analysis during the Fitter is 3.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752780732365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752780732489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752780734221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752780734226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752780736085 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752780747206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/output_files/SCOMP.fit.smsg " "Generated suppressed messages file C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752780748019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6836 " "Peak virtual memory: 6836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752780749835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 15:32:29 2025 " "Processing ended: Thu Jul 17 15:32:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752780749835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752780749835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752780749835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752780749835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752780751650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752780751650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 15:32:31 2025 " "Processing started: Thu Jul 17 15:32:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752780751650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752780751650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752780751650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752780760270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5273 " "Peak virtual memory: 5273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752780760653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 15:32:40 2025 " "Processing ended: Thu Jul 17 15:32:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752780760653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752780760653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752780760653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752780760653 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752780761349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752780762284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752780762284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 15:32:41 2025 " "Processing started: Thu Jul 17 15:32:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752780762284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752780762284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752780762284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752780762431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752780763432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780763473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780763473 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752780764082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780764215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780764215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1752780764215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1752780764215 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1752780764215 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1752780764247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 clock_50 " "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780764273 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780764273 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[14\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[14\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780764273 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780764273 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|AC\[13\] " "Node: SCOMP:inst\|AC\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] SCOMP:inst\|AC\[13\] " "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] is being clocked by SCOMP:inst\|AC\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780764274 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780764274 "|SCOMP_System|SCOMP:inst|AC[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_WRITE " "Node: SCOMP:inst\|IO_WRITE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DIG_OUT:inst6\|EXT_WIRES\[9\] SCOMP:inst\|IO_WRITE " "Register DIG_OUT:inst6\|EXT_WIRES\[9\] is being clocked by SCOMP:inst\|IO_WRITE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780764274 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780764274 "|SCOMP_System|SCOMP:inst|IO_WRITE"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752780764290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780766685 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1752780766696 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780766696 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752780766697 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752780766713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.736 " "Worst-case setup slack is 9.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 altera_reserved_tck  " "    9.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780766778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 altera_reserved_tck  " "    0.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780766791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.707 " "Worst-case recovery slack is 28.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.707               0.000 altera_reserved_tck  " "   28.707               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780766802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.013 " "Worst-case removal slack is 1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 altera_reserved_tck  " "    1.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780766812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.920 " "Worst-case minimum pulse width slack is 14.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.920               0.000 altera_reserved_tck  " "   14.920               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780766816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780766816 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752780766886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752780766939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752780769319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 clock_50 " "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780769599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780769599 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[14\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[14\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780769599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780769599 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|AC\[13\] " "Node: SCOMP:inst\|AC\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] SCOMP:inst\|AC\[13\] " "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] is being clocked by SCOMP:inst\|AC\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780769599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780769599 "|SCOMP_System|SCOMP:inst|AC[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_WRITE " "Node: SCOMP:inst\|IO_WRITE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DIG_OUT:inst6\|EXT_WIRES\[9\] SCOMP:inst\|IO_WRITE " "Register DIG_OUT:inst6\|EXT_WIRES\[9\] is being clocked by SCOMP:inst\|IO_WRITE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780769599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780769599 "|SCOMP_System|SCOMP:inst|IO_WRITE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780772031 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1752780772041 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780772041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.862 " "Worst-case setup slack is 9.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.862               0.000 altera_reserved_tck  " "    9.862               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780772085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 altera_reserved_tck  " "    0.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780772099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.928 " "Worst-case recovery slack is 28.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.928               0.000 altera_reserved_tck  " "   28.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780772107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.977 " "Worst-case removal slack is 0.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 altera_reserved_tck  " "    0.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780772116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.901 " "Worst-case minimum pulse width slack is 14.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.901               0.000 altera_reserved_tck  " "   14.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780772120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780772120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752780772186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752780772377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752780774671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 clock_50 " "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780774939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780774939 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[14\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[14\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780774940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780774940 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|AC\[13\] " "Node: SCOMP:inst\|AC\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] SCOMP:inst\|AC\[13\] " "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] is being clocked by SCOMP:inst\|AC\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780774940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780774940 "|SCOMP_System|SCOMP:inst|AC[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_WRITE " "Node: SCOMP:inst\|IO_WRITE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DIG_OUT:inst6\|EXT_WIRES\[9\] SCOMP:inst\|IO_WRITE " "Register DIG_OUT:inst6\|EXT_WIRES\[9\] is being clocked by SCOMP:inst\|IO_WRITE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780774940 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780774940 "|SCOMP_System|SCOMP:inst|IO_WRITE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780777322 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1752780777333 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780777333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.804 " "Worst-case setup slack is 12.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.804               0.000 altera_reserved_tck  " "   12.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780777347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780777361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.111 " "Worst-case recovery slack is 30.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.111               0.000 altera_reserved_tck  " "   30.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780777371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 altera_reserved_tck  " "    0.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780777381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.638 " "Worst-case minimum pulse width slack is 14.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.638               0.000 altera_reserved_tck  " "   14.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780777387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780777387 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752780777455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 clock_50 " "Register SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_kp24:auto_generated\|ram_block1a1~PORT_A_DATA_IN_18 is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780777791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780777791 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[14\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[14\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780777791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780777791 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|AC\[13\] " "Node: SCOMP:inst\|AC\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] SCOMP:inst\|AC\[13\] " "Register HEX_DISP_6:inst10\|SEG_DISP:inst7\|latched_seg\[6\] is being clocked by SCOMP:inst\|AC\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780777791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780777791 "|SCOMP_System|SCOMP:inst|AC[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_WRITE " "Node: SCOMP:inst\|IO_WRITE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DIG_OUT:inst6\|EXT_WIRES\[9\] SCOMP:inst\|IO_WRITE " "Register DIG_OUT:inst6\|EXT_WIRES\[9\] is being clocked by SCOMP:inst\|IO_WRITE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1752780777791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1752780777791 "|SCOMP_System|SCOMP:inst|IO_WRITE"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780780111 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1752780780121 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752780780121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.284 " "Worst-case setup slack is 13.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.284               0.000 altera_reserved_tck  " "   13.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780780135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780780151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.489 " "Worst-case recovery slack is 30.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.489               0.000 altera_reserved_tck  " "   30.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780780161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.508 " "Worst-case removal slack is 0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 altera_reserved_tck  " "    0.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780780171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.631 " "Worst-case minimum pulse width slack is 14.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.631               0.000 altera_reserved_tck  " "   14.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752780780176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752780780176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752780782628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752780782643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5493 " "Peak virtual memory: 5493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752780782791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 15:33:02 2025 " "Processing ended: Thu Jul 17 15:33:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752780782791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752780782791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752780782791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752780782791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752780785026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752780785026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 15:33:04 2025 " "Processing started: Thu Jul 17 15:33:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752780785026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752780785026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752780785026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SCOMP.vo C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/simulation/questa/ simulation " "Generated file SCOMP.vo in folder \"C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752780787839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752780788764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 15:33:08 2025 " "Processing ended: Thu Jul 17 15:33:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752780788764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752780788764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752780788764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752780788764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 229 s " "Quartus Prime Full Compilation was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752780789495 ""}
