# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:17:39 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# ** Error: (vlog-13069) test_1.v(1): near "output": syntax error, unexpected output, expecting ')'.
# End time: 15:17:40 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog test_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:18:21 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# ** Error: (vlog-13069) test_1.v(3): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) test_1.v(12): near "<=": syntax error, unexpected <=.
# ** Error: test_1.v(12): (vlog-13205) Syntax error found in the scope following 'count'. Is there a missing '::'?
# End time: 15:18:21 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog test_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:19:11 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# ** Error: (vlog-13069) test_1.v(3): near "clk": syntax error, unexpected IDENTIFIER, expecting or or ')' or ','.
# ** Error: (vlog-13069) test_1.v(12): near "<=": syntax error, unexpected <=.
# ** Error: test_1.v(12): (vlog-13205) Syntax error found in the scope following 'count'. Is there a missing '::'?
# End time: 15:19:11 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog test_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:20:20 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# ** Error: (vlog-13069) test_1.v(3): near "clk": syntax error, unexpected IDENTIFIER, expecting or or ')' or ','.
# ** Error: (vlog-13069) test_1.v(12): near "<=": syntax error, unexpected <=.
# ** Error: test_1.v(12): (vlog-13205) Syntax error found in the scope following 'count'. Is there a missing '::'?
# End time: 15:20:20 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog test_1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:20:43 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:20:43 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim test_tb 
# Start time: 15:20:43 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'count'. The port definition is at: test_1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /test_tb/T1 File: test_1.v Line: 22
# ** Note: $stop    : test_1.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:22:21 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:22:21 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:22:25 on Sep 17,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 1
# vsim test_tb 
# Start time: 15:22:25 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# ** Note: $stop    : test_1.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:23:42 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:23:42 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:23:46 on Sep 17,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim test_tb 
# Start time: 15:23:46 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# ** Note: $stop    : test_1.v(36)
#    Time: 100 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 36
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:25:38 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:25:38 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:41 on Sep 17,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
# vsim test_tb 
# Start time: 15:25:42 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# clk=0 rst=0 count=         18 $time=0
# clk=1 rst=1 count=         18 $time=10
# clk=0 rst=1 count=         18 $time=20
# clk=1 rst=1 count=         18 $time=30
# clk=0 rst=1 count=         18 $time=40
# clk=1 rst=1 count=         18 $time=50
# clk=0 rst=1 count=         18 $time=60
# clk=1 rst=1 count=         18 $time=70
# clk=0 rst=1 count=         18 $time=80
# clk=1 rst=1 count=         18 $time=90
# ** Note: $stop    : test_1.v(36)
#    Time: 100 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 36
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:27:32 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:27:32 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:27:35 on Sep 17,2025, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim test_tb 
# Start time: 15:27:35 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# clk=1 rst=0 count=         18 $time=0
# clk=0 rst=1 count=         18 $time=10
# clk=1 rst=1 count=         18 $time=20
# clk=0 rst=1 count=         18 $time=30
# clk=1 rst=1 count=         18 $time=40
# clk=0 rst=1 count=         18 $time=50
# clk=1 rst=1 count=         18 $time=60
# clk=0 rst=1 count=         18 $time=70
# clk=1 rst=1 count=         18 $time=80
# clk=0 rst=1 count=         18 $time=90
# clk=1 rst=1 count=         18 $time=100
# clk=0 rst=1 count=         18 $time=110
# clk=1 rst=1 count=         18 $time=120
# clk=0 rst=1 count=         18 $time=130
# clk=1 rst=1 count=         18 $time=140
# clk=0 rst=1 count=         18 $time=150
# clk=1 rst=1 count=         18 $time=160
# clk=0 rst=1 count=         18 $time=170
# clk=1 rst=1 count=         18 $time=180
# clk=0 rst=1 count=         18 $time=190
# clk=1 rst=1 count=         18 $time=200
# clk=0 rst=1 count=         18 $time=210
# clk=1 rst=1 count=         18 $time=220
# clk=0 rst=1 count=         18 $time=230
# clk=1 rst=1 count=         18 $time=240
# clk=0 rst=1 count=         18 $time=250
# clk=1 rst=1 count=         18 $time=260
# clk=0 rst=1 count=         18 $time=270
# clk=1 rst=1 count=         18 $time=280
# clk=0 rst=1 count=         18 $time=290
# ** Note: $stop    : test_1.v(36)
#    Time: 300 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 36
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:33:14 on Sep 17,2025
# vlog -reportprogress 300 test_1.v "+acc" 
# -- Compiling module test
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 15:33:14 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:18 on Sep 17,2025, Elapsed time: 0:05:43
# Errors: 0, Warnings: 0
# vsim test_tb 
# Start time: 15:33:18 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.test_tb(fast)
# Loading work.test(fast)
# clk=1 rst=0 count=         18 $time=0
# clk=0 rst=1 count=         18 $time=10
# clk=1 rst=1 count=         19 $time=20
# clk=0 rst=1 count=         19 $time=30
# clk=1 rst=1 count=         20 $time=40
# clk=0 rst=1 count=         20 $time=50
# clk=1 rst=1 count=         21 $time=60
# clk=0 rst=1 count=         21 $time=70
# clk=1 rst=1 count=         22 $time=80
# clk=0 rst=1 count=         22 $time=90
# clk=1 rst=1 count=         23 $time=100
# clk=0 rst=1 count=         23 $time=110
# clk=1 rst=1 count=         24 $time=120
# clk=0 rst=1 count=         24 $time=130
# clk=1 rst=1 count=         25 $time=140
# clk=0 rst=1 count=         25 $time=150
# clk=1 rst=1 count=         26 $time=160
# clk=0 rst=1 count=         26 $time=170
# clk=1 rst=1 count=         27 $time=180
# clk=0 rst=1 count=         27 $time=190
# clk=1 rst=1 count=         18 $time=200
# clk=0 rst=1 count=         18 $time=210
# clk=1 rst=1 count=         19 $time=220
# clk=0 rst=1 count=         19 $time=230
# clk=1 rst=1 count=         20 $time=240
# clk=0 rst=1 count=         20 $time=250
# clk=1 rst=1 count=         21 $time=260
# clk=0 rst=1 count=         21 $time=270
# clk=1 rst=1 count=         22 $time=280
# clk=0 rst=1 count=         22 $time=290
# ** Note: $stop    : test_1.v(37)
#    Time: 300 ns  Iteration: 0  Instance: /test_tb
# Break in Module test_tb at test_1.v line 37
# End time: 15:34:43 on Sep 17,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
