	component sys_systemsolaire is
		port (
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(11 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			vga_0_conduit_end_SRAM_ADDR       : out   std_logic_vector(17 downto 0);                    -- SRAM_ADDR
			vga_0_conduit_end_SRAM_CE_N       : out   std_logic;                                        -- SRAM_CE_N
			vga_0_conduit_end_SRAM_DQ         : inout std_logic_vector(15 downto 0) := (others => 'X'); -- SRAM_DQ
			vga_0_conduit_end_SRAM_LB_N       : out   std_logic;                                        -- SRAM_LB_N
			vga_0_conduit_end_SRAM_OE_N       : out   std_logic;                                        -- SRAM_OE_N
			vga_0_conduit_end_SRAM_UB_N       : out   std_logic;                                        -- SRAM_UB_N
			vga_0_conduit_end_SRAM_WE_N       : out   std_logic;                                        -- SRAM_WE_N
			vga_0_conduit_end_CLOCK_25        : in    std_logic                     := 'X';             -- CLOCK_25
			vga_0_conduit_end_VGA_BLANK       : out   std_logic;                                        -- VGA_BLANK
			vga_0_conduit_end_VGA_B           : out   std_logic_vector(9 downto 0);                     -- VGA_B
			vga_0_conduit_end_VGA_CLK         : out   std_logic;                                        -- VGA_CLK
			vga_0_conduit_end_VGA_G           : out   std_logic_vector(9 downto 0);                     -- VGA_G
			vga_0_conduit_end_VGA_HS          : out   std_logic;                                        -- VGA_HS
			vga_0_conduit_end_VGA_R           : out   std_logic_vector(9 downto 0);                     -- VGA_R
			vga_0_conduit_end_VGA_SYNC        : out   std_logic;                                        -- VGA_SYNC
			vga_0_conduit_end_VGA_VS          : out   std_logic                                         -- VGA_VS
		);
	end component sys_systemsolaire;

