(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param39 = {(~((~((8'ha9) ? (8'h9c) : (8'h9c))) < ((&(8'ha0)) < ((8'ha6) || (8'hb7)))))})
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h1ae):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire4;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire [(4'he):(1'h0)] wire38;
  wire [(4'h9):(1'h0)] wire37;
  wire signed [(4'h8):(1'h0)] wire36;
  wire signed [(4'he):(1'h0)] wire35;
  wire signed [(5'h10):(1'h0)] wire34;
  wire [(5'h14):(1'h0)] wire33;
  wire signed [(4'h8):(1'h0)] wire32;
  wire [(2'h3):(1'h0)] wire6;
  wire [(5'h10):(1'h0)] wire5;
  reg signed [(4'hf):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg28 = (1'h0);
  reg [(5'h10):(1'h0)] reg24 = (1'h0);
  reg [(4'he):(1'h0)] reg14 = (1'h0);
  reg [(4'hd):(1'h0)] reg27 = (1'h0);
  reg [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg20 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg15 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg8 = (1'h0);
  reg [(4'he):(1'h0)] reg7 = (1'h0);
  reg [(4'hb):(1'h0)] forvar23 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg25 = (1'h0);
  reg [(3'h6):(1'h0)] forvar24 = (1'h0);
  reg [(4'ha):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h11):(1'h0)] forvar14 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire6,
                 wire5,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg24,
                 reg14,
                 reg27,
                 reg23,
                 reg22,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 forvar23,
                 reg26,
                 reg25,
                 forvar24,
                 reg21,
                 reg16,
                 forvar14,
                 (1'h0)};
  assign wire5 = (7'h42);
  assign wire6 = "UVOTKADt0z7VKozeopuC";
  always
    @(posedge clk) begin
      reg7 <= (~|{wire0,
          {(wire0[(4'h9):(4'h9)] ? {wire5} : $unsigned(wire6)),
              ($unsigned(wire4) >= $signed(wire5))}});
      reg8 <= (reg7 ? $unsigned($unsigned(((8'ha7) * wire5))) : $unsigned(""));
      if ((-wire2[(1'h1):(1'h0)]))
        begin
          reg9 <= wire6[(2'h3):(1'h1)];
          if ($signed($unsigned($unsigned($signed((reg7 < wire3))))))
            begin
              reg10 <= (~^wire0[(4'h8):(3'h7)]);
              reg11 <= $signed($unsigned(wire6[(2'h3):(2'h3)]));
              reg12 <= reg8[(1'h0):(1'h0)];
            end
          else
            begin
              reg10 <= ((|$unsigned(((reg7 <= (8'hbc)) ?
                      (wire2 ? wire1 : reg7) : wire3))) ?
                  "vIFKUn" : "5nw7afW");
              reg11 <= $signed("nG");
              reg12 <= ("9VACl8vWn9IPYg0x24k" ?
                  $unsigned(reg10) : $signed((8'hb1)));
            end
          reg13 <= wire4[(1'h0):(1'h0)];
        end
      else
        begin
          reg9 <= (!$unsigned($signed(wire4[(1'h0):(1'h0)])));
        end
      if (reg7)
        begin
          for (forvar14 = (1'h0); (forvar14 < (2'h3)); forvar14 = (forvar14 + (1'h1)))
            begin
              reg15 <= ("1731oE" ?
                  $signed("ZKHlyBC0XVN") : (~&(~&"y0lSwDuyn2H")));
              reg16 = reg11;
              reg17 <= reg10[(1'h0):(1'h0)];
              reg18 <= (reg7[(2'h2):(2'h2)] <<< forvar14);
            end
          reg19 <= $signed((((((8'haa) ? wire4 : reg15) ?
                  $signed(wire0) : {reg10, reg16}) * {wire3[(4'hd):(4'hc)]}) ?
              ("X" ?
                  $unsigned((forvar14 ?
                      wire5 : wire1)) : (reg13[(2'h2):(1'h1)] + {reg7})) : $unsigned(reg17)));
          if ($signed($unsigned(wire0[(4'h9):(3'h4)])))
            begin
              reg20 <= reg19;
              reg21 = ($unsigned(reg20) ?
                  $signed(((|reg20) ?
                      (-$signed((8'hab))) : ((reg10 ?
                          (8'hb7) : (7'h41)) < $unsigned(wire1)))) : $unsigned({reg13[(1'h0):(1'h0)],
                      $unsigned((wire5 ? (8'hb0) : reg11))}));
              reg22 <= (($signed($signed($unsigned(reg8))) ?
                      ($unsigned(wire0[(2'h2):(2'h2)]) <= wire6) : reg17) ?
                  reg8 : {($signed((|reg10)) ? "" : {{reg21}})});
              reg23 <= reg19[(2'h3):(1'h1)];
            end
          else
            begin
              reg20 <= reg20[(1'h0):(1'h0)];
              reg22 <= (~^{{(wire5[(4'hc):(4'hc)] ?
                          (reg12 ? wire4 : reg9) : reg8)},
                  (^~$unsigned((^reg16)))});
              reg23 <= reg13[(1'h0):(1'h0)];
            end
          for (forvar24 = (1'h0); (forvar24 < (3'h4)); forvar24 = (forvar24 + (1'h1)))
            begin
              reg25 = reg22[(4'h9):(2'h3)];
              reg26 = $unsigned($signed($signed(wire2)));
              reg27 <= wire5;
            end
        end
      else
        begin
          if (($unsigned((~|(^reg21[(1'h1):(1'h0)]))) & (|$signed("EuN"))))
            begin
              reg14 <= (wire5[(3'h7):(1'h1)] < wire3);
              reg15 <= $signed(("xMfrDsGmMoobq0LKGb" ?
                  $unsigned(((~&reg11) < reg15)) : (8'ha2)));
              reg16 = ("7yUkMMEC6vecbOE4YwJG" < {reg11[(3'h6):(3'h5)],
                  $signed((|wire5[(1'h1):(1'h0)]))});
              reg21 = ((reg16 || $unsigned((reg25[(3'h4):(3'h4)] ?
                  reg10[(2'h2):(2'h2)] : reg8[(4'hd):(2'h3)]))) - (!reg22));
            end
          else
            begin
              reg14 <= {{$unsigned("JM")}};
              reg15 <= (~((({reg9} ? {(8'ha3), forvar24} : (forvar24 | reg13)) ?
                      "L" : reg17[(4'h8):(3'h5)]) ?
                  $unsigned((((8'hbf) ? wire1 : wire6) ?
                      "CMwnLfSRwi6oo0PS" : (forvar14 ?
                          wire2 : reg27))) : $unsigned("Z")));
              reg17 <= $unsigned($signed(reg20));
            end
          reg22 <= $unsigned(((8'hb0) >>> $signed({$signed(reg8)})));
          for (forvar23 = (1'h0); (forvar23 < (1'h0)); forvar23 = (forvar23 + (1'h1)))
            begin
              reg24 <= $signed((~&("94A4LMNC11" ?
                  $signed("7FD") : (&$signed(reg18)))));
              reg27 <= $signed(((wire1[(2'h2):(2'h2)] ?
                  reg16 : ($unsigned(reg25) ?
                      wire1 : $signed(reg27))) >>> "liEP637lie"));
              reg28 <= (8'ha9);
              reg29 <= forvar14[(3'h6):(2'h2)];
              reg30 <= reg27;
            end
        end
      reg31 <= (^~reg27[(3'h5):(2'h2)]);
    end
  assign wire32 = reg8[(4'ha):(1'h1)];
  assign wire33 = wire32;
  assign wire34 = reg14[(1'h0):(1'h0)];
  assign wire35 = (&$unsigned((reg11[(3'h7):(2'h2)] > reg9[(3'h5):(1'h1)])));
  assign wire36 = (8'had);
  assign wire37 = $signed(reg10[(1'h0):(1'h0)]);
  assign wire38 = "eCMo";
endmodule