<Project ModBy="Analyzer" Date="2023-09-06" Name="E:/Data/local_github/rtl_tinynx33u/litex_rtl/src/blink_led.rvs">
 <Core Name="fpga_top_LA0">
  <Setting>
   <Capture SamplesPerTrig="256" NumTrigsCap="1"/>
   <Event EventCnt="0" CntEnableRun="0"/>
   <TrigSetting PostTrgSamples="" TURadix="0" AND_ALL="0" PreTrgSamples=""/>
  </Setting>
  <Dataset Name="Base">
   <Trace>
    <Sig Name="i_litex_export_verilog/main_ibus_we"/>
    <Sig Name="i_litex_export_verilog/main_ibus_stb"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_sel">
     <Sig Name="i_litex_export_verilog/main_ibus_sel:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_sel:1"/>
     <Sig Name="i_litex_export_verilog/main_ibus_sel:2"/>
     <Sig Name="i_litex_export_verilog/main_ibus_sel:3"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_ibus_err"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_dat_w">
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:1"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:2"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:3"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:4"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:5"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:6"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:7"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:8"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:9"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:10"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:11"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:12"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:13"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:14"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:15"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:16"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:17"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:18"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:19"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:20"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:21"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:22"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:23"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:24"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:25"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:26"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:27"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:28"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:29"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:30"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_w:31"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_dat_r">
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:1"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:2"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:3"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:4"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:5"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:6"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:7"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:8"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:9"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:10"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:11"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:12"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:13"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:14"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:15"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:16"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:17"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:18"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:19"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:20"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:21"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:22"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:23"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:24"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:25"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:26"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:27"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:28"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:29"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:30"/>
     <Sig Name="i_litex_export_verilog/main_ibus_dat_r:31"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_ibus_cyc"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_cti">
     <Sig Name="i_litex_export_verilog/main_ibus_cti:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_cti:1"/>
     <Sig Name="i_litex_export_verilog/main_ibus_cti:2"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_bte">
     <Sig Name="i_litex_export_verilog/main_ibus_bte:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_bte:1"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_ibus_adr">
     <Sig Name="i_litex_export_verilog/main_ibus_adr:0"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:1"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:2"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:3"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:4"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:5"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:6"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:7"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:8"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:9"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:10"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:11"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:12"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:13"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:14"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:15"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:16"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:17"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:18"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:19"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:20"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:21"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:22"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:23"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:24"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:25"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:26"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:27"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:28"/>
     <Sig Name="i_litex_export_verilog/main_ibus_adr:29"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_ibus_ack"/>
    <Sig Name="i_litex_export_verilog/main_dbus_we"/>
    <Sig Name="i_litex_export_verilog/main_dbus_stb"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_sel">
     <Sig Name="i_litex_export_verilog/main_dbus_sel:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_sel:1"/>
     <Sig Name="i_litex_export_verilog/main_dbus_sel:2"/>
     <Sig Name="i_litex_export_verilog/main_dbus_sel:3"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_dbus_err"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_dat_w">
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:1"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:2"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:3"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:4"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:5"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:6"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:7"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:8"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:9"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:10"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:11"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:12"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:13"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:14"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:15"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:16"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:17"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:18"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:19"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:20"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:21"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:22"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:23"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:24"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:25"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:26"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:27"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:28"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:29"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:30"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_w:31"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_dat_r">
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:1"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:2"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:3"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:4"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:5"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:6"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:7"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:8"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:9"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:10"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:11"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:12"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:13"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:14"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:15"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:16"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:17"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:18"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:19"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:20"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:21"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:22"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:23"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:24"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:25"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:26"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:27"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:28"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:29"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:30"/>
     <Sig Name="i_litex_export_verilog/main_dbus_dat_r:31"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_dbus_cyc"/>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_cti">
     <Sig Name="i_litex_export_verilog/main_dbus_cti:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_cti:1"/>
     <Sig Name="i_litex_export_verilog/main_dbus_cti:2"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_bte">
     <Sig Name="i_litex_export_verilog/main_dbus_bte:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_bte:1"/>
    </Bus>
    <Bus Radix="0" Name="i_litex_export_verilog/main_dbus_adr">
     <Sig Name="i_litex_export_verilog/main_dbus_adr:0"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:1"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:2"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:3"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:4"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:5"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:6"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:7"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:8"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:9"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:10"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:11"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:12"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:13"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:14"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:15"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:16"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:17"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:18"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:19"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:20"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:21"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:22"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:23"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:24"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:25"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:26"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:27"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:28"/>
     <Sig Name="i_litex_export_verilog/main_dbus_adr:29"/>
    </Bus>
    <Sig Name="i_litex_export_verilog/main_dbus_ack"/>
    <Sig Name="uart_txd"/>
    <Sig Name="uart_rxd"/>
    <Bus Radix="0" Name="spiflash_dq">
     <Sig Name="spiflash_dq:0"/>
     <Sig Name="spiflash_dq:1"/>
     <Sig Name="spiflash_dq:2"/>
     <Sig Name="spiflash_dq:3"/>
    </Bus>
    <Sig Name="spiflash_cs_n"/>
    <Sig Name="reset"/>
   </Trace>
   <Trigger>
    <TU Index="0" Operator="6" Radix="0" ID="1" Value="1" Name="TU1"/>
    <TU Index="2" Operator="6" Radix="0" ID="2" Value="1" Name="TU2"/>
    <TU Index="1" Operator="6" Radix="0" ID="3" Value="1" Name="TU3"/>
    <TE Expression="TU3" Index="1" ID="1" Name="TE1" Enable="1"/>
    <TE Expression="TU2" Index="1" ID="2" Name="TE2" Enable="1"/>
   </Trigger>
  </Dataset>
 </Core>
</Project>
