#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# -- Compiling architecture structure of LogicUnit
# -- Loading entity LogicUnit
# 
# vcom -work work -2008 -explicit -stats=none TBLogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbLogicUnit
# -- Compiling architecture behavioural of TbLogicUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:15:53 on Apr 06,2022
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# End time: 23:15:53 on Apr 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -gui work.FuncLUSim -t 100ps
# vsim -gui work.FuncLUSim -t 100ps 
# Start time: 23:15:53 on Apr 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.funclusim
# Loading work.tblogicunit(behavioural)
# Loading work.logicunit(rtl)
# transcript off
#----------------------------------------------------------------------------------------------------------
# Simulation Run
#----------------------------------------------------------------------------------------------------------
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 6500 ns
# ** Note: Using TestVectors from file LogicUnit00.tvs
#    Time: 5 ns  Iteration: 0  Instance: /tblogicunit
# ** Error: Measurement Index := 12
#   Y = 0000000000000000
# TbY = 0000000111000000
#    Time: 99 ns  Iteration: 0  Instance: /tblogicunit
# ** Note: Simulation Completed
#    Time: 6181 ns  Iteration: 0  Instance: /tblogicunit
# transcript off
