<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf P8_PIN_V3.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.000" period="10.000" constraintValue="10.000" deviceLimit="3.000" freqLimit="333.333" physResource="CLOCK/dcm_sp_inst/CLKFX" logResource="CLOCK/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="CLOCK/clkfx"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="17.010" period="20.000" constraintValue="20.000" deviceLimit="2.990" freqLimit="334.448" physResource="CLOCK/dcm_sp_inst/CLK2X" logResource="CLOCK/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="CLOCK/clk2x"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="CLOCK/dcm_sp_inst/CLKIN" logResource="CLOCK/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CLOCK/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clkfx = PERIOD TIMEGRP &quot;CLOCK_clkfx&quot; TS_clk_in / 4 HIGH 50%;</twConstName><twItemCnt>10104</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.715</twMinPer></twConstHead><twPathRptBanner iPaths="325" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.DIA4), 325 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.552</twTotPathDel><twClkSkew dest = "2.868" src = "3.476">0.608</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/CP0/PRId&lt;20&gt;</twComp><twBEL>CPU/mux10122</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;17&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;20&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>CPU/DM/WD_Verified&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>6.748</twRouteDel><twTotDel>8.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.548</twTotPathDel><twClkSkew dest = "2.868" src = "3.480">0.612</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X42Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;14&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N641</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/CP0/PRId&lt;20&gt;</twComp><twBEL>CPU/mux10122</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;17&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;20&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>CPU/DM/WD_Verified&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.990</twLogDel><twRouteDel>6.558</twRouteDel><twTotDel>8.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.494</twTotPathDel><twClkSkew dest = "2.868" src = "3.476">0.608</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>CPU/Controller_W/NOP&lt;31&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/CP0/PRId&lt;20&gt;</twComp><twBEL>CPU/mux10122</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;17&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;20&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>CPU/DM/WD_Verified&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>6.404</twRouteDel><twTotDel>8.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="325" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.DIA2), 325 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.477</twTotPathDel><twClkSkew dest = "2.868" src = "3.476">0.608</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y157.B1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/CP0/PRId&lt;18&gt;</twComp><twBEL>CPU/mux1081</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;18&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>8.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.473</twTotPathDel><twClkSkew dest = "2.868" src = "3.480">0.612</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X42Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;14&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N641</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y157.B1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/CP0/PRId&lt;18&gt;</twComp><twBEL>CPU/mux1081</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;18&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.019</twLogDel><twRouteDel>6.454</twRouteDel><twTotDel>8.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.419</twTotPathDel><twClkSkew dest = "2.868" src = "3.476">0.608</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>CPU/Controller_W/NOP&lt;31&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y157.B1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/CP0/PRId&lt;18&gt;</twComp><twBEL>CPU/mux1081</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;18&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.544</twDelInfo><twComp>CPU/DM/WD_Verified&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.119</twLogDel><twRouteDel>6.300</twRouteDel><twTotDel>8.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="324" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.DIA3), 324 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.458</twTotPathDel><twClkSkew dest = "2.867" src = "3.476">0.609</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_20</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrWD&lt;3&gt;</twComp><twBEL>CPU/mux101151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y155.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/mux101151</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>6.630</twRouteDel><twTotDel>8.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.454</twTotPathDel><twClkSkew dest = "2.867" src = "3.480">0.613</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X42Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;14&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N641</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrWD&lt;3&gt;</twComp><twBEL>CPU/mux101151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y155.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/mux101151</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>6.440</twRouteDel><twTotDel>8.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>8.400</twTotPathDel><twClkSkew dest = "2.867" src = "3.476">0.609</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_8</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X40Y153.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;7&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/NOP&lt;31&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>CPU/Controller_W/NOP&lt;31&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;26&gt;</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y155.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y155.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;0&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y150.C1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y150.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PrWD&lt;3&gt;</twComp><twBEL>CPU/mux101151_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y155.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>CPU/mux101151</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>CPU/DM/WD_Verified&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.114</twLogDel><twRouteDel>6.286</twRouteDel><twTotDel>8.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk2</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clkfx = PERIOD TIMEGRP &quot;CLOCK_clkfx&quot; TS_clk_in / 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.050</twSlack><twSrc BELType="FF">CPU/EX_MEM/ALUResult_EM_7</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.841</twTotPathDel><twClkSkew dest = "1.362" src = "1.126">-0.236</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/EX_MEM/ALUResult_EM_7</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X60Y160.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;7&gt;</twComp><twBEL>CPU/EX_MEM/ALUResult_EM_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twFalling">0.707</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>0.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">CPU/EX_MEM/ALUResult_EM_3</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.866</twTotPathDel><twClkSkew dest = "1.361" src = "1.121">-0.240</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/EX_MEM/ALUResult_EM_3</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X62Y161.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;3&gt;</twComp><twBEL>CPU/EX_MEM/ALUResult_EM_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twFalling">0.698</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">CPU/EX_MEM/ALUResult_EM_4</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.864</twTotPathDel><twClkSkew dest = "1.362" src = "1.130">-0.232</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/EX_MEM/ALUResult_EM_4</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X59Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;5&gt;</twComp><twBEL>CPU/EX_MEM/ALUResult_EM_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y80.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.732</twDelInfo><twComp>CPU/EX_MEM/ALUResult_EM&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y80.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.732</twRouteDel><twTotDel>0.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clkfx = PERIOD TIMEGRP &quot;CLOCK_clkfx&quot; TS_clk_in / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y78.CLKA" clockNet="clk2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y78.CLKA" clockNet="clk2"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y80.CLKA" clockNet="clk2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clk2x = PERIOD TIMEGRP &quot;CLOCK_clk2x&quot; TS_clk_in / 2 HIGH 50%;</twConstName><twItemCnt>114164737</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8829</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.399</twMinPer></twConstHead><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_25 (SLICE_X36Y160.D3), 144 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.126</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_25</twDest><twTotPathDel>7.828</twTotPathDel><twClkSkew dest = "2.925" src = "3.416">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/Load[2]_GND_18_o_equal_29_o</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y160.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;25&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188</twBEL><twBEL>CPU/MEM_WB/RD_MW_25</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>4.876</twRouteDel><twTotDel>7.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.891</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_25</twDest><twTotPathDel>7.062</twTotPathDel><twClkSkew dest = "2.925" src = "3.417">0.492</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/Load[2]_GND_18_o_equal_29_o</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y160.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;25&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188</twBEL><twBEL>CPU/MEM_WB/RD_MW_25</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>4.110</twRouteDel><twTotDel>7.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.274</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_25</twDest><twTotPathDel>6.680</twTotPathDel><twClkSkew dest = "2.925" src = "3.416">0.491</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y165.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT131</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT182</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y160.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT181</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;25&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT188</twBEL><twBEL>CPU/MEM_WB/RD_MW_25</twBEL></twPathDel><twLogDel>2.933</twLogDel><twRouteDel>3.747</twRouteDel><twTotDel>6.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_10 (SLICE_X27Y159.A3), 119 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.171</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_10</twDest><twTotPathDel>7.770</twTotPathDel><twClkSkew dest = "2.913" src = "3.417">0.504</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.319</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/Mmux_RD123</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT28</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT228</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/Mmux_RD123</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;11&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210</twBEL><twBEL>CPU/MEM_WB/RD_MW_10</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>4.779</twRouteDel><twTotDel>7.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.650</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_10</twDest><twTotPathDel>7.248</twTotPathDel><twClkSkew dest = "2.913" src = "3.460">0.547</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y76.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/Mmux_RD123</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT28</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT228</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/Mmux_RD123</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;11&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210</twBEL><twBEL>CPU/MEM_WB/RD_MW_10</twBEL></twPathDel><twLogDel>2.991</twLogDel><twRouteDel>4.257</twRouteDel><twTotDel>7.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.127</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_10</twDest><twTotPathDel>6.815</twTotPathDel><twClkSkew dest = "2.913" src = "3.416">0.503</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/DM/Mmux_RD123</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT29</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.108</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT229</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;11&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT210</twBEL><twBEL>CPU/MEM_WB/RD_MW_10</twBEL></twPathDel><twLogDel>2.732</twLogDel><twRouteDel>4.083</twRouteDel><twTotDel>6.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_22 (SLICE_X39Y162.B3), 144 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.220</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_22</twDest><twTotPathDel>7.732</twTotPathDel><twClkSkew dest = "2.923" src = "3.416">0.493</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/Load[2]_GND_18_o_equal_29_o</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y162.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158</twBEL><twBEL>CPU/MEM_WB/RD_MW_22</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>4.746</twRouteDel><twTotDel>7.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.985</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_22</twDest><twTotPathDel>6.966</twTotPathDel><twClkSkew dest = "2.923" src = "3.417">0.494</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/DM/Load[2]_GND_18_o_equal_29_o</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y162.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158</twBEL><twBEL>CPU/MEM_WB/RD_MW_22</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>3.980</twRouteDel><twTotDel>6.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.352</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_22</twDest><twTotPathDel>6.600</twTotPathDel><twClkSkew dest = "2.923" src = "3.416">0.493</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.555</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y165.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.483</twDelInfo><twComp>CPU/DM/RD_Unverified&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT131</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y163.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT161</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT152</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y162.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT151</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y162.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT158</twBEL><twBEL>CPU/MEM_WB/RD_MW_22</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>3.633</twRouteDel><twTotDel>6.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clk2x = PERIOD TIMEGRP &quot;CLOCK_clk2x&quot; TS_clk_in / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/EX_MEM/PC4_EM_16 (SLICE_X33Y147.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">CPU/ID_EX/PC4_DE_16</twSrc><twDest BELType="FF">CPU/EX_MEM/PC4_EM_16</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/ID_EX/PC4_DE_16</twSrc><twDest BELType='FF'>CPU/EX_MEM/PC4_EM_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X33Y147.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;17&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y147.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;17&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE&lt;16&gt;_rt</twBEL><twBEL>CPU/EX_MEM/PC4_EM_16</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/EX_MEM/PC4_EM_20 (SLICE_X33Y148.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">CPU/ID_EX/PC4_DE_20</twSrc><twDest BELType="FF">CPU/EX_MEM/PC4_EM_20</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/ID_EX/PC4_DE_20</twSrc><twDest BELType='FF'>CPU/EX_MEM/PC4_EM_20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X33Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;21&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y148.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;21&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE&lt;20&gt;_rt</twBEL><twBEL>CPU/EX_MEM/PC4_EM_20</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/EX_MEM/PC4_EM_24 (SLICE_X33Y149.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">CPU/ID_EX/PC4_DE_24</twSrc><twDest BELType="FF">CPU/EX_MEM/PC4_EM_24</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/ID_EX/PC4_DE_24</twSrc><twDest BELType='FF'>CPU/EX_MEM/PC4_EM_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X33Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;25&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y149.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>CPU/ID_EX/PC4_DE&lt;25&gt;</twComp><twBEL>CPU/ID_EX/PC4_DE&lt;24&gt;_rt</twBEL><twBEL>CPU/EX_MEM/PC4_EM_24</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk1</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clk2x = PERIOD TIMEGRP &quot;CLOCK_clk2x&quot; TS_clk_in / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLOCK/clkout1_buf/I0" logResource="CLOCK/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="CLOCK/clk2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="CLOCK/clkf_buf/I0" logResource="CLOCK/clkf_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="CLOCK/clk2x"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CPU/IF_ID/PC8_FD&lt;6&gt;/CLK" logResource="CPU/IF_ID/PC8_FD_3/CK" locationPin="SLICE_X36Y144.CLK" clockNet="clk1"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="38.860" errors="0" errorRollup="0" items="0" itemsRollup="114174841"/><twConstRollup name="TS_CLOCK_clkfx" fullName="TS_CLOCK_clkfx = PERIOD TIMEGRP &quot;CLOCK_clkfx&quot; TS_clk_in / 4 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.715" actualRollup="N/A" errors="0" errorRollup="0" items="10104" itemsRollup="0"/><twConstRollup name="TS_CLOCK_clk2x" fullName="TS_CLOCK_clk2x = PERIOD TIMEGRP &quot;CLOCK_clk2x&quot; TS_clk_in / 2 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="18.399" actualRollup="N/A" errors="0" errorRollup="0" items="114164737" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>18.399</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>114174841</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20278</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>18.399</twMinPer><twFootnote number="1" /><twMaxFreq>54.351</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 26 15:16:32 2019 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4772 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
