<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1700090053" />
    <testcase name="testbench" classname="test" file="/home/neelvora/Projects/Verilog/verilog/test.py" lineno="6" time="0.0009472370147705078" sim_time_ns="4.001" ratio_time="4223.863655675812" />
  </testsuite>
</testsuites>
