// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLDebugModuleInnerAsync(
  input  [3:0]  auto_dmiXing_in_a_mem_0_opcode,
  input  [8:0]  auto_dmiXing_in_a_mem_0_address,
  input  [31:0] auto_dmiXing_in_a_mem_0_data,
  output        auto_dmiXing_in_a_ridx,
  input         auto_dmiXing_in_a_widx,
  output [3:0]  auto_dmiXing_in_d_mem_0_opcode,
  output [1:0]  auto_dmiXing_in_d_mem_0_size,
  output        auto_dmiXing_in_d_mem_0_source,
  output [31:0] auto_dmiXing_in_d_mem_0_data,
  input         auto_dmiXing_in_d_ridx,
  output        auto_dmiXing_in_d_widx,
  input         auto_dmInner_sb2tlOpt_out_a_ready,
  output        auto_dmInner_sb2tlOpt_out_a_valid,
  output [3:0]  auto_dmInner_sb2tlOpt_out_a_bits_opcode,
  output [2:0]  auto_dmInner_sb2tlOpt_out_a_bits_size,
  output [47:0] auto_dmInner_sb2tlOpt_out_a_bits_address,
  output [7:0]  auto_dmInner_sb2tlOpt_out_a_bits_data,
  output        auto_dmInner_sb2tlOpt_out_d_ready,
  input         auto_dmInner_sb2tlOpt_out_d_valid,
  input  [3:0]  auto_dmInner_sb2tlOpt_out_d_bits_opcode,
  input  [1:0]  auto_dmInner_sb2tlOpt_out_d_bits_param,
  input  [2:0]  auto_dmInner_sb2tlOpt_out_d_bits_size,
  input         auto_dmInner_sb2tlOpt_out_d_bits_source,
  input  [3:0]  auto_dmInner_sb2tlOpt_out_d_bits_sink,
  input         auto_dmInner_sb2tlOpt_out_d_bits_denied,
  input  [7:0]  auto_dmInner_sb2tlOpt_out_d_bits_data,
  input         auto_dmInner_sb2tlOpt_out_d_bits_corrupt,
  output        auto_dmInner_tl_in_a_ready,
  input         auto_dmInner_tl_in_a_valid,
  input  [3:0]  auto_dmInner_tl_in_a_bits_opcode,
  input  [1:0]  auto_dmInner_tl_in_a_bits_size,
  input  [2:0]  auto_dmInner_tl_in_a_bits_source,
  input  [29:0] auto_dmInner_tl_in_a_bits_address,
  input  [7:0]  auto_dmInner_tl_in_a_bits_mask,
  input  [63:0] auto_dmInner_tl_in_a_bits_data,
  input         auto_dmInner_tl_in_d_ready,
  output        auto_dmInner_tl_in_d_valid,
  output [3:0]  auto_dmInner_tl_in_d_bits_opcode,
  output [1:0]  auto_dmInner_tl_in_d_bits_size,
  output [2:0]  auto_dmInner_tl_in_d_bits_source,
  output [63:0] auto_dmInner_tl_in_d_bits_data,
  input         io_debug_clock,
  input         io_debug_reset,
  input         io_tl_clock,
  input         io_tl_reset,
  input         io_dmactive,
  input         io_innerCtrl_mem_0_resumereq,
  input  [9:0]  io_innerCtrl_mem_0_hartsel,
  input         io_innerCtrl_mem_0_ackhavereset,
  input         io_innerCtrl_mem_0_hrmask_0,
  output        io_innerCtrl_ridx,
  input         io_innerCtrl_widx,
  output        io_hgDebugInt_0,
  input         io_hartIsInReset_0
);

  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid;
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq;
  wire [9:0]  _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel;
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset;
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0;
  wire        _dmactive_synced_dmactive_synced_dmactiveSync_io_q;
  wire        _dmiXing_auto_out_a_valid;
  wire [3:0]  _dmiXing_auto_out_a_bits_opcode;
  wire [1:0]  _dmiXing_auto_out_a_bits_size;
  wire        _dmiXing_auto_out_a_bits_source;
  wire [8:0]  _dmiXing_auto_out_a_bits_address;
  wire [3:0]  _dmiXing_auto_out_a_bits_mask;
  wire [31:0] _dmiXing_auto_out_a_bits_data;
  wire        _dmiXing_auto_out_d_ready;
  wire        _dmInner_auto_dmi_in_a_ready;
  wire        _dmInner_auto_dmi_in_d_valid;
  wire [3:0]  _dmInner_auto_dmi_in_d_bits_opcode;
  wire [1:0]  _dmInner_auto_dmi_in_d_bits_size;
  wire        _dmInner_auto_dmi_in_d_bits_source;
  wire [31:0] _dmInner_auto_dmi_in_d_bits_data;
  TLDebugModuleInner dmInner (
    .clock                            (io_debug_clock),
    .reset                            (io_debug_reset),
    .auto_sb2tlOpt_out_a_ready        (auto_dmInner_sb2tlOpt_out_a_ready),
    .auto_sb2tlOpt_out_a_valid        (auto_dmInner_sb2tlOpt_out_a_valid),
    .auto_sb2tlOpt_out_a_bits_opcode  (auto_dmInner_sb2tlOpt_out_a_bits_opcode),
    .auto_sb2tlOpt_out_a_bits_size    (auto_dmInner_sb2tlOpt_out_a_bits_size),
    .auto_sb2tlOpt_out_a_bits_address (auto_dmInner_sb2tlOpt_out_a_bits_address),
    .auto_sb2tlOpt_out_a_bits_data    (auto_dmInner_sb2tlOpt_out_a_bits_data),
    .auto_sb2tlOpt_out_d_ready        (auto_dmInner_sb2tlOpt_out_d_ready),
    .auto_sb2tlOpt_out_d_valid        (auto_dmInner_sb2tlOpt_out_d_valid),
    .auto_sb2tlOpt_out_d_bits_opcode  (auto_dmInner_sb2tlOpt_out_d_bits_opcode),
    .auto_sb2tlOpt_out_d_bits_param   (auto_dmInner_sb2tlOpt_out_d_bits_param),
    .auto_sb2tlOpt_out_d_bits_size    (auto_dmInner_sb2tlOpt_out_d_bits_size),
    .auto_sb2tlOpt_out_d_bits_source  (auto_dmInner_sb2tlOpt_out_d_bits_source),
    .auto_sb2tlOpt_out_d_bits_sink    (auto_dmInner_sb2tlOpt_out_d_bits_sink),
    .auto_sb2tlOpt_out_d_bits_denied  (auto_dmInner_sb2tlOpt_out_d_bits_denied),
    .auto_sb2tlOpt_out_d_bits_data    (auto_dmInner_sb2tlOpt_out_d_bits_data),
    .auto_sb2tlOpt_out_d_bits_corrupt (auto_dmInner_sb2tlOpt_out_d_bits_corrupt),
    .auto_tl_in_a_ready               (auto_dmInner_tl_in_a_ready),
    .auto_tl_in_a_valid               (auto_dmInner_tl_in_a_valid),
    .auto_tl_in_a_bits_opcode         (auto_dmInner_tl_in_a_bits_opcode),
    .auto_tl_in_a_bits_size           (auto_dmInner_tl_in_a_bits_size),
    .auto_tl_in_a_bits_source         (auto_dmInner_tl_in_a_bits_source),
    .auto_tl_in_a_bits_address        (auto_dmInner_tl_in_a_bits_address),
    .auto_tl_in_a_bits_mask           (auto_dmInner_tl_in_a_bits_mask),
    .auto_tl_in_a_bits_data           (auto_dmInner_tl_in_a_bits_data),
    .auto_tl_in_d_ready               (auto_dmInner_tl_in_d_ready),
    .auto_tl_in_d_valid               (auto_dmInner_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode         (auto_dmInner_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size           (auto_dmInner_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source         (auto_dmInner_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data           (auto_dmInner_tl_in_d_bits_data),
    .auto_dmi_in_a_ready              (_dmInner_auto_dmi_in_a_ready),
    .auto_dmi_in_a_valid              (_dmiXing_auto_out_a_valid),
    .auto_dmi_in_a_bits_opcode        (_dmiXing_auto_out_a_bits_opcode),
    .auto_dmi_in_a_bits_size          (_dmiXing_auto_out_a_bits_size),
    .auto_dmi_in_a_bits_source        (_dmiXing_auto_out_a_bits_source),
    .auto_dmi_in_a_bits_address       (_dmiXing_auto_out_a_bits_address),
    .auto_dmi_in_a_bits_mask          (_dmiXing_auto_out_a_bits_mask),
    .auto_dmi_in_a_bits_data          (_dmiXing_auto_out_a_bits_data),
    .auto_dmi_in_d_ready              (_dmiXing_auto_out_d_ready),
    .auto_dmi_in_d_valid              (_dmInner_auto_dmi_in_d_valid),
    .auto_dmi_in_d_bits_opcode        (_dmInner_auto_dmi_in_d_bits_opcode),
    .auto_dmi_in_d_bits_size          (_dmInner_auto_dmi_in_d_bits_size),
    .auto_dmi_in_d_bits_source        (_dmInner_auto_dmi_in_d_bits_source),
    .auto_dmi_in_d_bits_data          (_dmInner_auto_dmi_in_d_bits_data),
    .io_dmactive
      (_dmactive_synced_dmactive_synced_dmactiveSync_io_q),
    .io_innerCtrl_valid
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),
    .io_innerCtrl_bits_resumereq
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),
    .io_innerCtrl_bits_hartsel
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),
    .io_innerCtrl_bits_ackhavereset
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),
    .io_innerCtrl_bits_hrmask_0
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),
    .io_hgDebugInt_0                  (io_hgDebugInt_0),
    .io_hartIsInReset_0               (io_hartIsInReset_0),
    .io_tl_clock                      (io_tl_clock),
    .io_tl_reset                      (io_tl_reset)
  );
  TLAsyncCrossingSink dmiXing (
    .clock                   (io_debug_clock),
    .reset                   (io_debug_reset),
    .auto_in_a_mem_0_opcode  (auto_dmiXing_in_a_mem_0_opcode),
    .auto_in_a_mem_0_address (auto_dmiXing_in_a_mem_0_address),
    .auto_in_a_mem_0_data    (auto_dmiXing_in_a_mem_0_data),
    .auto_in_a_ridx          (auto_dmiXing_in_a_ridx),
    .auto_in_a_widx          (auto_dmiXing_in_a_widx),
    .auto_in_d_mem_0_opcode  (auto_dmiXing_in_d_mem_0_opcode),
    .auto_in_d_mem_0_size    (auto_dmiXing_in_d_mem_0_size),
    .auto_in_d_mem_0_source  (auto_dmiXing_in_d_mem_0_source),
    .auto_in_d_mem_0_data    (auto_dmiXing_in_d_mem_0_data),
    .auto_in_d_ridx          (auto_dmiXing_in_d_ridx),
    .auto_in_d_widx          (auto_dmiXing_in_d_widx),
    .auto_out_a_ready        (_dmInner_auto_dmi_in_a_ready),
    .auto_out_a_valid        (_dmiXing_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_dmiXing_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_dmiXing_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_dmiXing_auto_out_a_bits_source),
    .auto_out_a_bits_address (_dmiXing_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_dmiXing_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_dmiXing_auto_out_a_bits_data),
    .auto_out_d_ready        (_dmiXing_auto_out_d_ready),
    .auto_out_d_valid        (_dmInner_auto_dmi_in_d_valid),
    .auto_out_d_bits_opcode  (_dmInner_auto_dmi_in_d_bits_opcode),
    .auto_out_d_bits_size    (_dmInner_auto_dmi_in_d_bits_size),
    .auto_out_d_bits_source  (_dmInner_auto_dmi_in_d_bits_source),
    .auto_out_d_bits_data    (_dmInner_auto_dmi_in_d_bits_data)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactive_synced_dmactive_synced_dmactiveSync (
    .clock (io_debug_clock),
    .reset (io_debug_reset),
    .io_d  (io_dmactive),
    .io_q  (_dmactive_synced_dmactive_synced_dmactiveSync_io_q)
  );
  AsyncQueueSink_2 dmactive_synced_dmInner_io_innerCtrl_sink (
    .clock                       (io_debug_clock),
    .reset                       (io_debug_reset),
    .io_deq_valid
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),
    .io_deq_bits_resumereq
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),
    .io_deq_bits_hartsel
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),
    .io_deq_bits_ackhavereset
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),
    .io_deq_bits_hrmask_0
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),
    .io_async_mem_0_resumereq    (io_innerCtrl_mem_0_resumereq),
    .io_async_mem_0_hartsel      (io_innerCtrl_mem_0_hartsel),
    .io_async_mem_0_ackhavereset (io_innerCtrl_mem_0_ackhavereset),
    .io_async_mem_0_hrmask_0     (io_innerCtrl_mem_0_hrmask_0),
    .io_async_ridx               (io_innerCtrl_ridx),
    .io_async_widx               (io_innerCtrl_widx)
  );
endmodule

