// Seed: 2996621072
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0(
      id_4
  );
  assign id_4 = id_3;
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6
);
  assign id_6 = 1;
  assign id_1 = 1;
  logic [7:0][""] id_8 = 1;
  module_0(
      id_8
  );
  assign id_2 = 1;
endmodule
