from __future__ import absolute_import
from __future__ import print_function

import functools
import math

import veriloggen.core.vtypes as vtypes
from veriloggen.seq.seq import Seq, TmpSeq
from veriloggen.fsm.fsm import FSM, TmpFSM
from veriloggen.optimizer import try_optimize as optimize

import veriloggen.dataflow as _df
from veriloggen.dataflow.dataflow import DataflowManager
from veriloggen.dataflow.dtypes import make_condition, read_multi
from veriloggen.dataflow.dtypes import _Numeric as df_numeric
from . import util


def _connect_ready(m, var, val):
    prev_assign = var._get_assign()

    if not prev_assign:
        var.assign(val)
    else:
        prev_assign.overwrite_right(
            vtypes.Ors(prev_assign.statement.right, val))
        m.remove(prev_assign)
        m.append(prev_assign)


class AxiBase(object):
    _I = util.t_Input
    _O = util.t_OutputReg

    def __init__(self, m, name=None, datawidth=32, addrwidth=32,
                 itype=None, otype=None, lite=False):
        if itype is None:
            itype = self._I
        if otype is None:
            otype = self._O
        self.m = m
        self.datawidth = datawidth
        self.addrwidth = addrwidth
        self.itype = itype
        self.otype = otype
        self.lite = lite


class AxiWriteAddress(AxiBase):

    def __init__(self, m, name=None, datawidth=32, addrwidth=32,
                 itype=None, otype=None, lite=False):
        AxiBase.__init__(self, m, name, datawidth,
                         addrwidth, itype, otype, lite)
        self.awaddr = util.make_port(
            m, self.otype, name + '_awaddr', self.addrwidth, initval=0)
        if not self.lite:
            self.awlen = util.make_port(
                m, self.otype, name + '_awlen', 8, initval=0)
        self.awvalid = util.make_port(
            m, self.otype, name + '_awvalid', None, initval=0)
        self.awready = util.make_port(
            m, self.itype, name + '_awready', None, initval=0)


class AxiWriteData(AxiBase):

    def __init__(self, m, name=None, datawidth=32, addrwidth=32,
                 itype=None, otype=None, lite=False):
        AxiBase.__init__(self, m, name, datawidth,
                         addrwidth, itype, otype, lite)
        self.wdata = util.make_port(
            m, self.otype, name + '_wdata', self.datawidth, initval=0)
        self.wstrb = util.make_port(
            m, self.otype, name + '_wstrb', self.datawidth // 8, initval=0)
        if not self.lite:
            self.wlast = util.make_port(
                m, self.otype, name + '_wlast', None, initval=0)
        self.wvalid = util.make_port(
            m, self.otype, name + '_wvalid', None, initval=0)
        self.wready = util.make_port(
            m, self.itype, name + '_wready', None, initval=0)


class AxiReadAddress(AxiBase):

    def __init__(self, m, name=None, datawidth=32, addrwidth=32,
                 itype=None, otype=None, lite=False):
        AxiBase.__init__(self, m, name, datawidth,
                         addrwidth, itype, otype, lite)
        self.araddr = util.make_port(
            m, self.otype, name + '_araddr', self.addrwidth, initval=0)
        if not self.lite:
            self.arlen = util.make_port(
                m, self.otype, name + '_arlen', 8, initval=0)
        self.arvalid = util.make_port(
            m, self.otype, name + '_arvalid', None, initval=0)
        self.arready = util.make_port(
            m, self.itype, name + '_arready', None, initval=0)


class AxiReadData(AxiBase):
    _O = util.t_Output

    def __init__(self, m, name=None, datawidth=32, addrwidth=32,
                 itype=None, otype=None, lite=False):
        AxiBase.__init__(self, m, name, datawidth,
                         addrwidth, itype, otype, lite)
        self.rdata = util.make_port(
            m, self.itype, name + '_rdata', self.datawidth, initval=0)
        if not self.lite:
            self.rlast = util.make_port(
                m, self.itype, name + '_rlast', None, initval=0)
        self.rvalid = util.make_port(
            m, self.itype, name + '_rvalid', None, initval=0)
        self.rready = util.make_port(
            m, self.otype, name + '_rready', None, initval=0)


# master port
class AxiMasterWriteAddress(AxiWriteAddress):
    pass


class AxiMasterWriteData(AxiWriteData):
    pass


class AxiMasterReadAddress(AxiReadAddress):
    pass


class AxiMasterReadData(AxiReadData):
    pass


# slave port
class AxiSlaveWriteAddress(AxiWriteAddress):
    _I = util.t_Output
    _O = util.t_Input


class AxiSlaveWriteData(AxiWriteData):
    _I = util.t_Output
    _O = util.t_Input


class AxiSlaveReadAddress(AxiReadAddress):
    _I = util.t_Output
    _O = util.t_Input


class AxiSlaveReadData(AxiReadData):
    _I = util.t_OutputReg
    _O = util.t_Input


# master interface
class AxiMaster(object):
    burst_size_width = 8
    boundary_size = 4096

    def __init__(self, m, name, clk, rst, datawidth=32, addrwidth=32,
                 lite=False, noio=False, nodataflow=False):

        self.m = m
        self.name = name
        self.clk = clk
        self.rst = rst
        self.datawidth = datawidth
        self.addrwidth = addrwidth
        self.lite = lite
        self.noio = noio

        if not hasattr(self.m, 'masterbus'):
            self.m.masterbus = []

        self.m.masterbus.append(self)

        itype = util.t_Wire if noio else None
        otype = util.t_Reg if noio else None

        self.waddr = AxiMasterWriteAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)
        self.wdata = AxiMasterWriteData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)
        self.raddr = AxiMasterReadAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)

        otype = util.t_Wire if noio else None

        self.rdata = AxiMasterReadData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)

        self.seq = Seq(m, name, clk, rst)

        self.write_counters = []
        self.read_counters = []

        if nodataflow:
            self.df = None
        else:
            self.df = DataflowManager(self.m, self.clk, self.rst)

        self._write_disabled = False
        self._read_disabled = False

    def disable_write(self):
        ports = [self.waddr.awaddr(0)]
        if not self.lite:
            ports.append(self.waddr.awlen(0))

        ports.extend([self.waddr.awvalid(0),
                      self.wdata.wdata(0),
                      self.wdata.wstrb(0),
                      self.wdata.wvalid(0)])

        if not self.lite:
            ports.append(self.wdata.wlast(0))

        self.seq(
            *ports
        )
        self._write_disabled = True

    def disable_read(self):
        ports = [self.raddr.araddr(0)]
        if not self.lite:
            ports.append(self.raddr.arlen(0))
        ports.append(self.raddr.arvalid(0))

        self.seq(
            *ports
        )
        self.rdata.rready.assign(0)
        self._read_disabled = True

    def mask_addr(self, addr):
        s = util.log2(self.datawidth // 8)
        return (addr >> s) << s

    def check_boundary(self, addr, length, datawidth=None, boundary_size=None):
        if datawidth is None:
            datawidth = self.datawidth
        if boundary_size is None:
            boundary_size = self.boundary_size
        mask = boundary_size - 1
        return ((addr & mask) + (length << util.log2(datawidth // 8))) >= boundary_size

    def rest_boundary(self, addr, datawidth=None, boundary_size=None):
        if datawidth is None:
            datawidth = self.datawidth
        if boundary_size is None:
            boundary_size = self.boundary_size
        mask = boundary_size - 1
        return (vtypes.Int(boundary_size) - (addr & mask)) >> util.log2(datawidth // 8)

    def write_request(self, addr, length=1, cond=None, counter=None):
        """
        @return ack, (counter)
        """
        if self._write_disabled:
            raise TypeError('Write disabled.')

        if self.lite:
            if length != 1:
                raise ValueError('length must be 1 for lite-interface.')

            return self._write_request_lite(addr, cond)

        return self._write_request_full(addr, length, cond, counter)

    def _write_request_lite(self, addr, cond=None):
        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.waddr.awready, vtypes.Not(self.waddr.awvalid))

        self.seq.If(ack)(
            self.waddr.awaddr(addr),
            self.waddr.awvalid(1),
        )

        # de-assert
        self.seq.Delay(1)(
            self.waddr.awvalid(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.waddr.awvalid, vtypes.Not(self.waddr.awready)))(
            self.waddr.awvalid(self.waddr.awvalid)
        )

        return ack

    def _write_request_full(self, addr, length=1, cond=None, counter=None):
        if isinstance(length, int) and length > 2 ** self.burst_size_width:
            raise ValueError("length must be less than 257.")

        if isinstance(length, int) and length < 1:
            raise ValueError("length must be more than 0.")

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.waddr.awready, vtypes.Not(self.waddr.awvalid))

        if counter is None:
            counter = self.m.TmpReg(self.burst_size_width + 1, initval=0)

        self.write_counters.append(counter)

        self.seq.If(vtypes.Ands(ack, counter == 0))(
            self.waddr.awaddr(addr),
            self.waddr.awlen(length - 1),
            self.waddr.awvalid(1),
            counter(length)
        )
        self.seq.Then().If(length == 0)(
            self.waddr.awvalid(0)
        )

        # de-assert
        self.seq.Delay(1)(
            self.waddr.awvalid(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.waddr.awvalid, vtypes.Not(self.waddr.awready)))(
            self.waddr.awvalid(self.waddr.awvalid)
        )

        return ack, counter

    def write_data(self, data, counter=None, cond=None):
        """
        @return ack, (last)
        """
        if self._write_disabled:
            raise TypeError('Write disabled.')

        if self.lite:
            return self._write_data_lite(data, cond)

        return self._write_data_full(data, counter, cond)

    def _write_data_lite(self, data, cond=None):
        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.wdata.wready, vtypes.Not(self.wdata.wvalid))

        self.seq.If(ack)(
            self.wdata.wdata(data),
            self.wdata.wvalid(1),
            self.wdata.wstrb(vtypes.Repeat(
                vtypes.Int(1, 1), (self.wdata.datawidth // 8)))
        )

        # de-assert
        self.seq.Delay(1)(
            self.wdata.wvalid(0),
        )

        # retry
        self.seq.If(vtypes.Ands(self.wdata.wvalid, vtypes.Not(self.wdata.wready)))(
            self.wdata.wvalid(self.wdata.wvalid)
        )

        return ack

    def _write_data_full(self, data, counter=None, cond=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.write_counters[-1]

        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ands(counter > 0,
                          vtypes.Ors(self.wdata.wready, vtypes.Not(self.wdata.wvalid)))
        last = self.m.TmpReg(initval=0)

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            self.wdata.wdata(data),
            self.wdata.wvalid(1),
            self.wdata.wlast(0),
            self.wdata.wstrb(vtypes.Repeat(
                vtypes.Int(1, 1), (self.wdata.datawidth // 8))),
            counter.dec()
        )
        self.seq.Then().If(counter == 1)(
            self.wdata.wlast(1),
            last(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.wdata.wvalid(0),
            self.wdata.wlast(0),
            last(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.wdata.wvalid, vtypes.Not(self.wdata.wready)))(
            self.wdata.wvalid(self.wdata.wvalid),
            self.wdata.wlast(self.wdata.wlast),
            last(last)
        )

        return ack, last

    def write_dataflow(self, data, counter=None, cond=None, when=None):
        """
        @return done
        'data' and 'when' must be dataflow variables
        """
        if self.lite:
            raise TypeError('lite interface support no dataflow operation.')

        if self._write_disabled:
            raise TypeError('Write disabled.')

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.write_counters[-1]

        ack = vtypes.Ands(counter > 0,
                          vtypes.Ors(self.wdata.wready, vtypes.Not(self.wdata.wvalid)))
        last = self.m.TmpReg(initval=0)

        if cond is None:
            cond = ack
        else:
            cond = (cond, ack)

        if when is None or not isinstance(when, df_numeric):
            raw_data, raw_valid = data.read(cond=cond)
        else:
            data_list, raw_valid = read_multi(self.m, data, when, cond=cond)
            raw_data = data_list[0]
            when = data_list[1]

        when_cond = make_condition(when, ready=cond)
        if when_cond is not None:
            raw_valid = vtypes.Ands(when_cond, raw_valid)

        # write condition
        self.seq.If(raw_valid)

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            self.wdata.wdata(raw_data),
            self.wdata.wvalid(1),
            self.wdata.wlast(0),
            self.wdata.wstrb(vtypes.Repeat(
                vtypes.Int(1, 1), (self.wdata.datawidth // 8))),
            counter.dec()
        )
        self.seq.Then().If(counter == 1)(
            self.wdata.wlast(1),
            last(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.wdata.wvalid(0),
            self.wdata.wlast(0),
            last(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.wdata.wvalid, vtypes.Not(self.wdata.wready)))(
            self.wdata.wvalid(self.wdata.wvalid),
            self.wdata.wlast(self.wdata.wlast),
            last(last)
        )

        done = vtypes.Ands(last, self.wdata.wvalid, self.wdata.wready)

        return done

    def read_request(self, addr, length=1, cond=None, counter=None):
        """
        @return ack, (counter)
        """
        if self._read_disabled:
            raise TypeError('Read disabled.')

        if self.lite:
            if length != 1:
                raise ValueError('length must be 1 for lite-interface.')

            return self._read_request_lite(addr, cond)

        return self._read_request_full(addr, length, cond, counter)

    def _read_request_lite(self, addr, cond=None):
        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.raddr.arready, vtypes.Not(self.raddr.arvalid))

        self.seq.If(ack)(
            self.raddr.araddr(addr),
            self.raddr.arvalid(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.raddr.arvalid(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.raddr.arvalid, vtypes.Not(self.raddr.arready)))(
            self.raddr.arvalid(self.raddr.arvalid)
        )

        return ack

    def _read_request_full(self, addr, length=1, cond=None, counter=None):

        if isinstance(length, int) and length > 2 ** self.burst_size_width:
            raise ValueError("length must be less than 257.")

        if isinstance(length, int) and length < 1:
            raise ValueError("length must be more than 0.")

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.raddr.arready, vtypes.Not(self.raddr.arvalid))

        if counter is None:
            counter = self.m.TmpReg(self.burst_size_width + 1, initval=0)

        self.read_counters.append(counter)

        self.seq.If(vtypes.Ands(ack, counter == 0))(
            self.raddr.araddr(addr),
            self.raddr.arlen(length - 1),
            self.raddr.arvalid(1),
            counter(length)
        )

        # de-assert
        self.seq.Delay(1)(
            self.raddr.arvalid(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.raddr.arvalid, vtypes.Not(self.raddr.arready)))(
            self.raddr.arvalid(self.raddr.arvalid)
        )

        return ack, counter

    def read_data(self, counter=None, cond=None):
        """
        @return data, valid, (last)
        """
        if self._read_disabled:
            raise TypeError('Read disabled.')

        if self.lite:
            return self._read_data_lite(cond)

        return self._read_data_full(counter, cond)

    def _read_data_lite(self, cond=None):
        ready = make_condition(cond)
        val = 1 if ready is None else ready

        _connect_ready(self.rdata.rready._get_module(), self.rdata.rready, val)

        ack = vtypes.Ands(self.rdata.rready, self.rdata.rvalid)
        data = self.rdata.rdata
        valid = ack

        return data, valid

    def _read_data_full(self, counter=None, cond=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.read_counters[-1]

        ready = make_condition(cond)
        val = 1 if ready is None else ready

        _connect_ready(self.rdata.rready._get_module(), self.rdata.rready, val)

        ack = vtypes.Ands(self.rdata.rready, self.rdata.rvalid)
        data = self.rdata.rdata
        valid = ack
        last = self.rdata.rlast

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            counter.dec()
        )

        return data, valid, last

    def read_dataflow(self, counter=None, cond=None, point=0, signed=True):
        """
        @return data, last, done
        """
        if self.lite:
            raise TypeError('lite interface support no dataflow operation.')

        if self._read_disabled:
            raise TypeError('Read disabled.')

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.read_counters[-1]

        data_ready = self.m.TmpWire()
        last_ready = self.m.TmpWire()
        data_ready.assign(1)
        last_ready.assign(1)

        if cond is None:
            cond = (data_ready, last_ready)
        elif isinstance(cond, (tuple, list)):
            cond = tuple(list(cond) + [data_ready, last_ready])
        else:
            cond = (cond, data_ready, last_ready)

        ready = make_condition(*cond)
        val = 1 if ready is None else ready

        _connect_ready(self.rdata.rready._get_module(), self.rdata.rready, val)

        ack = vtypes.Ands(self.rdata.rready, self.rdata.rvalid)
        data = self.rdata.rdata
        valid = self.rdata.rvalid
        last = self.rdata.rlast

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            counter.dec()
        )

        df = self.df if self.df is not None else _df

        df_data = df.Variable(data, valid, data_ready,
                              point=point, signed=signed)
        df_last = df.Variable(last, valid, last_ready, width=1, signed=False)
        done = vtypes.Ands(last, self.rdata.rvalid, self.rdata.rready)

        return df_data, df_last, done

    def dma_read(self, ram, bus_addr, ram_addr, length,
                 stride=1, cond=None, ram_port=0):
        """ Safe API with length and 4KB boundary check """

        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_read_same(ram, bus_addr, ram_addr, length,
                                       stride, cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_read_narrow(ram, bus_addr, ram_addr, length,
                                         stride, cond, ram_port)

        return self._dma_read_wide(ram, bus_addr, ram_addr, length,
                                   stride, cond, ram_port)

    def _dma_read_same(self, ram, bus_addr, ram_addr, length,
                       stride=1, cond=None, ram_port=0):
        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(length)
        )

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        data, valid, last = self.read_data(cond=fsm)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(data),
            wvalid(1),
        )

        fsm.If(valid, last)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(valid, last, rest_size > 0).goto(check_state)
        fsm.If(valid, last, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_read_narrow(self, ram, bus_addr, ram_addr, length,
                         stride=1, cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        data, valid, last = self.read_data(cond=fsm)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        fsm.If(valid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        fsm.If(valid, last)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(valid, last, rest_size > 0).goto(check_state)
        fsm.If(valid, last, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_read_wide(self, ram, bus_addr, ram_addr, length,
                       stride=1, cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wdata_ram = self.m.TmpWire(ram.datawidth)
        wdata_ram.assign(wdata)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata_ram, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        last_done = self.m.TmpReg(initval=0)
        fsm(
            last_done(0)
        )

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, pack_count == 0)
        data, valid, last = self.read_data(cond=rcond)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(pack_count == 0, valid, last)(
            last_done(1)
        )
        fsm.If(pack_count == 0, valid)(
            wdata(data),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count > 0)(
            wdata(wdata >> ram.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count == pack_size - 1)(
            pack_count(0)
        )

        fsm.If(last_done, pack_count == pack_size - 1)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(last_done, pack_count == pack_size -
               1, rest_size > 0).goto(check_state)
        fsm.If(last_done, pack_count == pack_size -
               1, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def dma_read_pattern(self, ram, bus_addr, ram_addr, pattern,
                         cond=None, ram_port=0):
        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_read_pattern_same(ram, bus_addr, ram_addr, pattern,
                                               cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_read_pattern_narrow(ram, bus_addr, ram_addr, pattern,
                                                 cond, ram_port)

        return self._dma_read_pattern_wide(ram, bus_addr, ram_addr, pattern,
                                           cond, ram_port)

    def _dma_read_pattern_same(self, ram, bus_addr, ram_addr, pattern,
                               cond=None, ram_port=0):

        length = pattern[0][0]

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow_pattern(ram_port, ram_addr, df_data, pattern,
                                          cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        data, valid, last = self.read_data(cond=fsm)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(data),
            wvalid(1),
        )

        fsm.If(valid, last)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(valid, last, update_count)(
                count.dec()
            )
            fsm.If(valid, last, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(valid, last, rest_size == 0, vtypes.Not(update_count))(
            rest_size(length)
        )
        fsm.If(valid, last, rest_size > 0).goto(check_state)
        fsm.If(valid, last, rest_size == 0, vtypes.Not(
            update_count)).goto(check_state)
        fsm.If(valid, last, update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_read_pattern_narrow(self, ram, bus_addr, ram_addr, pattern,
                                 cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        length = pattern[0][0]
        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow_pattern(ram_port, ram_addr, df_data, pattern,
                                          cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        data, valid, last = self.read_data(cond=fsm)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        fsm.If(valid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        fsm.If(valid, last)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(valid, last, update_count)(
                count.dec()
            )
            fsm.If(valid, last, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(valid, last, rest_size == 0, vtypes.Not(update_count))(
            rest_size(dma_length)
        )
        fsm.If(valid, last, rest_size > 0).goto(check_state)
        fsm.If(valid, last, rest_size == 0, vtypes.Not(
            update_count)).goto(check_state)
        fsm.If(valid, last, update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_read_pattern_wide(self, ram, bus_addr, ram_addr, pattern,
                               cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        length = pattern[0][0]
        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wdata_ram = self.m.TmpWire(ram.datawidth)
        wdata_ram.assign(wdata)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata_ram, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow_pattern(ram_port, ram_addr, df_data, pattern,
                                          cond=fsm)
        fsm.goto_next()

        check_state = fsm.current

        last_done = self.m.TmpReg(initval=0)
        fsm(
            last_done(0)
        )

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.read_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, pack_count == 0)
        data, valid, last = self.read_data(cond=rcond)

        fsm.Delay(1)(
            wvalid(0)
        )
        fsm.If(pack_count == 0, valid, last)(
            last_done(1)
        )
        fsm.If(pack_count == 0, valid)(
            wdata(data),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count > 0)(
            wdata(wdata >> ram.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count == pack_size - 1)(
            pack_count(0)
        )

        fsm.If(last_done, pack_count == pack_size - 1)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(last_done, pack_count == pack_size - 1, update_count)(
                count.dec()
            )
            fsm.If(last_done, pack_count == pack_size - 1, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(last_done, pack_count == pack_size - 1, rest_size == 0,
               vtypes.Not(update_count))(
            rest_size(dma_length)
        )
        fsm.If(last_done, pack_count == pack_size -
               1, rest_size > 0).goto(check_state)
        fsm.If(last_done, pack_count == pack_size - 1, rest_size == 0,
               vtypes.Not(update_count)).goto(check_state)
        fsm.If(last_done, pack_count == pack_size - 1,
               update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def dma_read_multidim(self, ram, bus_addr, ram_addr, shape, order=None,
                          cond=None, ram_port=0):

        if order is None:
            order = list(reversed(range(len(shape))))

        pattern = self._to_pattern(shape, order)
        return self.dma_read_pattern(ram, bus_addr, ram_addr, pattern,
                                     cond, ram_port)

    def _to_pattern(self, shape, order):
        pattern = []
        for p in order:
            if not isinstance(p, int):
                raise TypeError(
                    "Values of 'order' must be 'int', not %s" % str(type(p)))
            size = shape[p]
            basevalue = 1 if isinstance(size, int) else vtypes.Int(1)
            stride = functools.reduce(lambda x, y: x * y,
                                      shape[p + 1:], basevalue)
            pattern.append((size, stride))
        return pattern

    def dma_read_unsafe(self, ram, bus_addr, ram_addr, length,
                        stride=1, cond=None, ram_port=0):
        """ Unsafe API with no length and 4KB region check """

        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_read_unsafe_same(ram, bus_addr, ram_addr, length,
                                              stride, cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_read_unsafe_narrow(ram, bus_addr, ram_addr, length,
                                                stride, cond, ram_port)

        return self._dma_read_unsafe_wide(ram, bus_addr, ram_addr, length,
                                          stride, cond, ram_port)

    def _dma_read_unsafe_same(self, ram, bus_addr, ram_addr, length,
                              stride=1, cond=None, ram_port=0):
        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.read_request(bus_addr, length, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        data, valid, last = self.read_data(cond=fsm)

        fsm(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(data),
            wvalid(1),
        )

        fsm.If(done).goto_init()

        return done

    def _dma_read_unsafe_narrow(self, ram, bus_addr, ram_addr, length,
                                stride=1, cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.read_request(bus_addr, dma_length, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        data, valid, last = self.read_data(cond=fsm)

        fsm(
            wvalid(0)
        )
        fsm.If(valid)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        fsm.If(valid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(data, wdata[self.datawidth:ram.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        fsm.If(done).goto_init()

        return done

    def _dma_read_unsafe_wide(self, ram, bus_addr, ram_addr, length,
                              stride=1, cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.read_request(bus_addr, dma_length, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wdata_ram = self.m.TmpWire(ram.datawidth)
        wdata_ram.assign(wdata)
        wvalid = self.m.TmpReg(initval=0)
        df_data = self.df.Variable(
            wdata_ram, wvalid, width=ram.datawidth, signed=False)

        done = ram.write_dataflow(
            ram_port, ram_addr, df_data, length,
            stride=stride, cond=fsm)
        fsm.goto_next()

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, pack_count == 0)
        data, valid, last = self.read_data(cond=rcond)

        fsm(
            wvalid(0)
        )
        fsm.If(pack_count == 0, valid)(
            wdata(data),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count > 0)(
            wdata(wdata >> ram.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        fsm.If(pack_count == pack_size - 1)(
            pack_count(0)
        )

        fsm.If(done).goto_init()

        return done

    def dma_write(self, ram, bus_addr, ram_addr, length,
                  stride=1, cond=None, ram_port=0):
        """ Safe API with length and 4KB boundary check """

        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_write_same(ram, bus_addr, ram_addr, length,
                                        stride, cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_write_narrow(ram, bus_addr, ram_addr, length,
                                          stride, cond, ram_port)

        return self._dma_write_wide(ram, bus_addr, ram_addr, length,
                                    stride, cond, ram_port)

    def _dma_write_same(self, ram, bus_addr, ram_addr, length,
                        stride=1, cond=None, ram_port=0):
        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(length)
        )

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        done = self.write_dataflow(data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_write_narrow(self, ram, bus_addr, ram_addr, length,
                          stride=1, cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack, pack_count == 0)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(rdata),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count > 0)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count == pack_size - 1)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_write_wide(self, ram, bus_addr, ram_addr, length,
                        stride=1, cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        seq.If(rvalid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def dma_write_pattern(self, ram, bus_addr, ram_addr, pattern,
                          cond=None, ram_port=0):
        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_write_pattern_same(ram, bus_addr, ram_addr, pattern,
                                                cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_write_pattern_narrow(ram, bus_addr, ram_addr, pattern,
                                                  cond, ram_port)

        return self._dma_write_pattern_wide(ram, bus_addr, ram_addr, pattern,
                                            cond, ram_port)

    def _dma_write_pattern_same(self, ram, bus_addr, ram_addr, pattern,
                                cond=None, ram_port=0):

        length = pattern[0][0]

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        data, last, done = ram.read_dataflow_pattern(
            ram_port, ram_addr, pattern, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        done = self.write_dataflow(data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(done, update_count)(
                count.dec()
            )
            fsm.If(done, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(done, rest_size == 0, vtypes.Not(update_count))(
            rest_size(length)
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0, vtypes.Not(
            update_count)).goto(check_state)
        fsm.If(done, update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_write_pattern_narrow(self, ram, bus_addr, ram_addr, pattern,
                                  cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        length = pattern[0][0]
        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        data, last, done = ram.read_dataflow_pattern(
            ram_port, ram_addr, pattern, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack, pack_count == 0)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(rdata),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count > 0)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count == pack_size - 1)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(done, update_count)(
                count.dec()
            )
            fsm.If(done, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(done, rest_size == 0, vtypes.Not(update_count))(
            rest_size(dma_length)
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0, vtypes.Not(
            update_count)).goto(check_state)
        fsm.If(done, update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def _dma_write_pattern_wide(self, ram, bus_addr, ram_addr, pattern,
                                cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        length = pattern[0][0]
        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        req_bus_addr = self.m.TmpReg(self.addrwidth, initval=0)
        req_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        rest_size = self.m.TmpReg(dma_length.bit_length() + 1, initval=0)
        max_burstlen = 2 ** self.burst_size_width

        fsm(
            req_bus_addr(self.mask_addr(bus_addr)),
            rest_size(dma_length)
        )

        count_list = [self.m.TmpReg(size.bit_length() + 1, initval=0)
                      for size, stride in pattern[1:]]

        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm(
                count(size - 1)
            )

        data, last, done = ram.read_dataflow_pattern(
            ram_port, ram_addr, pattern, cond=fsm, signed=False)
        fsm.goto_next()

        check_state = fsm.current

        # 4KB boundary check
        fsm.If(rest_size <= max_burstlen,
               self.check_boundary(req_bus_addr, rest_size))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Elif(rest_size <= max_burstlen)(
            req_size(rest_size),
            rest_size(0)
        ).Elif(self.check_boundary(req_bus_addr, max_burstlen))(
            req_size(self.rest_boundary(req_bus_addr)),
            rest_size(
                rest_size - self.rest_boundary(req_bus_addr))
        ).Else(
            req_size(max_burstlen),
            rest_size(rest_size - max_burstlen)
        )
        fsm.goto_next()

        ack, counter = self.write_request(req_bus_addr, req_size, cond=fsm)
        fsm.If(ack).goto_next()

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        seq.If(rvalid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)

        fsm.If(done)(
            req_bus_addr.add(optimize(req_size * (self.datawidth // 8)))
        )

        update_count = rest_size == 0
        for count, (size, stride) in zip(count_list, pattern[1:]):
            fsm.If(done, update_count)(
                count.dec()
            )
            fsm.If(done, update_count, count == 0)(
                count(size - 1)
            )
            update_count = vtypes.Ands(update_count, count == 0)

        fsm.If(done, rest_size == 0, vtypes.Not(update_count))(
            rest_size(dma_length)
        )
        fsm.If(done, rest_size > 0).goto(check_state)
        fsm.If(done, rest_size == 0, vtypes.Not(
            update_count)).goto(check_state)
        fsm.If(done, update_count).goto_next()

        done = self.m.TmpReg(initval=0)
        fsm(
            done(1)
        )
        fsm.Delay(1)(
            done(0)
        )
        fsm.goto_next()
        fsm.goto_init()

        return done

    def dma_write_multidim(self, ram, bus_addr, ram_addr, shape, order=None,
                           cond=None, ram_port=0):

        if order is None:
            order = list(reversed(range(len(shape))))

        pattern = self._to_pattern(shape, order)
        return self.dma_write_pattern(ram, bus_addr, ram_addr, pattern,
                                      cond, ram_port)

    def dma_write_unsafe(self, ram, bus_addr, ram_addr, length,
                         stride=1, cond=None, ram_port=0):
        """ Unsafe API with no length and 4KB region check """

        if vtypes.equals(self.datawidth, ram.datawidth):
            return self._dma_write_unsafe_same(ram, bus_addr, ram_addr, length,
                                               stride, cond, ram_port)

        comp = self.datawidth < ram.datawidth
        if not isinstance(comp, bool):
            raise ValueError('datawidth must be int, not (%s, %s)' %
                             (type(self.datawidth, ram.datawidth)))

        if comp:
            return self._dma_write_unsafe_narrow(ram, bus_addr, ram_addr, length,
                                                 stride, cond, ram_port)

        return self._dma_write_unsafe_wide(ram, bus_addr, ram_addr, length,
                                           stride, cond, ram_port)

    def _dma_write_unsafe_same(self, ram, bus_addr, ram_addr, length,
                               stride=1, cond=None, ram_port=0):
        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.write_request(bus_addr, length, cond=fsm)
        fsm.If(ack).goto_next()

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        done = self.write_dataflow(data, counter, cond=fsm)
        fsm.If(done).goto_init()

        return done

    def _dma_write_unsafe_narrow(self, ram, bus_addr, ram_addr, length,
                                 stride=1, cond=None, ram_port=0):
        """ axi.datawidth < ram.datawidth """

        if ram.datawidth % self.datawidth != 0:
            raise ValueError(
                'ram.datawidth must be multiple number of axi.datawidth')

        pack_size = ram.datawidth // self.datawidth
        dma_length = (length << int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      length * pack_size)

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.write_request(bus_addr, dma_length, cond=fsm)
        fsm.If(ack).goto_next()

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        wdata = self.m.TmpReg(ram.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack, pack_count == 0)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(rdata),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count > 0)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count.inc()
        )
        seq.If(ack, pack_count == pack_size - 1)(
            wdata(wdata >> self.datawidth),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)
        fsm.If(done).goto_init()

        return done

    def _dma_write_unsafe_wide(self, ram, bus_addr, ram_addr, length,
                               stride=1, cond=None, ram_port=0):
        """ axi.datawidth > ram.datawidth """

        if self.datawidth % ram.datawidth != 0:
            raise ValueError(
                'axi.datawidth must be multiple number of ram.datawidth')

        pack_size = self.datawidth // ram.datawidth
        dma_length = (length >> int(math.log(pack_size, 2))
                      if math.log(pack_size, 2) % 1.0 == 0.0 else
                      int(length // pack_size))

        fsm = TmpFSM(self.m, self.clk, self.rst)

        if cond is not None:
            fsm.If(cond).goto_next()

        ack, counter = self.write_request(bus_addr, dma_length, cond=fsm)
        fsm.If(ack).goto_next()

        data, last, done = ram.read_dataflow(
            ram_port, ram_addr, length, stride=stride, cond=fsm, signed=False)
        fsm.goto_next()

        wdata = self.m.TmpReg(self.datawidth, initval=0)
        wvalid = self.m.TmpReg(initval=0)
        wready = self.m.TmpWire()
        ack = vtypes.Ors(wready, vtypes.Not(wvalid))

        pack_count = self.m.TmpReg(pack_size, initval=0)
        rcond = make_condition(fsm, ack)
        rdata, rvalid = data.read(cond=rcond)

        seq = TmpSeq(self.m, self.clk, self.rst)
        seq.If(ack)(
            wvalid(0)
        )
        seq.If(rvalid)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(0),
            pack_count.inc()
        )
        seq.If(rvalid, pack_count == pack_size - 1)(
            wdata(vtypes.Cat(rdata, wdata[ram.datawidth:self.datawidth])),
            wvalid(1),
            pack_count(0)
        )

        df_data = self.df.Variable(
            wdata, wvalid, wready, width=self.datawidth, signed=False)

        done = self.write_dataflow(df_data, counter, cond=fsm)
        fsm.If(done).goto_init()

        return done

    def connect(self, ports, name):
        if not self.noio:
            raise ValueError('I/O ports can not be connected to others.')

        awaddr = ports['_'.join([name, 'awaddr'])]
        if '_'.join([name, 'awlen']) in ports:
            awlen = ports['_'.join([name, 'awlen'])]
        else:
            awlen = vtypes.Int(0)
        awvalid = ports['_'.join([name, 'awvalid'])]
        awready = ports['_'.join([name, 'awready'])]

        awaddr.connect(self.waddr.awaddr)
        if '_'.join([name, 'awlen']) in ports:
            awlen.connect(self.waddr.awlen)
        awvalid.connect(self.waddr.awvalid)
        self.waddr.awready.connect(awready)

        wdata = ports['_'.join([name, 'wdata'])]
        wstrb = ports['_'.join([name, 'wstrb'])]
        if '_'.join([name, 'wlast']) in ports:
            wlast = ports['_'.join([name, 'wlast'])]
        else:
            wlast = vtypes.Int(1)
        wvalid = ports['_'.join([name, 'wvalid'])]
        wready = ports['_'.join([name, 'wready'])]

        wdata.connect(self.wdata.wdata)
        wstrb.connect(self.wdata.wstrb)
        if '_'.join([name, 'wlast']) in ports:
            wlast.connect(self.wdata.wlast)
        wvalid.connect(self.wdata.wvalid)
        self.wdata.wready.connect(wready)

        araddr = ports['_'.join([name, 'araddr'])]
        if '_'.join([name, 'arlen']) in ports:
            arlen = ports['_'.join([name, 'arlen'])]
        else:
            arlen = vtypes.Int(0)
        arvalid = ports['_'.join([name, 'arvalid'])]
        arready = ports['_'.join([name, 'arready'])]

        araddr.connect(self.raddr.araddr)
        if '_'.join([name, 'arlen']) in ports:
            arlen.connect(self.raddr.arlen)
        arvalid.connect(self.raddr.arvalid)
        self.raddr.arready.connect(arready)

        rdata = ports['_'.join([name, 'rdata'])]
        if '_'.join([name, 'rlast']) in ports:
            rlast = ports['_'.join([name, 'rlast'])]
        else:
            rlast = vtypes.Int(1)
        rvalid = ports['_'.join([name, 'rvalid'])]
        rready = ports['_'.join([name, 'rready'])]

        self.rdata.rdata.connect(rdata)
        if not self.lite:
            self.rdata.rlast.connect(rlast)
        self.rdata.rvalid.connect(rvalid)
        rready.connect(self.rdata.rready)


def AxiLiteMaster(m, name, clk, rst, datawidth=32, addrwidth=32,
                  noio=False, nodataflow=False):

    return AxiMaster(m, name, clk, rst, datawidth=datawidth, addrwidth=addrwidth,
                     lite=True, noio=noio, nodataflow=nodataflow)


class AxiSlave(object):
    burst_size_width = 8

    def __init__(self, m, name, clk, rst, datawidth=32, addrwidth=32,
                 lite=False, noio=False, nodataflow=False):

        self.m = m
        self.name = name
        self.clk = clk
        self.rst = rst
        self.datawidth = datawidth
        self.addrwidth = addrwidth
        self.lite = lite
        self.noio = noio

        if not hasattr(self.m, 'slavebus'):
            self.m.slavebus = []

        self.m.slavebus.append(self)

        itype = util.t_Wire if noio else None
        otype = util.t_Wire if noio else None

        self.waddr = AxiSlaveWriteAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)
        self.wdata = AxiSlaveWriteData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)
        self.raddr = AxiSlaveReadAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)

        itype = util.t_Reg if noio else None

        self.rdata = AxiSlaveReadData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype, lite=lite)

        self.seq = Seq(m, name, clk, rst)

        self.write_counters = []
        self.read_counters = []

        if nodataflow:
            self.df = None
        else:
            self.df = DataflowManager(self.m, self.clk, self.rst)

        self._write_disabled = False
        self._read_disabled = False

    def disable_write(self):
        self.waddr.awready.assign(0)
        self.wdata.wready.assign(0)
        self._write_disabled = True

    def disable_read(self):
        self.raddr.arready.assign(0)

        ports = [self.rdata.rvalid(0)]
        if not self.lite:
            ports.append(self.rdata.rlast(0))

        self.seq(
            *ports
        )
        self._read_disabled = True

    def pull_request(self, cond, counter=None):
        """
        @return addr, (counter), readvalid, writevalid
        """
        if self.lite:
            return self._pull_request_lite(cond)

        return self._pull_request_full(cond, counter)

    def _pull_request_lite(self, cond=None):
        ready = make_condition(cond)

        write_ack = vtypes.Ands(self.waddr.awready, self.waddr.awvalid)
        read_ack = vtypes.Ands(self.raddr.arready, self.raddr.arvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        writevalid = self.m.TmpReg(initval=0)
        readvalid = self.m.TmpReg(initval=0)

        prev_awvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_awvalid(self.waddr.awvalid)
        )
        prev_arvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_arvalid(self.raddr.arvalid)
        )

        writeval = (vtypes.Ands(vtypes.Not(writevalid), vtypes.Not(readvalid),
                                prev_awvalid) if ready is None else
                    vtypes.Ands(ready, vtypes.Not(writevalid), vtypes.Not(readvalid),
                                prev_awvalid))
        readval = (vtypes.Ands(vtypes.Not(readvalid), vtypes.Not(writevalid),
                               prev_arvalid) if ready is None else
                   vtypes.Ands(ready, vtypes.Not(readvalid), vtypes.Not(writevalid),
                               prev_arvalid))

        _connect_ready(self.waddr.awready._get_module(),
                       self.waddr.awready, writeval)
        _connect_ready(self.raddr.arready._get_module(),
                       self.raddr.arready, readval)

        self.seq(
            writevalid(0),
            readvalid(0)
        )
        self.seq.If(write_ack)(
            addr(self.waddr.awaddr),
            writevalid(1)
        ).Elif(read_ack)(
            addr(self.raddr.araddr),
            readvalid(1)
        )

        return addr, readvalid, writevalid

    def _pull_request_full(self, cond=None, counter=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.m.TmpReg(self.burst_size_width + 1, initval=0)

        ready = make_condition(cond)

        write_ack = vtypes.Ands(self.waddr.awready, self.waddr.awvalid)
        read_ack = vtypes.Ands(self.raddr.arready, self.raddr.arvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        writevalid = self.m.TmpReg(initval=0)
        readvalid = self.m.TmpReg(initval=0)

        prev_awvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_awvalid(self.waddr.awvalid)
        )
        prev_arvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_arvalid(self.raddr.arvalid)
        )

        writeval = (vtypes.Ands(vtypes.Not(writevalid), vtypes.Not(readvalid),
                                prev_awvalid) if ready is None else
                    vtypes.Ands(ready, vtypes.Not(writevalid), vtypes.Not(readvalid),
                                prev_awvalid))
        readval = (vtypes.Ands(vtypes.Not(readvalid), vtypes.Not(writevalid),
                               prev_arvalid) if ready is None else
                   vtypes.Ands(ready, vtypes.Not(readvalid), vtypes.Not(writevalid),
                               prev_arvalid))

        _connect_ready(self.waddr.awready._get_module(),
                       self.waddr.awready, writeval)
        _connect_ready(self.raddr.arready._get_module(),
                       self.raddr.arready, readval)

        self.seq(
            writevalid(0),
            readvalid(0)
        )
        self.seq.If(write_ack)(
            addr(self.waddr.awaddr),
            counter(self.waddr.awlen + 1),
            writevalid(1)
        ).Elif(read_ack)(
            addr(self.raddr.araddr),
            counter(self.raddr.arlen + 1),
            readvalid(1)
        )

        return addr, counter, readvalid, writevalid

    def pull_write_request(self, cond=None, counter=None):
        """
        @return addr, (counter), valid
        """
        if self._write_disabled:
            raise TypeError('Write disabled.')

        if self.lite:
            return self._pull_write_request_lite(cond)

        return self._pull_write_request_full(cond, counter)

    def _pull_write_request_lite(self, cond=None):
        ready = make_condition(cond)

        ack = vtypes.Ands(self.waddr.awready, self.waddr.awvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        valid = self.m.TmpReg(initval=0)

        prev_awvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_awvalid(self.waddr.awvalid)
        )

        val = (vtypes.Ands(vtypes.Not(valid), prev_awvalid) if ready is None else
               vtypes.Ands(ready, vtypes.Not(valid), prev_awvalid))

        _connect_ready(self.waddr.awready._get_module(),
                       self.waddr.awready, val)

        self.seq.If(ack)(
            addr(self.waddr.awaddr),
        )

        self.seq(
            valid(ack)
        )

        return addr, valid

    def _pull_write_request_full(self, cond=None, counter=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.m.TmpReg(self.burst_size_width + 1, initval=0)

        self.write_counters.append(counter)

        ready = make_condition(cond)

        ack = vtypes.Ands(self.waddr.awready, self.waddr.awvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        valid = self.m.TmpReg(initval=0)

        prev_awvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_awvalid(self.waddr.awvalid)
        )

        val = (vtypes.Ands(vtypes.Not(valid), prev_awvalid) if ready is None else
               vtypes.Ands(ready, vtypes.Not(valid), prev_awvalid))

        _connect_ready(self.waddr.awready._get_module(),
                       self.waddr.awready, val)

        self.seq.If(ack)(
            addr(self.waddr.awaddr),
            counter(self.waddr.awlen + 1)
        )

        self.seq(
            valid(ack)
        )

        return addr, counter, valid

    def pull_write_data(self, counter=None, cond=None):
        """
        @return data, mask, valid, (last)
        """
        if self._write_disabled:
            raise TypeError('Write disabled.')

        if self.lite:
            return self._pull_write_data_lite(cond)

        return self._pull_write_data_full(counter, cond)

    def _pull_write_data_lite(self, cond=None):
        ready = make_condition(cond)
        val = 1 if ready is None else ready

        _connect_ready(self.wdata.wready._get_module(), self.wdata.wready, val)

        ack = vtypes.Ands(self.wdata.wready, self.wdata.wvalid)
        data = self.wdata.wdata
        mask = self.wdata.wstrb
        valid = ack

        return data, mask, valid

    def _pull_write_data_full(self, counter=None, cond=None):

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.write_counters[-1]

        ready = make_condition(cond)
        val = 1 if ready is None else ready

        _connect_ready(self.wdata.wready._get_module(), self.wdata.wready, val)

        ack = vtypes.Ands(self.wdata.wready, self.wdata.wvalid)
        data = self.wdata.wdata
        mask = self.wdata.wstrb
        valid = ack
        last = self.wdata.wlast

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            counter.dec()
        )

        return data, mask, valid, last

    def pull_write_dataflow(self, counter=None, cond=None):
        """
        @return data, mask, last, done
        """
        if self.lite:
            raise TypeError('lite interface support no dataflow operation.')

        if self._write_disabled:
            raise TypeError('Write disabled.')

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.write_counters[-1]

        data_ready = self.m.TmpWire()
        mask_ready = self.m.TmpWire()
        last_ready = self.m.TmpWire()
        data_ready.assign(1)
        mask_ready.assign(1)
        last_ready.assign(1)

        if cond is None:
            cond = (data_ready, last_ready)
        elif isinstance(cond, (tuple, list)):
            cond = tuple(list(cond) + [data_ready, last_ready])
        else:
            cond = (cond, data_ready, last_ready)

        ready = make_condition(*cond)
        val = 1 if ready is None else ready

        _connect_ready(self.wdata.wready._get_module(), self.wdata.wready, val)

        ack = vtypes.Ands(self.wdata.wready, self.wdata.wvalid)
        data = self.wdata.wdata
        mask = self.wdata.wstrb
        valid = self.wdata.wvalid
        last = self.wdata.wlast

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            counter.dec()
        )

        df = self.df if self.df is not None else _df

        df_data = df.Variable(data, valid, data_ready, signed=False)
        df_mask = df.Variable(mask, valid, mask_ready,
                              width=self.datawidth // 4, signed=False)
        df_last = df.Variable(last, valid, last_ready, width=1, signed=False)
        done = vtypes.Ands(last, self.wdata.wvalid, self.wdata.wready)

        return df_data, df_mask, df_last, done

    def pull_read_request(self, cond=None, counter=None):
        """
        @return addr, (counter), valid
        """
        if self._read_disabled:
            raise TypeError('Read disabled.')

        if self.lite:
            return self._pull_read_request_lite(cond)

        return self._pull_read_request_full(cond, counter)

    def _pull_read_request_lite(self, cond=None):
        ready = make_condition(cond)

        ack = vtypes.Ands(self.raddr.arready, self.raddr.arvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        valid = self.m.TmpReg(initval=0)

        prev_arvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_arvalid(self.raddr.arvalid)
        )

        val = (vtypes.Ands(vtypes.Not(valid), prev_arvalid) if ready is None else
               vtypes.Ands(ready, vtypes.Not(valid), prev_arvalid))

        _connect_ready(self.raddr.arready._get_module(),
                       self.raddr.arready, val)

        self.seq.If(ack)(
            addr(self.raddr.araddr)
        )

        self.seq(
            valid(ack)
        )

        return addr, valid

    def _pull_read_request_full(self, cond=None, counter=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.m.TmpReg(self.burst_size_width + 1, initval=0)

        self.read_counters.append(counter)

        ready = make_condition(cond)

        ack = vtypes.Ands(self.raddr.arready, self.raddr.arvalid)
        addr = self.m.TmpReg(self.addrwidth, initval=0)
        valid = self.m.TmpReg(initval=0)

        prev_arvalid = self.m.TmpReg(initval=0)
        self.seq(
            prev_arvalid(self.raddr.arvalid)
        )

        val = (vtypes.Ands(vtypes.Not(valid), prev_arvalid) if ready is None else
               vtypes.Ands(ready, vtypes.Not(valid), prev_arvalid))

        _connect_ready(self.raddr.arready._get_module(),
                       self.raddr.arready, val)

        self.seq.If(ack)(
            addr(self.raddr.araddr),
            counter(self.raddr.arlen + 1)
        )

        self.seq(
            valid(ack)
        )

        return addr, counter, valid

    def push_read_data(self, data, counter=None, cond=None):
        """
        @return ack, (last)
        """
        if self._read_disabled:
            raise TypeError('Read disabled.')

        if self.lite:
            return self._push_read_data_lite(data, cond)

        return self._push_read_data_full(data, counter, cond)

    def _push_read_data_lite(self, data, cond=None):
        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ors(self.rdata.rready, vtypes.Not(self.rdata.rvalid))

        self.seq.If(ack)(
            self.rdata.rdata(data),
            self.rdata.rvalid(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.rdata.rvalid(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.rdata.rvalid, vtypes.Not(self.rdata.rready)))(
            self.rdata.rvalid(self.rdata.rvalid)
        )

        return ack

    def _push_read_data_full(self, data, counter=None, cond=None):
        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.read_counters[-1]

        if cond is not None:
            self.seq.If(cond)

        ack = vtypes.Ands(counter > 0,
                          vtypes.Ors(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))
        last = self.m.TmpReg(initval=0)

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            self.rdata.rdata(data),
            self.rdata.rvalid(1),
            self.rdata.rlast(0),
            counter.dec()
        )
        self.seq.Then().If(counter == 1)(
            self.rdata.rlast(1),
            last(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.rdata.rvalid(0),
            self.rdata.rlast(0),
            last(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.rdata.rvalid, vtypes.Not(self.rdata.rready)))(
            self.rdata.rvalid(self.rdata.rvalid),
            self.rdata.rlast(self.rdata.rlast),
            last(last)
        )

        return ack, last

    def push_read_dataflow(self, data, counter=None, cond=None):
        """ 
        @return done
        """
        if self.lite:
            raise TypeError('lite interface support no dataflow operation.')

        if self._read_disabled:
            raise TypeError('Read disabled.')

        if counter is not None and not isinstance(counter, vtypes.Reg):
            raise TypeError("counter must be Reg or None.")

        if counter is None:
            counter = self.read_counters[-1]

        ack = vtypes.Ands(counter > 0,
                          vtypes.Ors(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))
        last = self.m.TmpReg(initval=0)

        if cond is None:
            cond = ack
        else:
            cond = (cond, ack)

        raw_data, raw_valid = data.read(cond=cond)

        # write condition
        self.seq.If(raw_valid)

        self.seq.If(vtypes.Ands(ack, counter > 0))(
            self.rdata.rdata(raw_data),
            self.rdata.rvalid(1),
            self.rdata.rlast(0),
            counter.dec()
        )
        self.seq.Then().If(counter == 1)(
            self.rdata.rlast(1),
            last(1)
        )

        # de-assert
        self.seq.Delay(1)(
            self.rdata.rvalid(0),
            self.rdata.rlast(0),
            last(0)
        )

        # retry
        self.seq.If(vtypes.Ands(self.rdata.rvalid, vtypes.Not(self.rdata.rready)))(
            self.rdata.rvalid(self.rdata.rvalid),
            self.rdata.rlast(self.rdata.rlast),
            last(last)
        )

        done = vtypes.Ands(last, self.rdata.rvalid, self.rdata.rready)

        return done

    def connect(self, ports, name):
        if not self.noio:
            raise ValueError('I/O ports can not be connected to others.')

        awaddr = ports['_'.join([name, 'awaddr'])]
        if '_'.join([name, 'awlen']) in ports:
            awlen = ports['_'.join([name, 'awlen'])]
        else:
            awlen = vtypes.Int(0)
        awvalid = ports['_'.join([name, 'awvalid'])]
        awready = ports['_'.join([name, 'awready'])]

        self.waddr.awaddr.assign(awaddr)
        if not self.lite:
            self.waddr.awlen.assign(awlen)
        self.waddr.awvalid.assign(awvalid)
        awready.assign(self.waddr.awready)

        wdata = ports['_'.join([name, 'wdata'])]
        wstrb = ports['_'.join([name, 'wstrb'])]
        if '_'.join([name, 'wlast']) in ports:
            wlast = ports['_'.join([name, 'wlast'])]
        else:
            wlast = vtypes.Int(1)
        wvalid = ports['_'.join([name, 'wvalid'])]
        wready = ports['_'.join([name, 'wready'])]

        self.wdata.wdata.assign(wdata)
        self.wdata.wstrb.assign(wstrb)
        if not self.lite:
            self.wdata.wlast.assign(wlast)
        self.wdata.wvalid.assign(wvalid)
        wready.assign(self.wdata.wready)

        araddr = ports['_'.join([name, 'araddr'])]
        if '_'.join([name, 'arlen']) in ports:
            arlen = ports['_'.join([name, 'arlen'])]
        else:
            arlen = vtypes.Int(0)
        arvalid = ports['_'.join([name, 'arvalid'])]
        arready = ports['_'.join([name, 'arready'])]

        self.raddr.araddr.assign(araddr)
        if not self.lite:
            self.raddr.arlen.assign(arlen)
        self.raddr.arvalid.assign(arvalid)
        arready.assign(self.raddr.arready)

        rdata = ports['_'.join([name, 'rdata'])]
        if '_'.join([name, 'rlast']) in ports:
            rlast = ports['_'.join([name, 'rlast'])]
        rvalid = ports['_'.join([name, 'rvalid'])]
        rready = ports['_'.join([name, 'rready'])]

        rdata.assign(self.rdata.rdata)
        if not self.lite and '_'.join([name, 'rlast']) in ports:
            rlast.assign(self.rdata.rlast)
        rvalid.assign(self.rdata.rvalid)
        self.rdata.rready.assign(rready)


def AxiLiteSlave(m, name, clk, rst, datawidth=32, addrwidth=32,
                 noio=False, nodataflow=False):
    return AxiSlave(m, name, clk, rst, datawidth=datawidth, addrwidth=addrwidth,
                    lite=True, noio=noio, nodataflow=nodataflow)


class AxiMemoryModel(object):
    __intrinsics__ = ('read', 'write')

    burst_size_width = 8

    def __init__(self, m, name, clk, rst,
                 datawidth=32, addrwidth=32,
                 mem_datawidth=32, mem_addrwidth=20,
                 memimg=None, write_delay=10, read_delay=10, sleep=4):

        if mem_datawidth % 8 != 0:
            raise ValueError('mem_datawidth must be a multiple of 8')

        self.m = m
        self.name = name
        self.clk = clk
        self.rst = rst
        self.datawidth = datawidth
        self.addrwidth = addrwidth
        self.mem_datawidth = mem_datawidth
        self.mem_addrwidth = mem_addrwidth

        itype = util.t_Reg
        otype = util.t_Wire

        self.waddr = AxiSlaveWriteAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype)
        self.wdata = AxiSlaveWriteData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype)
        self.raddr = AxiSlaveReadAddress(
            m, name, datawidth, addrwidth, itype=itype, otype=otype)
        self.rdata = AxiSlaveReadData(
            m, name, datawidth, addrwidth, itype=itype, otype=otype)

        self.mem = self.m.Reg(
            '_'.join(['', self.name, 'mem']), 8, vtypes.Int(2) ** self.mem_addrwidth)

        if memimg is None:
            filename = '_'.join(['', self.name, 'memimg', '.out'])
            size = 2 ** self.mem_addrwidth
            wordsize = self.mem_datawidth // 8
            self._make_img(filename, size, wordsize)

        else:
            filename = memimg

        self.m.Initial(
            vtypes.Systask('readmemh', filename, self.mem)
        )

        self.fsm = FSM(self.m, '_'.join(['', self.name, 'fsm']), clk, rst)

        self._make_fsm(write_delay, read_delay, sleep)

    @staticmethod
    def _make_img(filename, size, wordsize):
        with open(filename, 'w') as f:
            for i in range(int(size // wordsize)):
                s = (''.join(['%0', '%d' % (wordsize * 2), 'x'])) % i
                for w in range(wordsize * 2, 0, -2):
                    f.write('%s\n' % s[w - 2:w])

    def _make_fsm(self, write_delay=10, read_delay=10, sleep=4):
        write_mode = 100
        read_mode = 200

        self.fsm.If(self.waddr.awvalid).goto(write_mode)
        self.fsm.If(self.raddr.arvalid).goto(read_mode)

        write_count = self.m.Reg(
            '_'.join(['', 'write_count']), self.addrwidth + 1, initval=0)
        write_addr = self.m.Reg(
            '_'.join(['', 'write_addr']), self.addrwidth, initval=0)
        read_count = self.m.Reg(
            '_'.join(['', 'read_count']), self.addrwidth + 1, initval=0)
        read_addr = self.m.Reg(
            '_'.join(['', 'read_addr']), self.addrwidth, initval=0)

        if sleep > 0:
            sleep_count = self.m.Reg(
                '_'.join(['', 'sleep_count']), self.addrwidth + 1, initval=0)

            self.fsm.seq(
                sleep_count.inc()
            )
            self.fsm.seq.If(sleep_count == sleep - 1)(
                sleep_count(0)
            )

        # write mode
        self.fsm._set_index(write_mode)

        # awvalid and awready
        self.fsm.If(self.waddr.awvalid)(
            self.waddr.awready(1),
            write_addr(self.waddr.awaddr),
            write_count(self.waddr.awlen + 1)
        )
        self.fsm.Delay(1)(
            self.waddr.awready(0)
        )
        self.fsm.If(vtypes.Not(self.waddr.awvalid)).goto_init()
        self.fsm.If(self.waddr.awvalid).goto_next()

        # delay
        for _ in range(write_delay):
            self.fsm.goto_next()

        # wready
        self.fsm(
            self.wdata.wready(1)
        )
        self.fsm.goto_next()

        # wdata -> mem
        for i in range(int(self.datawidth / 8)):
            self.fsm.If(self.wdata.wvalid, self.wdata.wstrb[i])(
                self.mem[write_addr + i](self.wdata.wdata[i * 8:i * 8 + 8])
            )

        self.fsm.If(self.wdata.wvalid, self.wdata.wready)(
            write_addr.add(int(self.datawidth / 8)),
            write_count.dec()
        )

        # sleep
        if sleep > 0:
            self.fsm.If(sleep_count == sleep - 1)(
                self.wdata.wready(0)
            ).Else(
                self.wdata.wready(1)
            )

        # write complete
        self.fsm.If(self.wdata.wvalid, self.wdata.wready, write_count == 1)(
            self.wdata.wready(0)
        )
        self.fsm.Then().goto_init()

        # read mode
        self.fsm._set_index(read_mode)

        # arvalid and arready
        self.fsm.If(self.raddr.arvalid)(
            self.raddr.arready(1),
            read_addr(self.raddr.araddr),
            read_count(self.raddr.arlen + 1)
        )
        self.fsm.Delay(1)(
            self.raddr.arready(0)
        )
        self.fsm.If(vtypes.Not(self.raddr.arvalid)).goto_init()
        self.fsm.If(self.raddr.arvalid).goto_next()

        # delay
        for _ in range(read_delay):
            self.fsm.goto_next()

        # mem -> rdata
        for i in range(int(self.datawidth / 8)):
            self.fsm.If(vtypes.Or(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))(
                self.rdata.rdata[i * 8:i * 8 + 8](self.mem[read_addr + i])
            )

        if sleep > 0:
            self.fsm.If(sleep_count < sleep - 1, read_count > 0,
                        vtypes.Or(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))(
                self.rdata.rvalid(1),
                read_addr.add(int(self.datawidth / 8)),
                read_count.dec()
            )
            self.fsm.If(sleep_count < sleep - 1, read_count == 1,
                        vtypes.Or(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))(
                self.rdata.rlast(1)
            )
        else:
            self.fsm.If(read_count > 0,
                        vtypes.Or(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))(
                self.rdata.rvalid(1),
                read_addr.add(int(self.datawidth / 8)),
                read_count.dec()
            )
            self.fsm.If(read_count == 1,
                        vtypes.Or(self.rdata.rready, vtypes.Not(self.rdata.rvalid)))(
                self.rdata.rlast(1)
            )

        # de-assert
        self.fsm.Delay(1)(
            self.rdata.rvalid(0),
            self.rdata.rlast(0)
        )

        # retry
        self.fsm.If(self.rdata.rvalid, vtypes.Not(self.rdata.rready))(
            self.rdata.rvalid(self.rdata.rvalid),
            self.rdata.rdata(self.rdata.rdata),
            self.rdata.rlast(self.rdata.rlast)
        )

        # read complete
        self.fsm.If(self.rdata.rvalid, self.rdata.rready,
                    read_count == 0).goto_init()

    def connect(self, ports, name):
        awaddr = ports['_'.join([name, 'awaddr'])]
        if '_'.join([name, 'awlen']) in ports:
            awlen = ports['_'.join([name, 'awlen'])]
        else:
            awlen = vtypes.Int(0)
        awvalid = ports['_'.join([name, 'awvalid'])]
        awready = ports['_'.join([name, 'awready'])]

        self.waddr.awaddr.connect(awaddr)
        self.waddr.awlen.connect(awlen)
        self.waddr.awvalid.connect(awvalid)
        awready.connect(self.waddr.awready)

        wdata = ports['_'.join([name, 'wdata'])]
        wstrb = ports['_'.join([name, 'wstrb'])]
        if '_'.join([name, 'wlast']) in ports:
            wlast = ports['_'.join([name, 'wlast'])]
        else:
            wlast = vtypes.Int(1)
        wvalid = ports['_'.join([name, 'wvalid'])]
        wready = ports['_'.join([name, 'wready'])]

        self.wdata.wdata.connect(wdata)
        self.wdata.wstrb.connect(wstrb)
        self.wdata.wlast.connect(wlast)
        self.wdata.wvalid.connect(wvalid)
        wready.connect(self.wdata.wready)

        araddr = ports['_'.join([name, 'araddr'])]
        if '_'.join([name, 'arlen']) in ports:
            arlen = ports['_'.join([name, 'arlen'])]
        else:
            arlen = vtypes.Int(0)
        arvalid = ports['_'.join([name, 'arvalid'])]
        arready = ports['_'.join([name, 'arready'])]

        self.raddr.araddr.connect(araddr)
        self.raddr.arlen.connect(arlen)
        self.raddr.arvalid.connect(arvalid)
        arready.connect(self.raddr.arready)

        rdata = ports['_'.join([name, 'rdata'])]
        if '_'.join([name, 'rlast']) in ports:
            rlast = ports['_'.join([name, 'rlast'])]
        rvalid = ports['_'.join([name, 'rvalid'])]
        rready = ports['_'.join([name, 'rready'])]

        self.m.Always()(rdata(self.rdata.rdata))
        if '_'.join([name, 'rlast']) in ports:
            rlast.connect(self.rdata.rlast)
        rvalid.connect(self.rdata.rvalid)
        self.rdata.rready.connect(rready)

    def read(self, fsm, addr):
        """ intrinsic for thread """

        cond = fsm.state == fsm.current
        rdata = self.m.TmpReg(self.mem_datawidth, initval=0, signed=True)
        num_bytes = self.mem_datawidth // 8

        fsm.If(cond)(
            rdata(vtypes.Cat(*reversed([self.mem[addr + i]
                                        for i in range(num_bytes)])))
        )
        fsm.goto_next()

        return rdata

    def write(self, fsm, addr, wdata):
        """ intrinsic for thread """

        cond = fsm.state == fsm.current
        num_bytes = self.mem_datawidth // 8

        wdata_wire = self.m.TmpWire(self.mem_datawidth)
        wdata_wire.assign(wdata)

        for i in range(num_bytes):
            self.fsm.seq.If(cond)(
                self.mem[addr + i](wdata_wire[i * 8:i * 8 + 8])
            )

        fsm.goto_next()

        return 0
