
---------- Begin Simulation Statistics ----------
final_tick                                70837163000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479893                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864860                       # Number of bytes of host memory used
host_op_rate                                   904395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.84                       # Real time elapsed on the host
host_tick_rate                             3399398695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18845879                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070837                       # Number of seconds simulated
sim_ticks                                 70837163000                       # Number of ticks simulated
system.cpu.Branches                           2077523                       # Number of branches fetched
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      18845879                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2139736                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2876                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1528279                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1156                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13139795                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           693                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         70837163                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   70837163                       # Number of busy cycles
system.cpu.num_cc_register_reads             11667773                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6732444                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1547639                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 445888                       # Number of float alu accesses
system.cpu.num_fp_insts                        445888                       # number of float instructions
system.cpu.num_fp_register_reads               686140                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              299263                       # number of times the floating registers were written
system.cpu.num_func_calls                      354012                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              18499359                       # Number of integer alu accesses
system.cpu.num_int_insts                     18499359                       # number of integer instructions
system.cpu.num_int_register_reads            36083329                       # number of times the integer registers were read
system.cpu.num_int_register_writes           15016633                       # number of times the integer registers were written
system.cpu.num_load_insts                     2137744                       # Number of load instructions
system.cpu.num_mem_refs                       3665822                       # number of memory refs
system.cpu.num_store_insts                    1528078                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 92798      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                  14712661     78.07%     78.56% # Class of executed instruction
system.cpu.op_class::IntMult                    60075      0.32%     78.88% # Class of executed instruction
system.cpu.op_class::IntDiv                     35169      0.19%     79.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5381      0.03%     79.09% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.09% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10884      0.06%     79.15% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.15% # Class of executed instruction
system.cpu.op_class::SimdAlu                   119735      0.64%     79.79% # Class of executed instruction
system.cpu.op_class::SimdCmp                       54      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdCvt                    59866      0.32%     80.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   81410      0.43%     80.54% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShift                   2218      0.01%     80.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   7      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  99      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 48      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.55% # Class of executed instruction
system.cpu.op_class::MemRead                  2080737     11.04%     91.59% # Class of executed instruction
system.cpu.op_class::MemWrite                 1427358      7.57%     99.16% # Class of executed instruction
system.cpu.op_class::FloatMemRead               57007      0.30%     99.47% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             100720      0.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18846230                       # Class of executed instruction
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       181994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        60927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         364098                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            60928                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         62790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15265                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27100                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13334                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       103224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       103224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 103224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3564736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3564736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3564736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40434                       # Request fanout histogram
system.membus.reqLayer0.occupancy           123850000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          216862490                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13056480                       # number of demand (read+write) hits
system.icache.demand_hits::total             13056480                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13056480                       # number of overall hits
system.icache.overall_hits::total            13056480                       # number of overall hits
system.icache.demand_misses::.cpu.inst          83315                       # number of demand (read+write) misses
system.icache.demand_misses::total              83315                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         83315                       # number of overall misses
system.icache.overall_misses::total             83315                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  11272180000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  11272180000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  11272180000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  11272180000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13139795                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13139795                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13139795                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13139795                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006341                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006341                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006341                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006341                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 135295.925104                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 135295.925104                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 135295.925104                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 135295.925104                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        83315                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         83315                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        83315                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        83315                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  11105550000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  11105550000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  11105550000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  11105550000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006341                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006341                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006341                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006341                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 133295.925104                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 133295.925104                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 133295.925104                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 133295.925104                       # average overall mshr miss latency
system.icache.replacements                      82803                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13056480                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13056480                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         83315                       # number of ReadReq misses
system.icache.ReadReq_misses::total             83315                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  11272180000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  11272180000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13139795                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13139795                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006341                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006341                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 135295.925104                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 135295.925104                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        83315                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        83315                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  11105550000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  11105550000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006341                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006341                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 133295.925104                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 133295.925104                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               497.428434                       # Cycle average of tags in use
system.icache.tags.total_refs                13139795                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 83315                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                157.712237                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   497.428434                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.971540                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.971540                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13223110                       # Number of tag accesses
system.icache.tags.data_accesses             13223110                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          435776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2152000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2587776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       435776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         435776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       976960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           976960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             6809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            33625                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                40434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         15265                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               15265                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6151799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           30379534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               36531333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6151799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6151799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13791631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13791631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13791631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6151799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          30379534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              50322964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     15264.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      6809.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     33620.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.016053124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           861                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           861                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               113989                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               14403                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        40434                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       15265                       # Number of write requests accepted
system.mem_ctrl.readBursts                      40434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     15265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2676                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2616                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2374                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2734                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2731                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2661                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2363                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2495                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2563                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2305                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2854                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2519                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1008                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                768                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                443                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                737                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                682                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1160                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1160                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1080                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               876                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               925                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               907                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1185                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1033                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.15                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     519461499                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   202145000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1277505249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12848.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31598.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     22436                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    11383                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  55.49                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.57                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  40434                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 15265                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    40317                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      104                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     721                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     738                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     857                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     863                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     863                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        21849                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     163.062474                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    114.915518                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    174.044445                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         11924     54.57%     54.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         5412     24.77%     79.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2138      9.79%     89.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          640      2.93%     92.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          998      4.57%     96.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          360      1.65%     98.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           89      0.41%     98.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           74      0.34%     99.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          214      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         21849                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          861                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       46.951220                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      26.452376                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     299.773639                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511            854     99.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            4      0.46%     99.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            2      0.23%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            861                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          861                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.704994                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.688713                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.741674                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               130     15.10%     15.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 8      0.93%     16.03% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               711     82.58%     98.61% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                11      1.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            861                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2587456                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   975616                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2587776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                976960                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         36.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         13.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      36.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.39                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    70836695000                       # Total gap between requests
system.mem_ctrl.avgGap                     1271776.78                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       435776                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2151680                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       975616                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6151799.162256116979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 30375016.571456994861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 13772657.722049089149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         6809                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        33625                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        15265                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    220790749                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1056714500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1447290871750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32426.31                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31426.45                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  94811062.68                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     60.72                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              80996160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              43035300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            146305740                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            43148520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5591380080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       14201919360                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       15241959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         35348745000                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         499.014126                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  39485911251                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2365220000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  28986031749                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              75041400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              39881655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            142357320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            36425160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5591380080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       13314665340                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       15989121120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         35188872075                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         496.757219                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  41438511250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2365220000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  27033431750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           54266                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           60539                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              114805                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          54266                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          60539                       # number of overall hits
system.l2cache.overall_hits::total             114805                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         29049                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38250                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             67299                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        29049                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38250                       # number of overall misses
system.l2cache.overall_misses::total            67299                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   9715647000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  25193374000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  34909021000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   9715647000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  25193374000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  34909021000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        83315                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        98789                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          182104                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        83315                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        98789                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         182104                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.348665                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.387189                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.369564                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.348665                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.387189                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.369564                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 334457.193019                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 658650.300654                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 518715.300376                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 334457.193019                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 658650.300654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 518715.300376                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          30809                       # number of writebacks
system.l2cache.writebacks::total                30809                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        29049                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38250                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        67299                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        29049                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38250                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        67299                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   9134667000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  24428374000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  33563041000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   9134667000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  24428374000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  33563041000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.348665                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.387189                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.369564                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.348665                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.387189                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.369564                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 314457.193019                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 638650.300654                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 498715.300376                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 314457.193019                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 638650.300654                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 498715.300376                       # average overall mshr miss latency
system.l2cache.replacements                     69315                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        70144                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        70144                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        70144                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        70144                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        25610                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        25610                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          344                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             344                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          570                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           570                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     73266000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     73266000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.623632                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.623632                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 128536.842105                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 128536.842105                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          570                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          570                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     72543000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     72543000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.623632                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.623632                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 127268.421053                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 127268.421053                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         8009                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8009                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        27589                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          27589                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  19720541000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  19720541000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        35598                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        35598                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.775015                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.775015                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 714797.238030                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 714797.238030                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        27589                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        27589                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  19168761000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  19168761000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.775015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.775015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 694797.238030                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 694797.238030                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        54266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        52530                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       106796                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        29049                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        10661                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        39710                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   9715647000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   5472833000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  15188480000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        83315                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        63191                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       146506                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.348665                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.168711                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.271047                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 334457.193019                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 513350.811369                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 382485.016369                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        29049                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        10661                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        39710                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   9134667000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   5259613000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  14394280000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.348665                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168711                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.271047                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 314457.193019                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 493350.811369                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 362485.016369                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3861.927866                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 338373                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                73411                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.609296                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   197.754991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   548.187303                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3115.985571                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.048280                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.133835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.760739                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.942853                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1756                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1390                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               437508                       # Number of tag accesses
system.l2cache.tags.data_accesses              437508                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             7172                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             2430                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 9602                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            7172                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            2430                       # number of overall hits
system.l3Dram.overall_hits::total                9602                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          21877                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          35809                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              57686                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         21877                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         35809                       # number of overall misses
system.l3Dram.overall_misses::total             57686                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   8158865000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  23498984000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  31657849000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   8158865000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  23498984000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  31657849000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        29049                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        38239                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            67288                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        29049                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        38239                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           67288                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.753107                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.936452                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.857300                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.753107                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.936452                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.857300                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 372942.588106                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 656231.226787                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 548796.051035                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 372942.588106                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 656231.226787                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 548796.051035                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          11021                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                    25                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   440.840000                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           25461                       # number of writebacks
system.l3Dram.writebacks::total                 25461                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        21877                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        35809                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         57686                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        21877                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        35809                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        57686                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   7043138000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  21672725000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  28715863000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   7043138000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  21672725000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  28715863000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.753107                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.936452                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.857300                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.753107                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.936452                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.857300                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 321942.588106                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 605231.226787                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 497796.051035                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 321942.588106                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 605231.226787                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 497796.051035                       # average overall mshr miss latency
system.l3Dram.replacements                      63416                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        30809                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        30809                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        30809                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        30809                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        21248                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        21248                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          404                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              404                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data          177                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total            177                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          581                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          581                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.304647                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.304647                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data          177                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total          177                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     32038000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     32038000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.304647                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.304647                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181005.649718                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181005.649718                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           182                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               182                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        27396                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           27396                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  18578952000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  18578952000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        27578                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         27578                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.993401                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.993401                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 678162.943495                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 678162.943495                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        27396                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        27396                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  17181756000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  17181756000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.993401                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.993401                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 627162.943495                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 627162.943495                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         7172                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         2248                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          9420                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        21877                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         8413                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        30290                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   8158865000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   4920032000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  13078897000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        29049                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        10661                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        39710                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.753107                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.789138                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.762780                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 372942.588106                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 584813.027458                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 431789.270386                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        21877                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         8413                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        30290                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   7043138000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   4490969000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  11534107000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.753107                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.789138                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.762780                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 321942.588106                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 533813.027458                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 380789.270386                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              7165.258238                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  109868                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 71608                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.534298                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1492.438649                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   660.392708                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  5012.426881                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.182182                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.080614                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.611869                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.874665                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          858                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2578                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         4633                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                202913                       # Number of tag accesses
system.l3Dram.tags.data_accesses               202913                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3558509                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3558509                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3567265                       # number of overall hits
system.dcache.overall_hits::total             3567265                       # number of overall hits
system.dcache.demand_misses::.cpu.data          97150                       # number of demand (read+write) misses
system.dcache.demand_misses::total              97150                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data        100399                       # number of overall misses
system.dcache.overall_misses::total            100399                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  26316412000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  26316412000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  26316412000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  26316412000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      3655659                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          3655659                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      3667664                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         3667664                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.026575                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.026575                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.027374                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.027374                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 270884.323212                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 270884.323212                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 262118.268110                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 262118.268110                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          14783                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                    75                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   197.106667                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           70144                       # number of writebacks
system.dcache.writebacks::total                 70144                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             237                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            237                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        96913                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         96913                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        99703                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        99703                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  25994712000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  25994712000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  26876983993                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  26876983993                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.026510                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.026510                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.027184                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.027184                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 268227.296648                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 268227.296648                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 269570.464209                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 269570.464209                       # average overall mshr miss latency
system.dcache.replacements                      98277                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2067062                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2067062                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         60622                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             60622                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   6140963000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   6140963000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2127684                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2127684                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.028492                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.028492                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 101299.247798                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 101299.247798                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data          221                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total            221                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        60401                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        60401                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   5893712000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   5893712000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028388                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.028388                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97576.397742                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 97576.397742                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1491447                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1491447                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        36528                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            36528                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  20175449000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  20175449000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1527975                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1527975                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.023906                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.023906                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 552328.323478                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 552328.323478                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            16                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        36512                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        36512                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  20101000000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  20101000000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023896                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.023896                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 550531.332165                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 550531.332165                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          8756                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              8756                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         3249                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            3249                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data        12005                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total         12005                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.270637                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.270637                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         2790                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         2790                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    882271993                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    882271993                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.232403                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.232403                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 316226.520789                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 316226.520789                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.258399                       # Cycle average of tags in use
system.dcache.tags.total_refs                 3666968                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 98789                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 37.119193                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.258399                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.992692                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.992692                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               3766453                       # Number of tag accesses
system.dcache.tags.data_accesses              3766453                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst        15068                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2184                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          17252                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst        15068                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2184                       # number of overall hits
system.DynamicCache.overall_hits::total         17252                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         6809                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        33625                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        40434                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         6809                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        33625                       # number of overall misses
system.DynamicCache.overall_misses::total        40434                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   3968571000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  19562546000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  23531117000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   3968571000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  19562546000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  23531117000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        21877                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        35809                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        57686                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        21877                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        35809                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        57686                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.311240                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.939010                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.700933                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.311240                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.939010                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.700933                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582841.973858                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 581785.754647                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 581963.619726                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582841.973858                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 581785.754647                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 581963.619726                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs         6729                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   320.428571                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks        15265                       # number of writebacks
system.DynamicCache.writebacks::total           15265                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         6809                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        33625                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        40434                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         6809                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        33625                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        40434                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   3083401000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  15191296000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  18274697000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   3083401000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  15191296000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  18274697000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.311240                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.939010                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.700933                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.311240                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.939010                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.700933                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452841.973858                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 451785.754647                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 451963.619726                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452841.973858                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 451785.754647                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 451963.619726                       # average overall mshr miss latency
system.DynamicCache.replacements                40919                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        25461                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        25461                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        25461                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        25461                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         4284                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         4284                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data          177                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total          177                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data          177                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total          177                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          296                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          296                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        27100                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        27100                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  15746080000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  15746080000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        27396                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        27396                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.989196                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.989196                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581036.162362                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581036.162362                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        27100                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        27100                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data  12223080000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total  12223080000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.989196                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.989196                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451036.162362                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451036.162362                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst        15068                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1888                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        16956                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         6809                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         6525                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        13334                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   3968571000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3816466000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   7785037000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        21877                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         8413                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        30290                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.311240                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.775585                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.440211                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582841.973858                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 584899.003831                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583848.582571                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         6809                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         6525                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        13334                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3083401000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2968216000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   6051617000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.311240                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.775585                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.440211                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452841.973858                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 454899.003831                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453848.582571                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       13010.309983                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs            102167                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           57303                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.782926                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  3671.577289                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1272.747922                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8065.984772                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.448191                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.155365                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.984617                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.588173                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1258                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         3469                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        11480                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          163849                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         163849                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              146506                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty        141679                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            213045                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               914                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              914                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              35598                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             35598                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         146506                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       297683                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       249433                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  547116                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side     10811712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      5332160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 16143872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            173644                       # Total snoops (count)
system.l2bar.snoopTraffic                     4578240                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             356662                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.170834                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.376372                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   295733     82.92%     82.92% # Request fanout histogram
system.l2bar.snoop_fanout::1                    60928     17.08%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               356662                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            504386000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           249945000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           297281000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  70837163000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  70837163000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
