##
## EPITECH PROJECT, 2024
## Makefile
## File description:
## Makefile
##

# Variables
SRC     = $(wildcard *.c) $(shell find ./src -name '*.c')  # Source files in root and ./src
OBJ     = $(SRC:.c=.o)                                     # Object files
NAME    = secured                                         # Executable name
CC      = gcc                                              # Compiler
CFLAGS  = -Wall -Wextra -Werror -I./include -Wno-error               # Compiler flags
HEADERS = $(shell find -name '*.h')              # Dynamically find all header files
LDFLAGS = -lm # Linker flags

# Default target
all: $(NAME)

# Build executable
$(NAME): $(OBJ)
	$(CC) -o $(NAME) $(OBJ) $(LDFLAGS)

# Compile source files into object files
%.o: %.c $(HEADERS)
	$(CC) $(CFLAGS) -c $< -o $@

# Clean targets
clean:
	rm -f $(OBJ)

fclean: clean
	rm -f $(NAME)

re: fclean all

# Mark non-file targets as phony
.PHONY: all clean fclean re
