Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 018b763295404db3a59e5bc18cb3383d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_sim_behav xil_defaultlib.cla_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generate_p_and_g
Compiling module xil_defaultlib.clc4
Compiling module xil_defaultlib.cla4
Compiling module xil_defaultlib.cla
Compiling module xil_defaultlib.cla_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_sim_behav
