Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Sun Nov 24 15:48:02 2019
| Host             : rack1-compute4.myhpc.local running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command          : report_power -file Main_module_power_routed.rpt -pb Main_module_power_summary_routed.pb
| Design           : Main_module
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.127 |
| Dynamic (W)              | 0.006 |
| Device Static (W)        | 0.122 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.5  |
| Junction Temperature (C) | 26.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        4 |       --- |             --- |
| Slice Logic              |     0.002 |     2369 |       --- |             --- |
|   LUT as Logic           |     0.002 |      807 |     53200 |            1.51 |
|   CARRY4                 |    <0.001 |      105 |     13300 |            0.78 |
|   Register               |    <0.001 |     1098 |    106400 |            1.03 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   F7/F8 Muxes            |    <0.001 |       39 |     53200 |            0.07 |
|   Others                 |     0.000 |       84 |       --- |             --- |
| Signals                  |     0.002 |     1753 |       --- |             --- |
| DSPs                     |    <0.001 |        1 |       220 |            0.45 |
| I/O                      |    <0.001 |       13 |       200 |            6.50 |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     0.127 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.012 |       0.005 |      0.007 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+-------------------------------------+-----------------+
| Clock                                                   | Domain                              | Constraint (ns) |
+---------------------------------------------------------+-------------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK        |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp |            60.0 |
+---------------------------------------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| Main_module                                        |     0.006 |
|   dbg_hub                                          |     0.001 |
|     inst                                           |     0.001 |
|       UUT_MASTER                                   |     0.001 |
|         U_ICON_INTERFACE                           |    <0.001 |
|           U_CMD1                                   |    <0.001 |
|           U_CMD2                                   |    <0.001 |
|           U_CMD3                                   |    <0.001 |
|           U_CMD4                                   |    <0.001 |
|           U_CMD5                                   |    <0.001 |
|           U_CMD6_RD                                |    <0.001 |
|             U_RD_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |    <0.001 |
|                         gsync_stage[1].wr_stg_inst |     0.000 |
|                         gsync_stage[2].rd_stg_inst |    <0.001 |
|                         gsync_stage[2].wr_stg_inst |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gr1.rfwft                  |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |     0.000 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD6_WR                                |    <0.001 |
|             U_WR_FIFO                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst  |    <0.001 |
|                 inst_fifo_gen                      |    <0.001 |
|                   gconvfifo.rf                     |    <0.001 |
|                     grf.rf                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst |     0.000 |
|                         gsync_stage[1].wr_stg_inst |    <0.001 |
|                         gsync_stage[2].rd_stg_inst |     0.000 |
|                         gsync_stage[2].wr_stg_inst |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd     |    <0.001 |
|                         gras.rsts                  |    <0.001 |
|                         rpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr     |    <0.001 |
|                         gwas.wsts                  |    <0.001 |
|                         wpntr                      |    <0.001 |
|                       gntv_or_sync_fifo.mem        |    <0.001 |
|                         gdm.dm                     |    <0.001 |
|                           RAM_reg_0_15_0_5         |    <0.001 |
|                           RAM_reg_0_15_12_15       |    <0.001 |
|                           RAM_reg_0_15_6_11        |    <0.001 |
|                       rstblk                       |    <0.001 |
|           U_CMD7_CTL                               |    <0.001 |
|           U_CMD7_STAT                              |    <0.001 |
|           U_STATIC_STATUS                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                      |    <0.001 |
|           U_CLR_ERROR_FLAG                         |    <0.001 |
|           U_RD_ABORT_FLAG                          |    <0.001 |
|           U_RD_REQ_FLAG                            |    <0.001 |
|           U_TIMER                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE              |    <0.001 |
|       U_ICON                                       |    <0.001 |
|         U_CMD                                      |    <0.001 |
|         U_STAT                                     |    <0.001 |
|         U_SYNC                                     |    <0.001 |
|       bscan_inst                                   |    <0.001 |
|   sg90                                             |    <0.001 |
|   us100                                            |     0.002 |
|   vio1                                             |    <0.001 |
|     inst                                           |    <0.001 |
|       DECODER_INST                                 |    <0.001 |
|       PROBE_IN_INST                                |    <0.001 |
|       U_XSDB_SLAVE                                 |    <0.001 |
+----------------------------------------------------+-----------+


