// Seed: 1227156773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  assign module_2.id_1 = 0;
  inout wire id_2;
  output wire id_1;
  assign id_1 = -id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    input  tri  _id_0,
    output wire id_1,
    output wor  id_2,
    output wor  id_3
);
  wire [1  ==?  -1 : &  id_0] id_5;
  not primCall (id_3, id_5);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd52
) (
    input  tri0  _id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  logic [id_0 : 1] id_6, id_7;
  generate
    assign id_2 = 1;
  endgenerate
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
