Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:28:44.496577] Configured Lic search path (21.01-s002): 5280@10.10.12.55

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Tue Sep 03 15:28:44 2024
Host:    vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*1physical cpu*12th Gen Intel(R) Core(TM) i7-12700 25600KB) (15930380KB)
PID:     6649
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)


[15:28:44.008033] Periodic Lic check successful
[15:28:44.008041] Feature usage summary:
[15:28:44.008041] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 803 days old.
@genus:root: 1> source exic1.tcl
Sourcing './exic1.tcl' (Tue Sep 03 15:28:49 IST 2024)...
#@ Begin verbose source ./exic1.tcl
@file(exic1.tcl) 6: set x 90nm
@file(exic1.tcl) 7: set y 8
@file(exic1.tcl) 8: set z DA_8
@file(exic1.tcl) 9: 			set_db init_lib_search_path /home/install/FOUNDRY/digital/$x/dig/lib/
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(exic1.tcl) 10: 			set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = slow.lib
@file(exic1.tcl) 11: 			set_db init_lib_search_path /home/install/FOUNDRY/digital/$x/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(exic1.tcl) 12: 			set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(exic1.tcl) 13: 			
@file(exic1.tcl) 14: 			read_hdl $z.v
@file(exic1.tcl) 16: 			elaborate $z
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DA_8' from file 'DA_8.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DA_8'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: DA_8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: DA_8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(exic1.tcl) 18: 			set_input_delay -max 0.8 [all_inputs]
@file(exic1.tcl) 19: 			set_output_delay -max 0.8 [all_output]
@file(exic1.tcl) 20: 			set_input_transition 0.12 [all_inputs]
@file(exic1.tcl) 21: 			set_load 0.15 [all_outputs]
@file(exic1.tcl) 22: 			set_max_fanout 20.00 [current_design]
@file(exic1.tcl) 23: 			syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: DA_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DA_8' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: DA_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: DA_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: DA_8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         0.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'DA_8'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'DA_8'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: DA_8, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: DA_8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: DA_8, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         4.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.               |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                    |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                      |
| ELAB-1   |Info    |    1 |Elaborating Design.                                |
| ELAB-2   |Info    |    4 |Elaborating Subdesign.                             |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                           |
| LBR-41   |Info    |    2 |An output library pin lacks a function attribute.  |
|          |        |      |If the remainder of this library cell's semantic   |
|          |        |      | checks are successful, it will be considered as a |
|          |        |      | timing-model                                      |
|          |        |      | (because one of its outputs does not have a valid |
|          |        |      | function.                                         |
| LBR-155  |Info    |  372 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to |
|          |        |      | 10 if information_level is less than 9.           |
| LBR-162  |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs |
|          |        |      | have been processed.                              |
|          |        |      |Setting the 'timing_sense' to non_unate.           |
| LBR-170  |Info    |   48 |Ignoring specified timing sense.                   |
|          |        |      |Timing sense should never be set with              |
|          |        |      | 'rising_edge' or 'falling_edge' timing type.      |
| LBR-412  |Info    |    2 |Created nominal operating condition.               |
|          |        |      |The nominal operating condition is represented,    |
|          |        |      | either by the nominal PVT values specified in the |
|          |        |      | library source                                    |
|          |        |      | (via nom_process,nom_voltage and nom_temperature  |
|          |        |      | respectively)                                     |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).     |
| LBR-516  |Info    |    1 |Missing library level attribute.                   |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin     |
|          |        |      | definition.                                       |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| SYNTH-1  |Info    |    1 |Synthesizing.                                      |
| TUI-83   |Warning |    1 |Cannot modify library search path after reading    |
|          |        |      | library(s).                                       |
|          |        |      |You must set the 'init_lib_search_path' attribute  |
|          |        |      | before you set the 'library' attribute.           |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |Sev  |Count |                     Message Text                       |
--------------------------------------------------------------------------------
| GLO-51 |Info |   38 |Hierarchical instance automatically ungrouped.          |
|        |     |      |Hierarchical instances can be automatically ungrouped   |
|        |     |      | to allow for better area or timing optimization. To    |
|        |     |      | prevent this ungroup, set the root-level attribute     |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent         |
|        |     |      | individual ungroup with setting the attribute          |
|        |     |      | 'ungroup_ok' of instances or modules to 'false'.       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 0, CPU_Time -0.16025299999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       320      2441       358
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       528      4028       358
##>G:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        0
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DA_8' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(exic1.tcl) 25: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 15:28:50 IST (Sep  3 2024 09:58:50 UTC)

// Verification Directory fv/DA_8 

module DA_8(a, b, z);
  input [7:0] a, b;
  output [15:0] z;
  wire [7:0] a, b;
  wire [15:0] z;
  wire [2:0] f15_y;
  wire [200:0] co;
  wire [2:0] f14_y;
  wire [2:0] f13_y;
  wire [2:0] f12_y;
  wire [2:0] f11_y;
  wire [2:0] f10_y;
  wire [2:0] f9_y;
  wire [2:0] f8_y;
  wire [2:0] f7_y;
  wire [200:0] s;
  wire [200:0] c;
  wire [7:0] a16_y;
  wire [7:0] a17_y;
  wire [7:0] a18_y;
  wire [2:0] f6_y;
  wire [7:0] a14_y;
  wire [6:0] a13_y;
  wire [7:0] a15_y;
  wire [7:0] a12_y;
  wire [2:0] f5_y;
  wire [6:0] a11_y;
  wire [7:0] a3_y;
  wire [7:0] a1_y;
  wire [7:0] a4_y;
  wire [7:0] a10_y;
  wire [7:0] a2_y;
  wire [7:0] a9_y;
  wire [2:0] f2_y;
  wire [2:0] f3_y;
  wire [2:0] f1_y;
  wire [7:0] a5_y;
  wire [7:0] a8_y;
  wire [7:0] a7_y;
  wire [6:0] a6_y;
  wire [2:0] f4_y;
  wire n_36, n_37, n_42, n_43, n_48, n_49, n_54, n_55;
  wire n_60, n_61, n_66, n_67, n_72, n_73, n_78, n_79;
  wire n_84, n_85, n_90, n_91, n_96, n_97, n_102, n_103;
  wire n_108, n_109, n_114, n_115, n_120, n_121, n_126, n_127;
  wire n_132, n_133, n_138, n_139, n_144, n_145, n_150, n_151;
  wire n_156, n_157, n_162, n_163, n_168, n_169, n_174, n_175;
  wire n_180, n_181, n_186, n_187, n_192, n_193, n_198, n_199;
  wire n_204, n_205, n_210, n_211, n_216, n_217, n_222, n_223;
  wire n_228, n_229, n_234, n_235, n_240, n_241, n_246, n_247;
  wire n_252, n_253, n_258, n_259, n_264, n_265, n_270, n_271;
  wire n_276, n_277, n_282, n_283, n_288, n_289, n_294, n_295;
  wire n_300, n_301, n_306, n_307, n_312, n_313, n_318, n_319;
  wire n_320, n_321, n_322, n_323, n_324, n_325, n_326, n_327;
  wire n_328, n_329, n_330, n_331, n_332, n_333, n_334, n_335;
  wire n_336, n_337, n_338, n_339, n_340, n_341, n_342, n_343;
  wire n_344, n_345, n_346, n_347, n_348, n_349, n_350, n_351;
  wire n_352, n_353, n_354, n_355, n_356, n_357, n_358, n_359;
  wire n_360, n_361, n_362, n_363, n_364, n_365, n_366, n_367;
  wire n_368, n_369, n_370, n_371, n_372, n_373, n_374, n_375;
  wire n_376, n_377, n_378, n_379, n_380, n_381, n_382, n_383;
  wire n_384, n_385, n_386, n_387, n_388, n_389, n_390, n_391;
  wire n_392, n_393, n_394, n_395, n_396, n_397, n_398, n_399;
  wire n_400, n_401, n_402, n_403, n_404, n_405, n_406, n_407;
  wire n_408, n_409, n_410, n_411, n_412, n_413, n_414, n_415;
  wire n_416, n_417, n_418, n_419, n_420, n_421, n_422, n_423;
  wire n_424, n_425, n_426, n_427, n_428, n_429, n_430, n_431;
  wire n_432, n_433, n_434, n_435, n_436, n_437, n_438, n_439;
  wire n_440, n_441, n_442, n_443, n_444, n_445, n_446, n_447;
  wire n_448, n_449, n_450, n_451, n_452, n_453, n_454, n_455;
  wire n_456, n_457, n_458, n_459, n_460, n_461, n_462, n_463;
  wire n_464, n_465, n_466, n_467, n_468, n_469, n_470, n_471;
  wire n_472, n_473, n_474, n_475, n_476, n_477, n_478, n_479;
  wire n_480, n_481, n_482, n_483, n_484, n_485, n_486, n_487;
  wire n_488, n_489, n_490, n_491, n_492, n_493, n_494, n_495;
  wire n_496, n_497, n_498, n_499, n_500, n_501, n_502, n_503;
  wire n_504, n_505, n_506, n_507, n_508, n_509, n_510, n_511;
  wire n_512, n_513, n_514, n_515, n_516, n_517, n_518, n_519;
  wire n_520, n_521, n_522, n_523, n_524, n_525, n_526, n_527;
  wire \p[0][1] , \p[0][2] , \p[0][3] , \p[0][4] , \p[0][5] , \p[0][6]
       , \p[0][7] , \p[1][0] ;
  wire \p[1][1] , \p[1][2] , \p[1][3] , \p[1][4] , \p[1][5] , \p[1][6]
       , \p[1][7] , \p[2][0] ;
  wire \p[2][1] , \p[2][2] , \p[2][3] , \p[2][4] , \p[2][5] , \p[2][6]
       , \p[2][7] , \p[3][0] ;
  wire \p[3][1] , \p[3][2] , \p[3][3] , \p[3][4] , \p[3][5] , \p[3][6]
       , \p[3][7] , \p[4][0] ;
  wire \p[4][1] , \p[4][2] , \p[4][3] , \p[4][4] , \p[4][5] , \p[4][6]
       , \p[4][7] , \p[5][0] ;
  wire \p[5][1] , \p[5][2] , \p[5][3] , \p[5][4] , \p[5][5] , \p[5][6]
       , \p[5][7] , \p[6][0] ;
  wire \p[6][1] , \p[6][2] , \p[6][3] , \p[6][4] , \p[6][5] , \p[6][6]
       , \p[6][7] , \p[7][0] ;
  wire \p[7][1] , \p[7][2] , \p[7][3] , \p[7][4] , \p[7][5] , \p[7][6]
       , \p[7][7] ;
  nand g289 (z[15], n_318, n_319);
  nand g290 (n_319, f15_y[0], co[33]);
  or g291 (n_320, wc, co[33]);
  not gc (wc, f15_y[0]);
  or g292 (n_321, f15_y[0], wc0);
  not gc0 (wc0, co[33]);
  nand g293 (z[14], n_320, n_321);
  nand g294 (co[33], n_312, n_313);
  or g295 (n_322, wc1, co[32]);
  not gc1 (wc1, f14_y[0]);
  or g296 (n_323, f14_y[0], wc2);
  not gc2 (wc2, co[32]);
  nand g297 (z[13], n_322, n_323);
  nand g298 (n_313, f14_y[0], co[32]);
  nand g299 (co[32], n_306, n_307);
  or g300 (n_324, wc3, co[31]);
  not gc3 (wc3, f13_y[0]);
  or g301 (n_325, f13_y[0], wc4);
  not gc4 (wc4, co[31]);
  nand g302 (z[12], n_324, n_325);
  nand g303 (n_307, f13_y[0], co[31]);
  nand g304 (co[31], n_300, n_301);
  or g305 (n_326, wc5, co[30]);
  not gc5 (wc5, f12_y[0]);
  or g306 (n_327, f12_y[0], wc6);
  not gc6 (wc6, co[30]);
  nand g307 (z[11], n_326, n_327);
  nand g308 (n_301, f12_y[0], co[30]);
  nand g309 (co[30], n_294, n_295);
  nand g310 (n_295, f11_y[0], co[29]);
  or g311 (n_328, wc7, co[29]);
  not gc7 (wc7, f11_y[0]);
  or g312 (n_329, f11_y[0], wc8);
  not gc8 (wc8, co[29]);
  nand g313 (z[10], n_328, n_329);
  nand g314 (co[29], n_288, n_289);
  nand g315 (n_289, f10_y[0], co[28]);
  or g316 (n_330, wc9, co[28]);
  not gc9 (wc9, f10_y[0]);
  or g317 (n_331, f10_y[0], wc10);
  not gc10 (wc10, co[28]);
  nand g318 (z[9], n_330, n_331);
  nand g319 (co[28], n_282, n_283);
  or g320 (n_332, wc11, co[27]);
  not gc11 (wc11, f9_y[0]);
  or g321 (n_333, f9_y[0], wc12);
  not gc12 (wc12, co[27]);
  nand g322 (z[8], n_332, n_333);
  nand g323 (n_283, f9_y[0], co[27]);
  nand g324 (co[27], n_276, n_277);
  nand g325 (n_277, f8_y[0], co[26]);
  or g326 (n_334, wc13, co[26]);
  not gc13 (wc13, f8_y[0]);
  or g327 (n_335, f8_y[0], wc14);
  not gc14 (wc14, co[26]);
  nand g328 (z[7], n_334, n_335);
  nand g329 (co[26], n_270, n_271);
  or g330 (n_336, wc15, co[25]);
  not gc15 (wc15, f7_y[0]);
  or g331 (n_337, f7_y[0], wc16);
  not gc16 (wc16, co[25]);
  nand g332 (z[6], n_336, n_337);
  nand g333 (n_312, s[23], c[19]);
  or g334 (n_338, wc17, c[17]);
  not gc17 (wc17, s[21]);
  or g335 (n_339, s[21], wc18);
  not gc18 (wc18, c[17]);
  nand g336 (f12_y[0], n_338, n_339);
  nand g337 (n_306, s[22], c[18]);
  or g338 (n_340, wc19, c[19]);
  not gc19 (wc19, s[23]);
  or g339 (n_341, s[23], wc20);
  not gc20 (wc20, c[19]);
  nand g340 (f14_y[0], n_340, n_341);
  or g341 (n_342, wc21, c[18]);
  not gc21 (wc21, s[22]);
  or g342 (n_343, s[22], wc22);
  not gc22 (wc22, c[18]);
  nand g343 (f13_y[0], n_342, n_343);
  nand g344 (n_300, s[21], c[17]);
  nand g345 (n_271, f7_y[0], co[25]);
  nand g346 (n_288, s[19], c[15]);
  nand g347 (c[18], n_264, n_265);
  nand g348 (c[19], n_228, n_229);
  or g349 (n_344, wc23, c[15]);
  not gc23 (wc23, s[19]);
  or g350 (n_345, s[19], wc24);
  not gc24 (wc24, c[15]);
  nand g351 (f10_y[0], n_344, n_345);
  or g352 (n_346, wc25, c[16]);
  not gc25 (wc25, s[20]);
  or g353 (n_347, s[20], wc26);
  not gc26 (wc26, c[16]);
  nand g354 (f11_y[0], n_346, n_347);
  nand g355 (n_276, s[17], c[13]);
  nand g356 (co[25], n_234, n_235);
  nand g357 (n_294, s[20], c[16]);
  or g358 (n_348, wc27, c[13]);
  not gc27 (wc27, s[17]);
  or g359 (n_349, s[17], wc28);
  not gc28 (wc28, c[13]);
  nand g360 (f8_y[0], n_348, n_349);
  nand g361 (c[17], n_258, n_259);
  nand g362 (n_350, s[18], c[14]);
  or g363 (n_351, s[18], c[14]);
  nand g364 (f9_y[0], n_350, n_351);
  nand g365 (n_259, a16_y[2], co[17]);
  nand g366 (n_265, a17_y[2], co[18]);
  nand g367 (n_229, a18_y[2], co[19]);
  nand g368 (c[16], n_252, n_253);
  or g369 (n_352, wc29, a16_y[2]);
  not gc29 (wc29, co[17]);
  or g370 (n_353, co[17], wc30);
  not gc30 (wc30, a16_y[2]);
  nand g371 (s[20], n_352, n_353);
  or g372 (n_270, c[12], wc31);
  not gc31 (wc31, s[16]);
  nand g373 (c[13], n_240, n_241);
  or g374 (n_354, wc32, a18_y[2]);
  not gc32 (wc32, co[19]);
  or g375 (n_355, co[19], wc33);
  not gc33 (wc33, a18_y[2]);
  nand g376 (s[22], n_354, n_355);
  nand g377 (n_235, f6_y[0], co[24]);
  or g378 (n_282, c[14], wc34);
  not gc34 (wc34, s[18]);
  or g379 (n_356, wc35, a17_y[2]);
  not gc35 (wc35, co[18]);
  or g380 (n_357, co[18], wc36);
  not gc36 (wc36, a17_y[2]);
  nand g381 (s[21], n_356, n_357);
  nand g382 (c[15], n_246, n_247);
  nand g383 (n_358, s[16], c[12]);
  or g384 (n_359, s[16], c[12]);
  nand g385 (f7_y[0], n_358, n_359);
  or g386 (n_360, wc37, co[24]);
  not gc37 (wc37, f6_y[0]);
  or g387 (n_361, f6_y[0], wc38);
  not gc38 (wc38, co[24]);
  nand g388 (z[5], n_360, n_361);
  nand g389 (co[18], n_210, n_211);
  nand g390 (n_247, a14_y[2], co[15]);
  nand g391 (c[14], a13_y[1], co[14]);
  nand g392 (n_253, a15_y[2], co[16]);
  or g393 (n_258, wc39, \p[7][3] );
  not gc39 (wc39, a16_y[1]);
  or g394 (n_264, wc40, \p[6][5] );
  not gc40 (wc40, a17_y[1]);
  or g395 (n_362, wc41, a13_y[1]);
  not gc41 (wc41, co[14]);
  or g396 (n_363, co[14], wc42);
  not gc42 (wc42, a13_y[1]);
  nand g397 (s[17], n_362, n_363);
  nand g398 (co[24], n_222, n_223);
  or g399 (n_364, wc43, a12_y[2]);
  not gc43 (wc43, co[13]);
  or g400 (n_365, co[13], wc44);
  not gc44 (wc44, a12_y[2]);
  nand g401 (s[16], n_364, n_365);
  or g402 (n_366, \p[6][5] , a17_y[1]);
  nand g403 (n_367, \p[6][5] , a17_y[1]);
  nand g404 (a17_y[2], n_366, n_367);
  nand g405 (n_241, a12_y[2], co[13]);
  or g406 (n_368, wc45, a15_y[2]);
  not gc45 (wc45, co[16]);
  or g407 (n_369, co[16], wc46);
  not gc46 (wc46, a15_y[2]);
  nand g408 (s[19], n_368, n_369);
  or g409 (n_370, \p[7][3] , a16_y[1]);
  nand g410 (n_371, \p[7][3] , a16_y[1]);
  nand g411 (a16_y[2], n_370, n_371);
  or g412 (n_372, wc47, a14_y[2]);
  not gc47 (wc47, co[15]);
  or g413 (n_373, co[15], wc48);
  not gc48 (wc48, a14_y[2]);
  nand g414 (s[18], n_372, n_373);
  nand g415 (co[19], n_216, n_217);
  nand g416 (n_246, a14_y[1], c[3]);
  or g417 (n_252, c[5], wc49);
  not gc49 (wc49, a15_y[1]);
  nand g418 (co[17], n_204, n_205);
  or g419 (n_374, \p[7][4] , a17_y[0]);
  nand g420 (n_375, \p[7][4] , a17_y[0]);
  nand g421 (a17_y[1], n_374, n_375);
  nand g422 (n_240, a12_y[1], c[0]);
  nand g423 (n_211, a16_y[0], c[7]);
  or g424 (n_376, wc50, a12_y[1]);
  not gc50 (wc50, c[0]);
  or g425 (n_377, c[0], wc51);
  not gc51 (wc51, a12_y[1]);
  nand g426 (a12_y[2], n_376, n_377);
  nand g427 (n_234, s[15], c[11]);
  nand g428 (co[16], n_198, n_199);
  or g429 (n_378, c[5], a15_y[1]);
  nand g430 (n_379, c[5], a15_y[1]);
  nand g431 (a15_y[2], n_378, n_379);
  or g432 (n_223, wc52, co[23]);
  not gc52 (wc52, f5_y[0]);
  or g433 (n_380, wc53, c[11]);
  not gc53 (wc53, s[15]);
  or g434 (n_381, s[15], wc54);
  not gc54 (wc54, c[11]);
  nand g435 (f6_y[0], n_380, n_381);
  nand g436 (co[14], n_186, n_187);
  nand g437 (n_382, f5_y[0], co[23]);
  or g438 (n_383, f5_y[0], co[23]);
  nand g439 (z[4], n_382, n_383);
  or g440 (n_384, wc55, a16_y[0]);
  not gc55 (wc55, c[7]);
  or g441 (n_385, c[7], wc56);
  not gc56 (wc56, a16_y[0]);
  nand g442 (a16_y[1], n_384, n_385);
  or g443 (n_386, wc57, a14_y[1]);
  not gc57 (wc57, c[3]);
  or g444 (n_387, c[3], wc58);
  not gc58 (wc58, a14_y[1]);
  nand g445 (a14_y[2], n_386, n_387);
  nand g446 (co[15], n_192, n_193);
  or g447 (n_217, wc59, \p[7][4] );
  not gc59 (wc59, a17_y[0]);
  nand g448 (n_199, a14_y[0], c[2]);
  or g449 (n_388, wc60, a15_y[0]);
  not gc60 (wc60, c[4]);
  or g450 (n_389, c[4], wc61);
  not gc61 (wc61, a15_y[0]);
  nand g451 (a15_y[1], n_388, n_389);
  or g452 (n_390, wc62, c[10]);
  not gc62 (wc62, s[14]);
  or g453 (n_391, s[14], wc63);
  not gc63 (wc63, c[10]);
  nand g454 (f5_y[0], n_390, n_391);
  or g455 (n_392, wc64, c[6]);
  not gc64 (wc64, s[10]);
  or g456 (n_393, s[10], wc65);
  not gc65 (wc65, c[6]);
  nand g457 (a16_y[0], n_392, n_393);
  nand g458 (n_193, a13_y[0], c[1]);
  or g459 (n_394, wc66, a14_y[0]);
  not gc66 (wc66, c[2]);
  or g460 (n_395, c[2], wc67);
  not gc67 (wc67, a14_y[0]);
  nand g461 (a14_y[1], n_394, n_395);
  nand g462 (n_205, a15_y[0], c[4]);
  nand g463 (n_222, s[14], c[10]);
  nand g464 (n_228, a18_y[1], c[9]);
  or g465 (n_396, wc68, c[8]);
  not gc68 (wc68, s[11]);
  or g466 (n_397, s[11], wc69);
  not gc69 (wc69, c[8]);
  nand g467 (a17_y[0], n_396, n_397);
  nand g468 (n_187, a12_y[0], s[3]);
  or g469 (n_398, wc70, a13_y[0]);
  not gc70 (wc70, c[1]);
  or g470 (n_399, c[1], wc71);
  not gc71 (wc71, a13_y[0]);
  nand g471 (a13_y[1], n_398, n_399);
  nand g472 (n_210, s[10], c[6]);
  nand g473 (co[13], n_180, n_181);
  or g474 (n_400, \p[7][7] , c[20]);
  nand g475 (n_401, \p[7][7] , c[20]);
  nand g476 (f15_y[0], n_400, n_401);
  or g477 (n_402, wc72, a12_y[0]);
  not gc72 (wc72, s[3]);
  or g478 (n_403, s[3], wc73);
  not gc73 (wc73, a12_y[0]);
  nand g479 (a12_y[1], n_402, n_403);
  or g480 (n_404, wc74, a11_y[1]);
  not gc74 (wc74, co[12]);
  or g481 (n_405, co[12], wc75);
  not gc75 (wc75, a11_y[1]);
  nand g482 (s[15], n_404, n_405);
  nand g483 (n_216, s[11], c[8]);
  or g484 (n_406, wc76, a18_y[1]);
  not gc76 (wc76, c[9]);
  or g485 (n_407, c[9], wc77);
  not gc77 (wc77, a18_y[1]);
  nand g486 (a18_y[2], n_406, n_407);
  or g487 (n_318, \p[7][7] , wc78);
  not gc78 (wc78, c[20]);
  nand g488 (c[12], a11_y[1], co[12]);
  or g489 (n_408, \p[6][0] , s[2]);
  nand g490 (n_409, \p[6][0] , s[2]);
  nand g491 (a12_y[0], n_408, n_409);
  nand g492 (c[2], n_138, n_139);
  or g493 (n_410, wc79, s[9]);
  not gc79 (wc79, s[8]);
  or g494 (n_411, s[8], wc80);
  not gc80 (wc80, s[9]);
  nand g495 (a15_y[0], n_410, n_411);
  nand g496 (n_204, s[8], s[9]);
  or g497 (n_412, wc81, a11_y[0]);
  not gc81 (wc81, s[1]);
  or g498 (n_413, s[1], wc82);
  not gc82 (wc82, a11_y[0]);
  nand g499 (a11_y[1], n_412, n_413);
  or g500 (n_414, wc83, s[7]);
  not gc83 (wc83, s[6]);
  or g501 (n_415, s[6], wc84);
  not gc84 (wc84, s[7]);
  nand g502 (a14_y[0], n_414, n_415);
  nand g503 (co[23], s[13], co[22]);
  nand g504 (c[9], n_108, n_109);
  nand g505 (c[7], n_102, n_103);
  nand g506 (n_181, s[1], a11_y[0]);
  or g507 (n_416, wc85, co[22]);
  not gc85 (wc85, s[13]);
  or g508 (n_417, s[13], wc86);
  not gc86 (wc86, co[22]);
  nand g509 (z[3], n_416, n_417);
  nand g510 (c[11], n_174, n_175);
  nand g511 (c[6], n_156, n_157);
  or g512 (n_186, wc87, \p[6][0] );
  not gc87 (wc87, s[2]);
  nand g513 (c[8], n_162, n_163);
  nand g514 (c[10], n_168, n_169);
  nand g515 (c[20], n_120, n_121);
  nand g516 (n_192, s[4], s[5]);
  or g517 (n_418, wc88, s[5]);
  not gc88 (wc88, s[4]);
  or g518 (n_419, s[4], wc89);
  not gc89 (wc89, s[5]);
  nand g519 (a13_y[0], n_418, n_419);
  nand g520 (n_198, s[6], s[7]);
  nand g521 (c[3], n_144, n_145);
  nand g522 (c[1], n_132, n_133);
  nand g523 (c[4], n_150, n_151);
  nand g524 (c[0], n_126, n_127);
  nand g525 (n_139, a3_y[2], co[2]);
  nand g526 (co[22], n_114, n_115);
  or g527 (n_420, co[0], a1_y[2]);
  nand g528 (n_421, co[0], a1_y[2]);
  nand g529 (s[1], n_420, n_421);
  or g530 (n_145, wc90, co[3]);
  not gc90 (wc90, a4_y[2]);
  nand g531 (n_175, a10_y[2], co[11]);
  or g532 (n_422, wc91, a2_y[2]);
  not gc91 (wc91, co[1]);
  or g533 (n_423, co[1], wc92);
  not gc92 (wc92, a2_y[2]);
  nand g534 (s[2], n_422, n_423);
  or g535 (n_169, wc93, co[10]);
  not gc93 (wc93, a9_y[2]);
  nand g536 (n_133, a2_y[2], co[1]);
  nand g537 (n_109, f2_y[0], co[9]);
  or g538 (n_424, wc94, a3_y[2]);
  not gc94 (wc94, co[2]);
  or g539 (n_425, co[2], wc95);
  not gc95 (wc95, a3_y[2]);
  nand g540 (s[4], n_424, n_425);
  nand g541 (n_121, f3_y[0], co[20]);
  or g542 (n_426, co[3], a4_y[2]);
  nand g543 (n_427, co[3], a4_y[2]);
  nand g544 (s[5], n_426, n_427);
  or g545 (n_127, wc96, co[0]);
  not gc96 (wc96, a1_y[2]);
  or g546 (n_428, wc97, co[7]);
  not gc97 (wc97, f1_y[0]);
  or g547 (n_429, f1_y[0], wc98);
  not gc98 (wc98, co[7]);
  nand g548 (s[9], n_428, n_429);
  or g549 (n_430, wc99, a5_y[2]);
  not gc99 (wc99, co[4]);
  or g550 (n_431, co[4], wc100);
  not gc100 (wc100, a5_y[2]);
  nand g551 (s[6], n_430, n_431);
  nand g552 (n_163, a8_y[2], co[8]);
  nand g553 (n_151, a5_y[2], co[4]);
  or g554 (n_432, wc101, co[9]);
  not gc101 (wc101, f2_y[0]);
  or g555 (n_433, f2_y[0], wc102);
  not gc102 (wc102, co[9]);
  nand g556 (s[11], n_432, n_433);
  or g557 (n_434, wc103, a10_y[2]);
  not gc103 (wc103, co[11]);
  or g558 (n_435, co[11], wc104);
  not gc104 (wc104, a10_y[2]);
  nand g559 (s[14], n_434, n_435);
  nand g560 (n_157, a7_y[2], co[6]);
  nand g561 (c[5], a6_y[1], co[5]);
  or g562 (n_436, wc105, a6_y[1]);
  not gc105 (wc105, co[5]);
  or g563 (n_437, co[5], wc106);
  not gc106 (wc106, a6_y[1]);
  nand g564 (s[7], n_436, n_437);
  or g565 (n_438, co[10], a9_y[2]);
  nand g566 (n_439, co[10], a9_y[2]);
  nand g567 (s[13], n_438, n_439);
  nand g568 (n_103, f1_y[0], co[7]);
  or g569 (n_440, wc107, a7_y[2]);
  not gc107 (wc107, co[6]);
  or g570 (n_441, co[6], wc108);
  not gc108 (wc108, a7_y[2]);
  nand g571 (s[8], n_440, n_441);
  or g572 (n_442, wc109, a8_y[2]);
  not gc109 (wc109, co[8]);
  or g573 (n_443, co[8], wc110);
  not gc110 (wc110, a8_y[2]);
  nand g574 (s[10], n_442, n_443);
  or g575 (n_444, wc111, co[20]);
  not gc111 (wc111, f3_y[0]);
  or g576 (n_445, f3_y[0], wc112);
  not gc112 (wc112, co[20]);
  nand g577 (s[23], n_444, n_445);
  nand g578 (co[8], n_66, n_67);
  or g579 (n_446, \p[6][4] , a8_y[1]);
  nand g580 (n_447, \p[6][4] , a8_y[1]);
  nand g581 (a8_y[2], n_446, n_447);
  nand g582 (co[20], n_96, n_97);
  or g583 (n_448, \p[3][0] , a9_y[1]);
  nand g584 (n_449, \p[3][0] , a9_y[1]);
  nand g585 (a9_y[2], n_448, n_449);
  nand g586 (co[6], n_60, n_61);
  or g587 (n_450, \p[5][4] , a7_y[1]);
  nand g588 (n_451, \p[5][4] , a7_y[1]);
  nand g589 (a7_y[2], n_450, n_451);
  or g590 (n_156, wc113, \p[5][4] );
  not gc113 (wc113, a7_y[1]);
  or g591 (n_452, wc114, a10_y[1]);
  not gc114 (wc114, s[0]);
  or g592 (n_453, s[0], wc115);
  not gc115 (wc115, a10_y[1]);
  nand g593 (a10_y[2], n_452, n_453);
  nand g594 (co[11], n_72, n_73);
  nand g595 (co[5], n_54, n_55);
  nand g596 (n_454, f4_y[0], co[21]);
  or g597 (n_455, f4_y[0], co[21]);
  nand g598 (z[2], n_454, n_455);
  or g599 (n_168, wc116, \p[3][0] );
  not gc116 (wc116, a9_y[1]);
  nand g600 (co[9], n_90, n_91);
  or g601 (n_150, wc117, \p[4][4] );
  not gc117 (wc117, a5_y[1]);
  nand g602 (co[12], n_78, n_79);
  or g603 (n_162, wc118, \p[6][4] );
  not gc118 (wc118, a8_y[1]);
  nand g604 (co[7], n_84, n_85);
  or g605 (n_126, wc119, \p[3][2] );
  not gc119 (wc119, a1_y[1]);
  nand g606 (co[4], n_48, n_49);
  or g607 (n_456, \p[4][4] , a5_y[1]);
  nand g608 (n_457, \p[4][4] , a5_y[1]);
  nand g609 (a5_y[2], n_456, n_457);
  or g610 (n_132, wc120, \p[3][3] );
  not gc120 (wc120, a2_y[1]);
  or g611 (n_458, \p[7][0] , a4_y[1]);
  nand g612 (n_459, \p[7][0] , a4_y[1]);
  nand g613 (a4_y[2], n_458, n_459);
  nand g614 (co[2], n_42, n_43);
  or g615 (n_460, \p[3][4] , a3_y[1]);
  nand g616 (n_461, \p[3][4] , a3_y[1]);
  nand g617 (a3_y[2], n_460, n_461);
  or g618 (n_115, wc121, co[21]);
  not gc121 (wc121, f4_y[0]);
  nand g619 (co[1], n_36, n_37);
  or g620 (n_144, wc122, \p[7][0] );
  not gc122 (wc122, a4_y[1]);
  or g621 (n_462, \p[3][3] , a2_y[1]);
  nand g622 (n_463, \p[3][3] , a2_y[1]);
  nand g623 (a2_y[2], n_462, n_463);
  nand g624 (n_174, a10_y[1], s[0]);
  or g625 (n_138, wc123, \p[3][4] );
  not gc123 (wc123, a3_y[1]);
  or g626 (n_464, \p[3][2] , a1_y[1]);
  nand g627 (n_465, \p[3][2] , a1_y[1]);
  nand g628 (a1_y[2], n_464, n_465);
  or g629 (n_466, \p[4][0] , a10_y[0]);
  nand g630 (n_467, \p[4][0] , a10_y[0]);
  nand g631 (a10_y[1], n_466, n_467);
  or g632 (n_114, \p[2][0] , wc124);
  not gc124 (wc124, s[12]);
  or g633 (n_91, wc125, \p[5][5] );
  not gc125 (wc125, a8_y[0]);
  or g634 (n_468, \p[6][1] , a4_y[0]);
  nand g635 (n_469, \p[6][1] , a4_y[0]);
  nand g636 (a4_y[1], n_468, n_469);
  or g637 (n_470, \p[5][5] , a8_y[0]);
  nand g638 (n_471, \p[5][5] , a8_y[0]);
  nand g639 (a8_y[1], n_470, n_471);
  or g640 (n_49, wc126, \p[2][5] );
  not gc126 (wc126, a3_y[0]);
  or g641 (n_43, wc127, \p[2][4] );
  not gc127 (wc127, a2_y[0]);
  or g642 (n_472, \p[5][7] , a18_y[0]);
  nand g643 (n_473, \p[5][7] , a18_y[0]);
  nand g644 (a18_y[1], n_472, n_473);
  or g645 (n_55, wc128, \p[6][1] );
  not gc128 (wc128, a4_y[0]);
  or g646 (n_37, wc129, \p[2][3] );
  not gc129 (wc129, a1_y[0]);
  nand g647 (n_474, s[12], \p[2][0] );
  or g648 (n_475, s[12], \p[2][0] );
  nand g649 (f4_y[0], n_474, n_475);
  or g650 (n_97, wc130, \p[5][7] );
  not gc130 (wc130, a18_y[0]);
  or g651 (n_85, wc131, \p[7][1] );
  not gc131 (wc131, a6_y[0]);
  or g652 (n_79, wc132, \p[4][0] );
  not gc132 (wc132, a10_y[0]);
  or g653 (n_476, \p[2][1] , a9_y[0]);
  nand g654 (n_477, \p[2][1] , a9_y[0]);
  nand g655 (a9_y[1], n_476, n_477);
  or g656 (n_61, wc133, \p[3][5] );
  not gc133 (wc133, a5_y[0]);
  or g657 (n_478, \p[7][1] , a6_y[0]);
  nand g658 (n_479, \p[7][1] , a6_y[0]);
  nand g659 (a6_y[1], n_478, n_479);
  or g660 (n_480, \p[3][5] , a5_y[0]);
  nand g661 (n_481, \p[3][5] , a5_y[0]);
  nand g662 (a5_y[1], n_480, n_481);
  or g663 (n_482, \p[2][4] , a2_y[0]);
  nand g664 (n_483, \p[2][4] , a2_y[0]);
  nand g665 (a2_y[1], n_482, n_483);
  or g666 (n_484, \p[4][5] , a7_y[0]);
  nand g667 (n_485, \p[4][5] , a7_y[0]);
  nand g668 (a7_y[1], n_484, n_485);
  or g669 (n_73, wc134, \p[2][1] );
  not gc134 (wc134, a9_y[0]);
  or g670 (n_486, \p[2][5] , a3_y[0]);
  nand g671 (n_487, \p[2][5] , a3_y[0]);
  nand g672 (a3_y[1], n_486, n_487);
  or g673 (n_67, wc135, \p[4][5] );
  not gc135 (wc135, a7_y[0]);
  or g674 (n_488, \p[2][3] , a1_y[0]);
  nand g675 (n_489, \p[2][3] , a1_y[0]);
  nand g676 (a1_y[1], n_488, n_489);
  or g677 (co[0], \p[0][4] , \p[1][3] );
  or g678 (n_490, \p[0][6] , wc136);
  not gc136 (wc136, \p[1][5] );
  or g679 (n_491, wc137, \p[1][5] );
  not gc137 (wc137, \p[0][6] );
  nand g680 (a2_y[0], n_490, n_491);
  or g681 (n_492, \p[7][5] , wc138);
  not gc138 (wc138, \p[6][6] );
  or g682 (n_493, wc139, \p[6][6] );
  not gc139 (wc139, \p[7][5] );
  nand g683 (a18_y[0], n_492, n_493);
  or g684 (n_120, \p[6][7] , \p[7][6] );
  or g685 (n_36, \p[0][5] , \p[1][4] );
  or g686 (n_180, \p[4][1] , \p[5][0] );
  or g687 (n_494, \p[6][3] , wc140);
  not gc140 (wc140, \p[7][2] );
  or g688 (n_495, wc141, \p[7][2] );
  not gc141 (wc141, \p[6][3] );
  nand g689 (f1_y[0], n_494, n_495);
  or g690 (n_84, \p[5][3] , \p[6][2] );
  or g691 (n_496, \p[0][7] , wc142);
  not gc142 (wc142, \p[1][6] );
  or g692 (n_497, wc143, \p[1][6] );
  not gc143 (wc143, \p[0][7] );
  nand g693 (a3_y[0], n_496, n_497);
  or g694 (n_498, \p[4][2] , wc144);
  not gc144 (wc144, \p[5][1] );
  or g695 (n_499, wc145, \p[5][1] );
  not gc145 (wc145, \p[4][2] );
  nand g696 (s[3], n_498, n_499);
  or g697 (n_108, \p[4][7] , \p[5][6] );
  or g698 (n_500, \p[0][1] , wc146);
  not gc146 (wc146, \p[1][0] );
  or g699 (n_501, wc147, \p[1][0] );
  not gc147 (wc147, \p[0][1] );
  nand g700 (z[1], n_500, n_501);
  or g701 (n_78, \p[2][2] , \p[3][1] );
  or g702 (n_502, \p[4][1] , wc148);
  not gc148 (wc148, \p[5][0] );
  or g703 (n_503, wc149, \p[5][0] );
  not gc149 (wc149, \p[4][1] );
  nand g704 (a11_y[0], n_502, n_503);
  or g705 (n_42, \p[0][6] , \p[1][5] );
  or g706 (n_504, \p[4][3] , wc150);
  not gc150 (wc150, \p[5][2] );
  or g707 (n_505, wc151, \p[5][2] );
  not gc151 (wc151, \p[4][3] );
  nand g708 (a4_y[0], n_504, n_505);
  or g709 (co[3], \p[4][2] , \p[5][1] );
  or g710 (co[21], \p[0][1] , \p[1][0] );
  or g711 (n_72, \p[0][3] , \p[1][2] );
  or g712 (n_506, \p[7][6] , wc152);
  not gc152 (wc152, \p[6][7] );
  or g713 (n_507, wc153, \p[6][7] );
  not gc153 (wc153, \p[7][6] );
  nand g714 (f3_y[0], n_506, n_507);
  or g715 (n_508, \p[0][4] , wc154);
  not gc154 (wc154, \p[1][3] );
  or g716 (n_509, wc155, \p[1][3] );
  not gc155 (wc155, \p[0][4] );
  nand g717 (s[0], n_508, n_509);
  or g718 (n_510, \p[1][7] , wc156);
  not gc156 (wc156, \p[2][6] );
  or g719 (n_511, wc157, \p[2][6] );
  not gc157 (wc157, \p[1][7] );
  nand g720 (a5_y[0], n_510, n_511);
  or g721 (n_512, \p[2][2] , wc158);
  not gc158 (wc158, \p[3][1] );
  or g722 (n_513, wc159, \p[3][1] );
  not gc159 (wc159, \p[2][2] );
  nand g723 (a10_y[0], n_512, n_513);
  or g724 (n_48, \p[0][7] , \p[1][6] );
  or g725 (n_96, \p[6][6] , \p[7][5] );
  or g726 (n_514, \p[5][3] , wc160);
  not gc160 (wc160, \p[6][2] );
  or g727 (n_515, wc161, \p[6][2] );
  not gc161 (wc161, \p[5][3] );
  nand g728 (a6_y[0], n_514, n_515);
  or g729 (co[10], \p[0][2] , \p[1][1] );
  or g730 (n_54, \p[4][3] , \p[5][2] );
  or g731 (n_90, \p[3][7] , \p[4][6] );
  or g732 (n_516, \p[4][7] , wc162);
  not gc162 (wc162, \p[5][6] );
  or g733 (n_517, wc163, \p[5][6] );
  not gc163 (wc163, \p[4][7] );
  nand g734 (f2_y[0], n_516, n_517);
  or g735 (n_518, \p[0][5] , wc164);
  not gc164 (wc164, \p[1][4] );
  or g736 (n_519, wc165, \p[1][4] );
  not gc165 (wc165, \p[0][5] );
  nand g737 (a1_y[0], n_518, n_519);
  or g738 (n_520, \p[0][3] , wc166);
  not gc166 (wc166, \p[1][2] );
  or g739 (n_521, wc167, \p[1][2] );
  not gc167 (wc167, \p[0][3] );
  nand g740 (a9_y[0], n_520, n_521);
  or g741 (n_522, \p[2][7] , wc168);
  not gc168 (wc168, \p[3][6] );
  or g742 (n_523, wc169, \p[3][6] );
  not gc169 (wc169, \p[2][7] );
  nand g743 (a7_y[0], n_522, n_523);
  or g744 (n_60, \p[1][7] , \p[2][6] );
  or g745 (n_102, \p[6][3] , \p[7][2] );
  or g746 (n_524, \p[0][2] , wc170);
  not gc170 (wc170, \p[1][1] );
  or g747 (n_525, wc171, \p[1][1] );
  not gc171 (wc171, \p[0][2] );
  nand g748 (s[12], n_524, n_525);
  or g749 (n_66, \p[2][7] , \p[3][6] );
  or g750 (n_526, \p[3][7] , wc172);
  not gc172 (wc172, \p[4][6] );
  or g751 (n_527, wc173, \p[4][6] );
  not gc173 (wc173, \p[3][7] );
  nand g752 (a8_y[0], n_526, n_527);
  nand g753 (\p[5][5] , a[5], b[5]);
  nand g754 (\p[6][4] , a[4], b[6]);
  nand g755 (\p[4][6] , a[6], b[4]);
  nand g756 (\p[3][7] , a[7], b[3]);
  nand g757 (\p[7][3] , a[3], b[7]);
  nand g758 (\p[2][0] , a[0], b[2]);
  nand g759 (\p[4][7] , a[7], b[4]);
  nand g760 (\p[5][4] , a[4], b[5]);
  nand g761 (\p[4][5] , a[5], b[4]);
  nand g762 (\p[0][3] , a[3], b[0]);
  nand g763 (\p[3][6] , a[6], b[3]);
  nand g764 (\p[2][7] , a[7], b[2]);
  nand g765 (\p[1][2] , a[2], b[1]);
  nand g766 (\p[2][1] , a[1], b[2]);
  nand g767 (\p[3][0] , a[0], b[3]);
  nand g768 (\p[0][2] , a[2], b[0]);
  nand g769 (\p[1][1] , a[1], b[1]);
  nand g770 (\p[6][2] , a[2], b[6]);
  nand g771 (\p[5][3] , a[3], b[5]);
  nand g772 (\p[7][1] , a[1], b[7]);
  nand g773 (\p[0][1] , a[1], b[0]);
  nand g774 (\p[2][2] , a[2], b[2]);
  nand g775 (\p[7][4] , a[4], b[7]);
  nand g776 (\p[4][4] , a[4], b[4]);
  nand g777 (\p[3][5] , a[5], b[3]);
  nand g778 (\p[3][1] , a[1], b[3]);
  nand g779 (\p[2][6] , a[6], b[2]);
  nand g780 (\p[1][7] , a[7], b[1]);
  nand g781 (\p[4][0] , a[0], b[4]);
  nand g782 (\p[1][0] , a[0], b[1]);
  nand g783 (\p[5][1] , a[1], b[5]);
  nand g784 (\p[4][2] , a[2], b[4]);
  nand g785 (\p[6][5] , a[5], b[6]);
  nand g786 (\p[7][0] , a[0], b[7]);
  nand g787 (\p[6][1] , a[1], b[6]);
  nand g788 (\p[0][5] , a[5], b[0]);
  nand g789 (\p[5][2] , a[2], b[5]);
  nand g790 (\p[4][3] , a[3], b[4]);
  nand g791 (\p[6][7] , a[7], b[6]);
  nand g792 (\p[7][6] , a[6], b[7]);
  nand g793 (\p[4][1] , a[1], b[4]);
  nand g794 (\p[5][0] , a[0], b[5]);
  nand g795 (\p[3][4] , a[4], b[3]);
  nand g796 (\p[2][5] , a[5], b[2]);
  nand g797 (\p[6][0] , a[0], b[6]);
  nand g798 (\p[1][6] , a[6], b[1]);
  nand g799 (\p[0][7] , a[7], b[0]);
  nand g800 (\p[7][5] , a[5], b[7]);
  nand g801 (\p[6][6] , a[6], b[6]);
  nand g804 (\p[7][2] , a[2], b[7]);
  nand g805 (\p[3][3] , a[3], b[3]);
  nand g806 (\p[2][4] , a[4], b[2]);
  nand g807 (\p[6][3] , a[3], b[6]);
  nand g808 (\p[1][5] , a[5], b[1]);
  nand g809 (\p[0][6] , a[6], b[0]);
  nand g810 (\p[5][7] , a[7], b[5]);
  nand g811 (\p[7][7] , a[7], b[7]);
  nand g812 (\p[1][3] , a[3], b[1]);
  nand g813 (\p[0][4] , a[4], b[0]);
  nand g814 (\p[1][4] , a[4], b[1]);
  nand g815 (\p[3][2] , a[2], b[3]);
  nand g816 (\p[2][3] , a[3], b[2]);
  nand g817 (\p[5][6] , a[6], b[5]);
  and g818 (z[0], a[0], b[0]);
endmodule

@file(exic1.tcl) 26: 			syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'DA_8' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) | 100.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1395        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1395        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.3546490000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  38.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  61.7(100.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/DA_8/fv_map.fv.json' for netlist 'fv/DA_8/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/DA_8/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  38.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  61.7( 50.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0012710000000000221
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  38.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  61.8( 50.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:DA_8 ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  38.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  61.8( 50.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_tns                   1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.00022400000000022402
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  38.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  61.8( 50.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |  26.3(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:50 (Sep03) |  358.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:01(00:00:01) |  42.4( 50.0) |   15:28:51 (Sep03) |  358.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:01) |   0.0( 50.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:01(00:00:00) |  31.3(  0.0) |   15:28:52 (Sep03) |  358.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       528      4028       358
##>M:Pre Cleanup                        0         -         -       528      4028       358
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       253      1394       358
##>M:Const Prop                         0         -         0       253      1394       358
##>M:Cleanup                            0         -         0       253      1394       358
##>M:MBCI                               0         -         -       253      1394       358
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DA_8'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(exic1.tcl) 27: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 15:28:52 IST (Sep  3 2024 09:58:52 UTC)

// Verification Directory fv/DA_8 

module DA_8(a, b, z);
  input [7:0] a, b;
  output [15:0] z;
  wire [7:0] a, b;
  wire [15:0] z;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, n_81;
  wire n_82, n_83, n_84, n_85, n_86, n_87, n_88, n_89;
  wire n_90, n_91, n_92, n_93, n_94, n_95, n_96, n_97;
  wire n_98, n_99, n_100, n_102, n_103, n_104, n_105, n_106;
  wire n_107, n_108, n_109, n_110, n_111, n_112, n_113, n_114;
  wire n_115, n_116, n_117, n_118, n_119, n_120, n_121, n_122;
  wire n_123, n_124, n_125, n_126, n_127, n_128, n_129, n_130;
  wire n_131, n_132, n_133, n_134, n_135, n_136, n_137, n_138;
  wire n_139, n_140, n_141, n_142, n_143, n_145, n_146, n_147;
  wire n_148, n_149, n_150, n_151, n_152, n_153, n_154, n_155;
  wire n_156, n_157, n_158, n_159, n_160, n_161, n_162, n_163;
  wire n_165, n_166, n_167, n_168, n_169, n_170, n_171, n_172;
  wire n_173, n_174, n_175, n_176, n_177, n_178, n_179, n_180;
  wire n_181, n_182, n_183, n_184, n_185, n_186, n_187, n_188;
  wire n_189, n_190, n_191, n_192, n_193, n_194, n_195, n_196;
  wire n_197, n_198, n_199, n_200, n_201, n_202, n_203, n_204;
  wire n_205, n_206, n_207, n_208, n_209, n_210, n_211, n_212;
  wire n_213, n_215, n_216, n_217, n_218, n_219, n_220, n_221;
  wire n_222, n_223, n_224, n_225, n_226, n_228, n_229, n_231;
  wire n_232, n_234, n_235, n_237, n_238, n_240, n_241, n_243;
  wire n_244, n_246, n_247, n_249, n_250;
  AO22X2 g2720__2398(.A0 (n_250), .A1 (n_249), .B0 (n_133), .B1
       (n_132), .Y (z[15]));
  CLKXOR2X2 g2721__5107(.A (n_250), .B (n_249), .Y (z[14]));
  OAI22XL g2722__6260(.A0 (n_246), .A1 (n_247), .B0 (n_197), .B1
       (n_198), .Y (n_249));
  CLKXOR2X2 g2723__4319(.A (n_247), .B (n_246), .Y (z[13]));
  CLKXOR2X2 g2725__8428(.A (n_243), .B (n_244), .Y (z[12]));
  AOI22XL g2724__5526(.A0 (n_244), .A1 (n_243), .B0 (n_213), .B1
       (n_212), .Y (n_246));
  CLKXOR2X2 g2727__6783(.A (n_241), .B (n_240), .Y (z[11]));
  OAI22XL g2726__3680(.A0 (n_241), .A1 (n_240), .B0 (n_224), .B1
       (n_223), .Y (n_244));
  CLKXOR2X2 g2729__1617(.A (n_237), .B (n_238), .Y (z[10]));
  AOI22XL g2728__2802(.A0 (n_238), .A1 (n_237), .B0 (n_217), .B1
       (n_218), .Y (n_241));
  OAI22XL g2730__1705(.A0 (n_234), .A1 (n_235), .B0 (n_222), .B1
       (n_221), .Y (n_238));
  CLKXOR2X2 g2731__5122(.A (n_235), .B (n_234), .Y (z[9]));
  CLKXOR2X2 g2733__8246(.A (n_232), .B (n_231), .Y (z[8]));
  AOI22XL g2732__7098(.A0 (n_232), .A1 (n_231), .B0 (n_208), .B1
       (n_209), .Y (n_234));
  CLKXOR2X2 g2735__6131(.A (n_228), .B (n_229), .Y (z[7]));
  OAI22XL g2734__1881(.A0 (n_229), .A1 (n_228), .B0 (n_219), .B1
       (n_220), .Y (n_232));
  CLKXOR2X2 g2737__5115(.A (n_225), .B (n_226), .Y (z[6]));
  AOI22XL g2736__7482(.A0 (n_226), .A1 (n_225), .B0 (n_215), .B1
       (n_216), .Y (n_229));
  MXI2XL g2739__4733(.A (n_224), .B (n_207), .S0 (n_223), .Y (n_240));
  XNOR2X1 g2740__6161(.A (n_222), .B (n_221), .Y (n_235));
  XNOR2X1 g2741__9315(.A (n_220), .B (n_219), .Y (n_228));
  CLKXOR2X1 g2742__9945(.A (n_218), .B (n_217), .Y (n_237));
  MXI2XL g2746__2883(.A (n_174), .B (n_216), .S0 (n_215), .Y (n_226));
  CLKXOR2X2 g2756__2346(.A (n_210), .B (n_211), .Y (z[5]));
  CLKXOR2X1 g2738__1666(.A (n_213), .B (n_212), .Y (n_243));
  OAI22XL g2751__7410(.A0 (n_211), .A1 (n_210), .B0 (n_194), .B1
       (n_193), .Y (n_225));
  MXI2XL g2743__6417(.A (n_192), .B (n_209), .S0 (n_208), .Y (n_231));
  INVXL g2745(.A (n_207), .Y (n_224));
  AOI22XL g2749__5477(.A0 (n_203), .A1 (n_204), .B0 (n_186), .B1
       (n_187), .Y (n_219));
  OAI22XL g2750__2398(.A0 (n_205), .A1 (n_206), .B0 (n_188), .B1
       (n_189), .Y (n_218));
  MXI2XL g2753__5107(.A (n_175), .B (n_201), .S0 (n_202), .Y (n_217));
  MXI2XL g2757__6260(.A (n_206), .B (n_173), .S0 (n_205), .Y (n_222));
  CLKXOR2X1 g2759__4319(.A (n_204), .B (n_203), .Y (n_215));
  OAI22XL g2748__8428(.A0 (n_202), .A1 (n_201), .B0 (n_190), .B1
       (n_191), .Y (n_207));
  AOI22XL g2752__5526(.A0 (n_199), .A1 (n_200), .B0 (n_176), .B1
       (n_177), .Y (n_221));
  XNOR2X1 g2754__6783(.A (n_195), .B (n_196), .Y (n_223));
  CLKXOR2X1 g2758__3680(.A (n_200), .B (n_199), .Y (n_208));
  XNOR2X1 g2744__1617(.A (n_198), .B (n_197), .Y (n_247));
  OAI22XL g2747__2802(.A0 (n_196), .A1 (n_195), .B0 (n_178), .B1
       (n_179), .Y (n_213));
  MXI2XL g2770__1705(.A (n_194), .B (n_185), .S0 (n_193), .Y (n_211));
  AOI21XL g2763__5122(.A0 (n_181), .A1 (n_180), .B0 (n_182), .Y
       (n_220));
  INVXL g2760(.A (n_192), .Y (n_209));
  XNOR2X1 g2764__8246(.A (n_191), .B (n_190), .Y (n_202));
  XNOR2X1 g2766__7098(.A (n_189), .B (n_188), .Y (n_205));
  CLKXOR2X1 g2771__6131(.A (n_187), .B (n_186), .Y (n_203));
  INVXL g2780(.A (n_185), .Y (n_194));
  AOI22XL g2755__1881(.A0 (n_184), .A1 (n_183), .B0 (n_135), .B1
       (n_134), .Y (n_197));
  CLKXOR2X1 g2761__5115(.A (n_184), .B (n_183), .Y (n_212));
  NOR2XL g2765__7482(.A (n_181), .B (n_180), .Y (n_182));
  NAND2BXL g2767__4733(.AN (n_180), .B (n_181), .Y (n_192));
  XNOR2X1 g2762__6161(.A (n_179), .B (n_178), .Y (n_196));
  CLKXOR2X1 g2768__9315(.A (n_177), .B (n_176), .Y (n_199));
  OAI21XL g2788__9945(.A0 (n_159), .A1 (n_160), .B0 (n_161), .Y
       (n_185));
  INVXL g2776(.A (n_175), .Y (n_201));
  OAI22XL g2778__2883(.A0 (n_167), .A1 (n_168), .B0 (n_148), .B1
       (n_147), .Y (n_175));
  OAI22XL g2775__2346(.A0 (n_165), .A1 (n_166), .B0 (n_152), .B1
       (n_151), .Y (n_200));
  INVXL g2781(.A (n_174), .Y (n_216));
  INVXL g2777(.A (n_173), .Y (n_206));
  OAI22XL g2774__1666(.A0 (n_172), .A1 (n_171), .B0 (n_150), .B1
       (n_149), .Y (n_181));
  CLKXOR2X1 g2787__7410(.A (n_172), .B (n_171), .Y (n_186));
  AOI22XL g2772__6417(.A0 (n_169), .A1 (n_170), .B0 (n_153), .B1
       (n_154), .Y (n_195));
  XNOR2X1 g2783__5477(.A (n_170), .B (n_169), .Y (n_190));
  XNOR2X1 g2789__2398(.A (n_168), .B (n_167), .Y (n_188));
  XNOR2X1 g2786__5107(.A (n_166), .B (n_165), .Y (n_180));
  CLKXOR2X2 g2782__6260(.A (n_162), .B (n_163), .Y (z[4]));
  OAI22XL g2779__4319(.A0 (n_157), .A1 (n_158), .B0 (n_138), .B1
       (n_139), .Y (n_173));
  AOI22XL g2773__8428(.A0 (n_163), .A1 (n_162), .B0 (n_142), .B1
       (n_143), .Y (n_210));
  XNOR2X1 g2784__5526(.A (n_155), .B (n_156), .Y (n_178));
  NAND2XL g2790__6783(.A (n_160), .B (n_159), .Y (n_161));
  NAND2BXL g2791__3680(.AN (n_159), .B (n_160), .Y (n_174));
  CLKXOR2X1 g2785__1617(.A (n_158), .B (n_157), .Y (n_176));
  OAI22XL g2769__2802(.A0 (n_156), .A1 (n_155), .B0 (n_140), .B1
       (n_141), .Y (n_184));
  OAI22XL g2792__1705(.A0 (n_146), .A1 (n_145), .B0 (n_28), .B1 (n_29),
       .Y (n_204));
  MXI2XL g2793__5122(.A (n_131), .B (n_154), .S0 (n_153), .Y (n_169));
  MXI2XL g2797__8246(.A (n_152), .B (n_130), .S0 (n_151), .Y (n_165));
  MXI2XL g2798__7098(.A (n_150), .B (n_127), .S0 (n_149), .Y (n_172));
  MXI2XL g2801__6131(.A (n_148), .B (n_129), .S0 (n_147), .Y (n_167));
  MXI2XL g2800__1881(.A (n_146), .B (n_128), .S0 (n_145), .Y (n_159));
  CLKXOR2X2 g2799__5115(.A (n_137), .B (n_136), .Y (z[3]));
  CLKXOR2X1 g2794__7482(.A (n_143), .B (n_142), .Y (n_163));
  XNOR2X1 g2795__4733(.A (n_141), .B (n_140), .Y (n_156));
  MXI2XL g2796__6161(.A (n_139), .B (n_108), .S0 (n_138), .Y (n_157));
  AND2X1 g2802__9315(.A (n_137), .B (n_136), .Y (n_162));
  CLKXOR2X1 g2803__9945(.A (n_135), .B (n_134), .Y (n_183));
  MXI2XL g2804__2883(.A (n_2), .B (n_133), .S0 (n_132), .Y (n_250));
  INVXL g2808(.A (n_131), .Y (n_154));
  INVXL g2817(.A (n_130), .Y (n_152));
  INVXL g2816(.A (n_129), .Y (n_148));
  INVXL g2815(.A (n_128), .Y (n_146));
  INVXL g2818(.A (n_127), .Y (n_150));
  AOI22XL g2810__2346(.A0 (n_113), .A1 (n_114), .B0 (n_87), .B1 (n_88),
       .Y (n_158));
  CLKXOR2X1 g2828__1666(.A (n_123), .B (n_124), .Y (n_142));
  MXI2XL g2829__7410(.A (n_46), .B (n_119), .S0 (n_120), .Y (n_136));
  XNOR2X1 g2830__6417(.A (n_125), .B (n_126), .Y (n_138));
  AOI22XL g2805__5477(.A0 (n_117), .A1 (n_118), .B0 (n_91), .B1 (n_92),
       .Y (n_140));
  AOI22XL g2806__2398(.A0 (n_111), .A1 (n_112), .B0 (n_99), .B1
       (n_100), .Y (n_166));
  AOI22XL g2807__5107(.A0 (n_126), .A1 (n_125), .B0 (n_85), .B1 (n_86),
       .Y (n_168));
  AOI22XL g2809__6260(.A0 (n_124), .A1 (n_123), .B0 (n_89), .B1 (n_90),
       .Y (n_193));
  MXI2XL g2826__4319(.A (n_45), .B (n_121), .S0 (n_122), .Y (n_128));
  CLKXOR2X1 g2824__8428(.A (n_109), .B (n_110), .Y (n_129));
  OAI22XL g2812__5526(.A0 (n_115), .A1 (n_116), .B0 (n_95), .B1 (n_96),
       .Y (n_177));
  OAI22XL g2813__6783(.A0 (n_122), .A1 (n_121), .B0 (n_81), .B1 (n_82),
       .Y (n_187));
  OAI22XL g2814__3680(.A0 (n_120), .A1 (n_119), .B0 (n_83), .B1 (n_84),
       .Y (n_143));
  CLKXOR2X1 g2819__1617(.A (n_118), .B (n_117), .Y (n_153));
  MXI2XL g2821__2802(.A (n_116), .B (n_44), .S0 (n_115), .Y (n_151));
  CLKXOR2X1 g2822__1705(.A (n_114), .B (n_113), .Y (n_130));
  CLKXOR2X1 g2823__5122(.A (n_112), .B (n_111), .Y (n_127));
  AOI22XL g2811__8246(.A0 (n_110), .A1 (n_109), .B0 (n_93), .B1 (n_94),
       .Y (n_131));
  INVXL g2831(.A (n_108), .Y (n_139));
  MXI2XL g2834__7098(.A (n_103), .B (n_75), .S0 (n_102), .Y (n_141));
  OAI22XL g2827__6131(.A0 (n_105), .A1 (n_104), .B0 (n_22), .B1 (n_23),
       .Y (n_132));
  MXI2XL g2835__1881(.A (n_107), .B (n_76), .S0 (n_106), .Y (n_147));
  OAI22XL g2820__5115(.A0 (n_107), .A1 (n_106), .B0 (n_40), .B1 (n_41),
       .Y (n_170));
  MXI2XL g2833__7482(.A (n_105), .B (n_77), .S0 (n_104), .Y (n_198));
  OAI21XL g2836__4733(.A0 (n_78), .A1 (n_79), .B0 (n_80), .Y (n_108));
  OAI22XL g2825__6161(.A0 (n_103), .A1 (n_102), .B0 (n_30), .B1 (n_31),
       .Y (n_135));
  CLKXOR2X2 g2843__9315(.A (n_98), .B (n_97), .Y (z[2]));
  MXI2XL g2838__9945(.A (n_1), .B (n_100), .S0 (n_99), .Y (n_111));
  OAI22XL g2832__2883(.A0 (n_98), .A1 (n_97), .B0 (n_61), .B1 (n_62),
       .Y (n_137));
  XNOR2X1 g2839__2346(.A (n_96), .B (n_95), .Y (n_115));
  MXI2XL g2840__1666(.A (n_4), .B (n_94), .S0 (n_93), .Y (n_110));
  MXI2XL g2841__7410(.A (n_5), .B (n_92), .S0 (n_91), .Y (n_117));
  MXI2XL g2844__6417(.A (n_49), .B (n_90), .S0 (n_89), .Y (n_124));
  MXI2XL g2845__5477(.A (n_3), .B (n_88), .S0 (n_87), .Y (n_113));
  MXI2XL g2846__2398(.A (n_6), .B (n_86), .S0 (n_85), .Y (n_126));
  XNOR2X1 g2847__5107(.A (n_84), .B (n_83), .Y (n_120));
  XNOR2X1 g2848__6260(.A (n_82), .B (n_81), .Y (n_122));
  NAND2XL g2837__4319(.A (n_79), .B (n_78), .Y (n_80));
  NAND2BXL g2842__8428(.AN (n_78), .B (n_79), .Y (n_189));
  INVXL g2850(.A (n_77), .Y (n_105));
  INVXL g2849(.A (n_76), .Y (n_107));
  INVXL g2856(.A (n_75), .Y (n_103));
  OAI22XL g2857__5526(.A0 (n_69), .A1 (n_70), .B0 (n_32), .B1 (n_33),
       .Y (n_75));
  OAI22XL g2852__6783(.A0 (n_67), .A1 (n_68), .B0 (n_20), .B1 (n_21),
       .Y (n_77));
  OAI22XL g2853__3680(.A0 (n_65), .A1 (n_66), .B0 (n_18), .B1 (n_19),
       .Y (n_114));
  OAI22XL g2854__1617(.A0 (n_55), .A1 (n_56), .B0 (n_36), .B1 (n_37),
       .Y (n_118));
  OAI22XL g2855__2802(.A0 (n_73), .A1 (n_74), .B0 (n_47), .B1 (n_48),
       .Y (n_112));
  OAI22XL g2851__1705(.A0 (n_51), .A1 (n_52), .B0 (n_24), .B1 (n_25),
       .Y (n_76));
  OAI22XL g2858__5122(.A0 (n_63), .A1 (n_64), .B0 (n_34), .B1 (n_35),
       .Y (n_125));
  OAI22XL g2859__8246(.A0 (n_53), .A1 (n_54), .B0 (n_16), .B1 (n_17),
       .Y (n_123));
  OAI22XL g2862__7098(.A0 (n_59), .A1 (n_60), .B0 (n_42), .B1 (n_43),
       .Y (n_109));
  OAI22XL g2861__6131(.A0 (n_57), .A1 (n_58), .B0 (n_26), .B1 (n_27),
       .Y (n_160));
  OAI22XL g2860__1881(.A0 (n_71), .A1 (n_72), .B0 (n_38), .B1 (n_39),
       .Y (n_79));
  XNOR2X1 g2869__5115(.A (n_74), .B (n_73), .Y (n_81));
  XNOR2X1 g2864__7482(.A (n_72), .B (n_71), .Y (n_95));
  CLKXOR2X1 g2865__4733(.A (n_70), .B (n_69), .Y (n_91));
  CLKXOR2X1 g2866__6161(.A (n_68), .B (n_67), .Y (n_134));
  CLKXOR2X1 g2867__9315(.A (n_66), .B (n_65), .Y (n_99));
  CLKXOR2X1 g2868__9945(.A (n_64), .B (n_63), .Y (n_87));
  XNOR2X1 g2874__2883(.A (n_62), .B (n_61), .Y (n_98));
  CLKXOR2X1 g2870__2346(.A (n_60), .B (n_59), .Y (n_85));
  CLKXOR2X1 g2871__1666(.A (n_58), .B (n_57), .Y (n_89));
  CLKXOR2X1 g2872__7410(.A (n_56), .B (n_55), .Y (n_93));
  XNOR2X1 g2873__6417(.A (n_54), .B (n_53), .Y (n_83));
  XNOR2X1 g2863__5477(.A (n_52), .B (n_51), .Y (n_78));
  AND2X2 g2879__2398(.A (n_13), .B (n_97), .Y (z[1]));
  INVXL g2876(.A (n_49), .Y (n_90));
  XNOR2X1 g2883__5107(.A (n_48), .B (n_47), .Y (n_73));
  INVXL g2875(.A (n_46), .Y (n_119));
  INVXL g2877(.A (n_45), .Y (n_121));
  INVXL g2878(.A (n_44), .Y (n_116));
  XNOR2X1 g2881__6260(.A (n_43), .B (n_42), .Y (n_59));
  XNOR2X1 g2882__4319(.A (n_41), .B (n_40), .Y (n_106));
  XNOR2X1 g2880__8428(.A (n_39), .B (n_38), .Y (n_71));
  XNOR2X1 g2884__5526(.A (n_37), .B (n_36), .Y (n_55));
  XNOR2X1 g2885__6783(.A (n_15), .B (n_14), .Y (n_171));
  XNOR2X1 g2886__3680(.A (n_35), .B (n_34), .Y (n_63));
  XNOR2X1 g2892__1617(.A (n_33), .B (n_32), .Y (n_69));
  XNOR2X1 g2888__2802(.A (n_31), .B (n_30), .Y (n_102));
  XNOR2X1 g2889__1705(.A (n_29), .B (n_28), .Y (n_145));
  XNOR2X1 g2890__5122(.A (n_8), .B (n_7), .Y (n_61));
  XNOR2X1 g2891__8246(.A (n_27), .B (n_26), .Y (n_57));
  XNOR2X1 g2887__7098(.A (n_25), .B (n_24), .Y (n_51));
  XNOR2X1 g2893__6131(.A (n_10), .B (n_9), .Y (n_49));
  XNOR2X1 g2894__1881(.A (n_23), .B (n_22), .Y (n_104));
  XNOR2X1 g2895__5115(.A (n_21), .B (n_20), .Y (n_67));
  XNOR2X1 g2896__7482(.A (n_19), .B (n_18), .Y (n_65));
  XNOR2X1 g2897__4733(.A (n_17), .B (n_16), .Y (n_53));
  NOR2XL g2899__6161(.A (n_15), .B (n_14), .Y (n_44));
  OR2X1 g2902__9315(.A (n_11), .B (n_12), .Y (n_97));
  NAND2XL g2898__9945(.A (n_12), .B (n_11), .Y (n_13));
  NOR2XL g2901__2883(.A (n_10), .B (n_9), .Y (n_45));
  NOR2XL g2900__2346(.A (n_8), .B (n_7), .Y (n_46));
  INVXL g2940(.A (n_6), .Y (n_86));
  INVXL g2939(.A (n_5), .Y (n_92));
  INVXL g2904(.A (n_4), .Y (n_94));
  INVXL g2903(.A (n_3), .Y (n_88));
  INVXL g2905(.A (n_2), .Y (n_133));
  INVXL g2938(.A (n_1), .Y (n_100));
  AND2X2 g2906__1666(.A (b[0]), .B (a[0]), .Y (z[0]));
  NAND2XL g2936__7410(.A (b[1]), .B (a[1]), .Y (n_8));
  NAND2XL g2932__6417(.A (b[2]), .B (a[4]), .Y (n_66));
  NAND2XL g2967__5477(.A (b[6]), .B (a[5]), .Y (n_179));
  NAND2XL g2968__2398(.A (b[5]), .B (a[5]), .Y (n_70));
  NAND2XL g2953__5107(.A (b[4]), .B (a[5]), .Y (n_56));
  NAND2XL g2958__6260(.A (b[6]), .B (a[4]), .Y (n_5));
  NAND2XL g2952__4319(.A (b[3]), .B (a[2]), .Y (n_82));
  NAND2XL g2960__8428(.A (b[2]), .B (a[3]), .Y (n_74));
  NAND2XL g2949__5526(.A (b[2]), .B (a[1]), .Y (n_54));
  NAND2XL g2972__6783(.A (b[6]), .B (a[2]), .Y (n_25));
  NAND2XL g2941__3680(.A (b[0]), .B (a[1]), .Y (n_12));
  NAND2XL g2943__1617(.A (b[1]), .B (a[6]), .Y (n_35));
  NAND2XL g2930__2802(.A (b[0]), .B (a[3]), .Y (n_16));
  NAND2XL g2907__1705(.A (b[1]), .B (a[0]), .Y (n_11));
  NAND2XL g2919__5122(.A (b[0]), .B (a[5]), .Y (n_47));
  NAND2XL g2956__8246(.A (b[0]), .B (a[4]), .Y (n_9));
  NAND2XL g2920__7098(.A (b[7]), .B (a[4]), .Y (n_155));
  NAND2XL g2963__6131(.A (b[0]), .B (a[7]), .Y (n_34));
  NAND2XL g2935__1881(.A (b[2]), .B (a[0]), .Y (n_62));
  NAND2XL g2947__5115(.A (b[2]), .B (a[6]), .Y (n_43));
  NAND2XL g2908__7482(.A (b[4]), .B (a[7]), .Y (n_30));
  NAND2XL g2962__4733(.A (b[4]), .B (a[4]), .Y (n_6));
  NAND2XL g2945__6161(.A (b[0]), .B (a[2]), .Y (n_7));
  NAND2XL g2916__9315(.A (b[3]), .B (a[1]), .Y (n_27));
  NAND2XL g2926__9945(.A (b[6]), .B (a[0]), .Y (n_149));
  NAND2XL g2912__2883(.A (b[4]), .B (a[0]), .Y (n_58));
  NAND2XL g2970__2346(.A (b[6]), .B (a[7]), .Y (n_22));
  NAND2XL g2921__1666(.A (b[7]), .B (a[5]), .Y (n_21));
  NAND2XL g2942__7410(.A (b[7]), .B (a[3]), .Y (n_191));
  NAND2XL g2966__6417(.A (b[5]), .B (a[2]), .Y (n_39));
  NAND2XL g2951__5477(.A (b[3]), .B (a[3]), .Y (n_1));
  NAND2XL g2914__2398(.A (b[1]), .B (a[3]), .Y (n_10));
  NAND2XL g2944__5107(.A (b[7]), .B (a[6]), .Y (n_23));
  NAND2XL g2911__6260(.A (b[4]), .B (a[6]), .Y (n_33));
  NAND2XL g2971__4319(.A (b[3]), .B (a[7]), .Y (n_32));
  NAND2XL g2937__8428(.A (b[1]), .B (a[7]), .Y (n_42));
  NAND2XL g2969__5526(.A (b[6]), .B (a[3]), .Y (n_40));
  NAND2XL g2927__6783(.A (b[3]), .B (a[6]), .Y (n_37));
  NAND2XL g2924__3680(.A (b[5]), .B (a[0]), .Y (n_29));
  NAND2XL g2933__1617(.A (b[7]), .B (a[7]), .Y (n_2));
  NAND2XL g2954__2802(.A (b[3]), .B (a[5]), .Y (n_60));
  NAND2XL g2934__1705(.A (b[2]), .B (a[5]), .Y (n_64));
  NAND2XL g2922__5122(.A (b[5]), .B (a[7]), .Y (n_68));
  NAND2XL g2928__8246(.A (b[2]), .B (a[2]), .Y (n_26));
  NAND2XL g2964__7098(.A (b[1]), .B (a[5]), .Y (n_19));
  NAND2XL g2955__6131(.A (b[3]), .B (a[0]), .Y (n_84));
  NAND2XL g2917__1881(.A (b[5]), .B (a[4]), .Y (n_4));
  NAND2XL g2915__5115(.A (b[4]), .B (a[3]), .Y (n_38));
  NAND2XL g2931__7482(.A (b[1]), .B (a[4]), .Y (n_48));
  NAND2XL g2959__4733(.A (b[7]), .B (a[2]), .Y (n_41));
  NAND2XL g2950__6161(.A (b[2]), .B (a[7]), .Y (n_36));
  NAND2XL g2909__9315(.A (b[7]), .B (a[1]), .Y (n_52));
  NAND2XL g2910__9945(.A (b[3]), .B (a[4]), .Y (n_3));
  NAND2XL g2923__2883(.A (b[6]), .B (a[6]), .Y (n_20));
  NAND2XL g2913__2346(.A (b[7]), .B (a[0]), .Y (n_96));
  NAND2XL g2957__1666(.A (b[5]), .B (a[6]), .Y (n_31));
  NAND2XL g2961__7410(.A (b[6]), .B (a[1]), .Y (n_72));
  NAND2XL g2965__6417(.A (b[5]), .B (a[1]), .Y (n_15));
  NAND2XL g2925__5477(.A (b[1]), .B (a[2]), .Y (n_17));
  NAND2XL g2929__2398(.A (b[5]), .B (a[3]), .Y (n_24));
  NAND2XL g2918__5107(.A (b[4]), .B (a[2]), .Y (n_14));
  NAND2XL g2946__6260(.A (b[0]), .B (a[6]), .Y (n_18));
  NAND2XL g2948__4319(.A (b[4]), .B (a[1]), .Y (n_28));
endmodule

@file(exic1.tcl) 29: 			syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DA_8' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_iopt                  1395        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1395        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         3  (        0 /        0 )  0.01
       gcomp_mog        23  (        0 /        0 )  0.04
       glob_area        21  (        0 /       21 )  0.00
       area_down        15  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1395        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DA_8'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(exic1.tcl) 30: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 15:28:52 IST (Sep  3 2024 09:58:52 UTC)

// Verification Directory fv/DA_8 

module DA_8(a, b, z);
  input [7:0] a, b;
  output [15:0] z;
  wire [7:0] a, b;
  wire [15:0] z;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, n_81;
  wire n_82, n_83, n_84, n_85, n_86, n_87, n_88, n_89;
  wire n_90, n_91, n_92, n_93, n_94, n_95, n_96, n_97;
  wire n_98, n_99, n_100, n_102, n_103, n_104, n_105, n_106;
  wire n_107, n_108, n_109, n_110, n_111, n_112, n_113, n_114;
  wire n_115, n_116, n_117, n_118, n_119, n_120, n_121, n_122;
  wire n_123, n_124, n_125, n_126, n_127, n_128, n_129, n_130;
  wire n_131, n_132, n_133, n_134, n_135, n_136, n_137, n_138;
  wire n_139, n_140, n_141, n_142, n_143, n_145, n_146, n_147;
  wire n_148, n_149, n_150, n_151, n_152, n_153, n_154, n_155;
  wire n_156, n_157, n_158, n_159, n_160, n_161, n_162, n_163;
  wire n_165, n_166, n_167, n_168, n_169, n_170, n_171, n_172;
  wire n_173, n_174, n_175, n_176, n_177, n_178, n_179, n_180;
  wire n_181, n_182, n_183, n_184, n_185, n_186, n_187, n_188;
  wire n_189, n_190, n_191, n_192, n_193, n_194, n_195, n_196;
  wire n_197, n_198, n_199, n_200, n_201, n_202, n_203, n_204;
  wire n_205, n_206, n_207, n_208, n_209, n_210, n_211, n_212;
  wire n_213, n_215, n_216, n_217, n_218, n_219, n_220, n_221;
  wire n_222, n_223, n_224, n_225, n_226, n_228, n_229, n_231;
  wire n_232, n_234, n_235, n_237, n_238, n_240, n_241, n_243;
  wire n_244, n_246, n_247, n_249, n_250;
  AO22X2 g2720__2398(.A0 (n_250), .A1 (n_249), .B0 (n_133), .B1
       (n_132), .Y (z[15]));
  CLKXOR2X2 g2721__5107(.A (n_250), .B (n_249), .Y (z[14]));
  OAI22XL g2722__6260(.A0 (n_246), .A1 (n_247), .B0 (n_197), .B1
       (n_198), .Y (n_249));
  CLKXOR2X2 g2723__4319(.A (n_247), .B (n_246), .Y (z[13]));
  CLKXOR2X2 g2725__8428(.A (n_243), .B (n_244), .Y (z[12]));
  AOI22XL g2724__5526(.A0 (n_244), .A1 (n_243), .B0 (n_213), .B1
       (n_212), .Y (n_246));
  CLKXOR2X2 g2727__6783(.A (n_241), .B (n_240), .Y (z[11]));
  OAI22XL g2726__3680(.A0 (n_241), .A1 (n_240), .B0 (n_224), .B1
       (n_223), .Y (n_244));
  CLKXOR2X2 g2729__1617(.A (n_237), .B (n_238), .Y (z[10]));
  AOI22XL g2728__2802(.A0 (n_238), .A1 (n_237), .B0 (n_217), .B1
       (n_218), .Y (n_241));
  OAI22XL g2730__1705(.A0 (n_234), .A1 (n_235), .B0 (n_222), .B1
       (n_221), .Y (n_238));
  CLKXOR2X2 g2731__5122(.A (n_235), .B (n_234), .Y (z[9]));
  CLKXOR2X2 g2733__8246(.A (n_232), .B (n_231), .Y (z[8]));
  AOI22XL g2732__7098(.A0 (n_232), .A1 (n_231), .B0 (n_208), .B1
       (n_209), .Y (n_234));
  CLKXOR2X2 g2735__6131(.A (n_228), .B (n_229), .Y (z[7]));
  OAI22XL g2734__1881(.A0 (n_229), .A1 (n_228), .B0 (n_219), .B1
       (n_220), .Y (n_232));
  CLKXOR2X2 g2737__5115(.A (n_225), .B (n_226), .Y (z[6]));
  AOI22XL g2736__7482(.A0 (n_226), .A1 (n_225), .B0 (n_215), .B1
       (n_216), .Y (n_229));
  MXI2XL g2739__4733(.A (n_224), .B (n_207), .S0 (n_223), .Y (n_240));
  XNOR2X1 g2740__6161(.A (n_222), .B (n_221), .Y (n_235));
  XNOR2X1 g2741__9315(.A (n_220), .B (n_219), .Y (n_228));
  CLKXOR2X1 g2742__9945(.A (n_218), .B (n_217), .Y (n_237));
  MXI2XL g2746__2883(.A (n_174), .B (n_216), .S0 (n_215), .Y (n_226));
  CLKXOR2X2 g2756__2346(.A (n_210), .B (n_211), .Y (z[5]));
  CLKXOR2X1 g2738__1666(.A (n_213), .B (n_212), .Y (n_243));
  OAI22XL g2751__7410(.A0 (n_211), .A1 (n_210), .B0 (n_194), .B1
       (n_193), .Y (n_225));
  MXI2XL g2743__6417(.A (n_192), .B (n_209), .S0 (n_208), .Y (n_231));
  INVXL g2745(.A (n_207), .Y (n_224));
  AOI22XL g2749__5477(.A0 (n_203), .A1 (n_204), .B0 (n_186), .B1
       (n_187), .Y (n_219));
  OAI22XL g2750__2398(.A0 (n_205), .A1 (n_206), .B0 (n_188), .B1
       (n_189), .Y (n_218));
  MXI2XL g2753__5107(.A (n_175), .B (n_201), .S0 (n_202), .Y (n_217));
  MXI2XL g2757__6260(.A (n_206), .B (n_173), .S0 (n_205), .Y (n_222));
  CLKXOR2X1 g2759__4319(.A (n_204), .B (n_203), .Y (n_215));
  OAI22XL g2748__8428(.A0 (n_202), .A1 (n_201), .B0 (n_190), .B1
       (n_191), .Y (n_207));
  AOI22XL g2752__5526(.A0 (n_199), .A1 (n_200), .B0 (n_176), .B1
       (n_177), .Y (n_221));
  XNOR2X1 g2754__6783(.A (n_195), .B (n_196), .Y (n_223));
  CLKXOR2X1 g2758__3680(.A (n_200), .B (n_199), .Y (n_208));
  XNOR2X1 g2744__1617(.A (n_198), .B (n_197), .Y (n_247));
  OAI22XL g2747__2802(.A0 (n_196), .A1 (n_195), .B0 (n_178), .B1
       (n_179), .Y (n_213));
  MXI2XL g2770__1705(.A (n_194), .B (n_185), .S0 (n_193), .Y (n_211));
  AOI21XL g2763__5122(.A0 (n_181), .A1 (n_180), .B0 (n_182), .Y
       (n_220));
  INVXL g2760(.A (n_192), .Y (n_209));
  XNOR2X1 g2764__8246(.A (n_191), .B (n_190), .Y (n_202));
  XNOR2X1 g2766__7098(.A (n_189), .B (n_188), .Y (n_205));
  CLKXOR2X1 g2771__6131(.A (n_187), .B (n_186), .Y (n_203));
  INVXL g2780(.A (n_185), .Y (n_194));
  AOI22XL g2755__1881(.A0 (n_184), .A1 (n_183), .B0 (n_135), .B1
       (n_134), .Y (n_197));
  CLKXOR2X1 g2761__5115(.A (n_184), .B (n_183), .Y (n_212));
  NOR2XL g2765__7482(.A (n_181), .B (n_180), .Y (n_182));
  NAND2BXL g2767__4733(.AN (n_180), .B (n_181), .Y (n_192));
  XNOR2X1 g2762__6161(.A (n_179), .B (n_178), .Y (n_196));
  CLKXOR2X1 g2768__9315(.A (n_177), .B (n_176), .Y (n_199));
  OAI21XL g2788__9945(.A0 (n_159), .A1 (n_160), .B0 (n_161), .Y
       (n_185));
  INVXL g2776(.A (n_175), .Y (n_201));
  OAI22XL g2778__2883(.A0 (n_167), .A1 (n_168), .B0 (n_148), .B1
       (n_147), .Y (n_175));
  OAI22XL g2775__2346(.A0 (n_165), .A1 (n_166), .B0 (n_152), .B1
       (n_151), .Y (n_200));
  INVXL g2781(.A (n_174), .Y (n_216));
  INVXL g2777(.A (n_173), .Y (n_206));
  OAI22XL g2774__1666(.A0 (n_172), .A1 (n_171), .B0 (n_150), .B1
       (n_149), .Y (n_181));
  CLKXOR2X1 g2787__7410(.A (n_172), .B (n_171), .Y (n_186));
  AOI22XL g2772__6417(.A0 (n_169), .A1 (n_170), .B0 (n_153), .B1
       (n_154), .Y (n_195));
  XNOR2X1 g2783__5477(.A (n_170), .B (n_169), .Y (n_190));
  XNOR2X1 g2789__2398(.A (n_168), .B (n_167), .Y (n_188));
  XNOR2X1 g2786__5107(.A (n_166), .B (n_165), .Y (n_180));
  CLKXOR2X2 g2782__6260(.A (n_162), .B (n_163), .Y (z[4]));
  OAI22XL g2779__4319(.A0 (n_157), .A1 (n_158), .B0 (n_138), .B1
       (n_139), .Y (n_173));
  AOI22XL g2773__8428(.A0 (n_163), .A1 (n_162), .B0 (n_142), .B1
       (n_143), .Y (n_210));
  XNOR2X1 g2784__5526(.A (n_155), .B (n_156), .Y (n_178));
  NAND2XL g2790__6783(.A (n_160), .B (n_159), .Y (n_161));
  NAND2BXL g2791__3680(.AN (n_159), .B (n_160), .Y (n_174));
  CLKXOR2X1 g2785__1617(.A (n_158), .B (n_157), .Y (n_176));
  OAI22XL g2769__2802(.A0 (n_156), .A1 (n_155), .B0 (n_140), .B1
       (n_141), .Y (n_184));
  OAI22XL g2792__1705(.A0 (n_146), .A1 (n_145), .B0 (n_28), .B1 (n_29),
       .Y (n_204));
  MXI2XL g2793__5122(.A (n_131), .B (n_154), .S0 (n_153), .Y (n_169));
  MXI2XL g2797__8246(.A (n_152), .B (n_130), .S0 (n_151), .Y (n_165));
  MXI2XL g2798__7098(.A (n_150), .B (n_127), .S0 (n_149), .Y (n_172));
  MXI2XL g2801__6131(.A (n_148), .B (n_129), .S0 (n_147), .Y (n_167));
  MXI2XL g2800__1881(.A (n_146), .B (n_128), .S0 (n_145), .Y (n_159));
  CLKXOR2X2 g2799__5115(.A (n_137), .B (n_136), .Y (z[3]));
  CLKXOR2X1 g2794__7482(.A (n_143), .B (n_142), .Y (n_163));
  XNOR2X1 g2795__4733(.A (n_141), .B (n_140), .Y (n_156));
  MXI2XL g2796__6161(.A (n_139), .B (n_108), .S0 (n_138), .Y (n_157));
  AND2X1 g2802__9315(.A (n_137), .B (n_136), .Y (n_162));
  CLKXOR2X1 g2803__9945(.A (n_135), .B (n_134), .Y (n_183));
  MXI2XL g2804__2883(.A (n_2), .B (n_133), .S0 (n_132), .Y (n_250));
  INVXL g2808(.A (n_131), .Y (n_154));
  INVXL g2817(.A (n_130), .Y (n_152));
  INVXL g2816(.A (n_129), .Y (n_148));
  INVXL g2815(.A (n_128), .Y (n_146));
  INVXL g2818(.A (n_127), .Y (n_150));
  AOI22XL g2810__2346(.A0 (n_113), .A1 (n_114), .B0 (n_87), .B1 (n_88),
       .Y (n_158));
  CLKXOR2X1 g2828__1666(.A (n_123), .B (n_124), .Y (n_142));
  MXI2XL g2829__7410(.A (n_46), .B (n_119), .S0 (n_120), .Y (n_136));
  XNOR2X1 g2830__6417(.A (n_125), .B (n_126), .Y (n_138));
  AOI22XL g2805__5477(.A0 (n_117), .A1 (n_118), .B0 (n_91), .B1 (n_92),
       .Y (n_140));
  AOI22XL g2806__2398(.A0 (n_111), .A1 (n_112), .B0 (n_99), .B1
       (n_100), .Y (n_166));
  AOI22XL g2807__5107(.A0 (n_126), .A1 (n_125), .B0 (n_85), .B1 (n_86),
       .Y (n_168));
  AOI22XL g2809__6260(.A0 (n_124), .A1 (n_123), .B0 (n_89), .B1 (n_90),
       .Y (n_193));
  MXI2XL g2826__4319(.A (n_45), .B (n_121), .S0 (n_122), .Y (n_128));
  CLKXOR2X1 g2824__8428(.A (n_109), .B (n_110), .Y (n_129));
  OAI22XL g2812__5526(.A0 (n_115), .A1 (n_116), .B0 (n_95), .B1 (n_96),
       .Y (n_177));
  OAI22XL g2813__6783(.A0 (n_122), .A1 (n_121), .B0 (n_81), .B1 (n_82),
       .Y (n_187));
  OAI22XL g2814__3680(.A0 (n_120), .A1 (n_119), .B0 (n_83), .B1 (n_84),
       .Y (n_143));
  CLKXOR2X1 g2819__1617(.A (n_118), .B (n_117), .Y (n_153));
  MXI2XL g2821__2802(.A (n_116), .B (n_44), .S0 (n_115), .Y (n_151));
  CLKXOR2X1 g2822__1705(.A (n_114), .B (n_113), .Y (n_130));
  CLKXOR2X1 g2823__5122(.A (n_112), .B (n_111), .Y (n_127));
  AOI22XL g2811__8246(.A0 (n_110), .A1 (n_109), .B0 (n_93), .B1 (n_94),
       .Y (n_131));
  INVXL g2831(.A (n_108), .Y (n_139));
  MXI2XL g2834__7098(.A (n_103), .B (n_75), .S0 (n_102), .Y (n_141));
  OAI22XL g2827__6131(.A0 (n_105), .A1 (n_104), .B0 (n_22), .B1 (n_23),
       .Y (n_132));
  MXI2XL g2835__1881(.A (n_107), .B (n_76), .S0 (n_106), .Y (n_147));
  OAI22XL g2820__5115(.A0 (n_107), .A1 (n_106), .B0 (n_40), .B1 (n_41),
       .Y (n_170));
  MXI2XL g2833__7482(.A (n_105), .B (n_77), .S0 (n_104), .Y (n_198));
  OAI21XL g2836__4733(.A0 (n_78), .A1 (n_79), .B0 (n_80), .Y (n_108));
  OAI22XL g2825__6161(.A0 (n_103), .A1 (n_102), .B0 (n_30), .B1 (n_31),
       .Y (n_135));
  CLKXOR2X2 g2843__9315(.A (n_98), .B (n_97), .Y (z[2]));
  MXI2XL g2838__9945(.A (n_1), .B (n_100), .S0 (n_99), .Y (n_111));
  OAI22XL g2832__2883(.A0 (n_98), .A1 (n_97), .B0 (n_61), .B1 (n_62),
       .Y (n_137));
  XNOR2X1 g2839__2346(.A (n_96), .B (n_95), .Y (n_115));
  MXI2XL g2840__1666(.A (n_4), .B (n_94), .S0 (n_93), .Y (n_110));
  MXI2XL g2841__7410(.A (n_5), .B (n_92), .S0 (n_91), .Y (n_117));
  MXI2XL g2844__6417(.A (n_49), .B (n_90), .S0 (n_89), .Y (n_124));
  MXI2XL g2845__5477(.A (n_3), .B (n_88), .S0 (n_87), .Y (n_113));
  MXI2XL g2846__2398(.A (n_6), .B (n_86), .S0 (n_85), .Y (n_126));
  XNOR2X1 g2847__5107(.A (n_84), .B (n_83), .Y (n_120));
  XNOR2X1 g2848__6260(.A (n_82), .B (n_81), .Y (n_122));
  NAND2XL g2837__4319(.A (n_79), .B (n_78), .Y (n_80));
  NAND2BXL g2842__8428(.AN (n_78), .B (n_79), .Y (n_189));
  INVXL g2850(.A (n_77), .Y (n_105));
  INVXL g2849(.A (n_76), .Y (n_107));
  INVXL g2856(.A (n_75), .Y (n_103));
  OAI22XL g2857__5526(.A0 (n_69), .A1 (n_70), .B0 (n_32), .B1 (n_33),
       .Y (n_75));
  OAI22XL g2852__6783(.A0 (n_67), .A1 (n_68), .B0 (n_20), .B1 (n_21),
       .Y (n_77));
  OAI22XL g2853__3680(.A0 (n_65), .A1 (n_66), .B0 (n_18), .B1 (n_19),
       .Y (n_114));
  OAI22XL g2854__1617(.A0 (n_55), .A1 (n_56), .B0 (n_36), .B1 (n_37),
       .Y (n_118));
  OAI22XL g2855__2802(.A0 (n_73), .A1 (n_74), .B0 (n_47), .B1 (n_48),
       .Y (n_112));
  OAI22XL g2851__1705(.A0 (n_51), .A1 (n_52), .B0 (n_24), .B1 (n_25),
       .Y (n_76));
  OAI22XL g2858__5122(.A0 (n_63), .A1 (n_64), .B0 (n_34), .B1 (n_35),
       .Y (n_125));
  OAI22XL g2859__8246(.A0 (n_53), .A1 (n_54), .B0 (n_16), .B1 (n_17),
       .Y (n_123));
  OAI22XL g2862__7098(.A0 (n_59), .A1 (n_60), .B0 (n_42), .B1 (n_43),
       .Y (n_109));
  OAI22XL g2861__6131(.A0 (n_57), .A1 (n_58), .B0 (n_26), .B1 (n_27),
       .Y (n_160));
  OAI22XL g2860__1881(.A0 (n_71), .A1 (n_72), .B0 (n_38), .B1 (n_39),
       .Y (n_79));
  XNOR2X1 g2869__5115(.A (n_74), .B (n_73), .Y (n_81));
  XNOR2X1 g2864__7482(.A (n_72), .B (n_71), .Y (n_95));
  CLKXOR2X1 g2865__4733(.A (n_70), .B (n_69), .Y (n_91));
  CLKXOR2X1 g2866__6161(.A (n_68), .B (n_67), .Y (n_134));
  CLKXOR2X1 g2867__9315(.A (n_66), .B (n_65), .Y (n_99));
  CLKXOR2X1 g2868__9945(.A (n_64), .B (n_63), .Y (n_87));
  XNOR2X1 g2874__2883(.A (n_62), .B (n_61), .Y (n_98));
  CLKXOR2X1 g2870__2346(.A (n_60), .B (n_59), .Y (n_85));
  CLKXOR2X1 g2871__1666(.A (n_58), .B (n_57), .Y (n_89));
  CLKXOR2X1 g2872__7410(.A (n_56), .B (n_55), .Y (n_93));
  XNOR2X1 g2873__6417(.A (n_54), .B (n_53), .Y (n_83));
  XNOR2X1 g2863__5477(.A (n_52), .B (n_51), .Y (n_78));
  AND2X2 g2879__2398(.A (n_13), .B (n_97), .Y (z[1]));
  INVXL g2876(.A (n_49), .Y (n_90));
  XNOR2X1 g2883__5107(.A (n_48), .B (n_47), .Y (n_73));
  INVXL g2875(.A (n_46), .Y (n_119));
  INVXL g2877(.A (n_45), .Y (n_121));
  INVXL g2878(.A (n_44), .Y (n_116));
  XNOR2X1 g2881__6260(.A (n_43), .B (n_42), .Y (n_59));
  XNOR2X1 g2882__4319(.A (n_41), .B (n_40), .Y (n_106));
  XNOR2X1 g2880__8428(.A (n_39), .B (n_38), .Y (n_71));
  XNOR2X1 g2884__5526(.A (n_37), .B (n_36), .Y (n_55));
  XNOR2X1 g2885__6783(.A (n_15), .B (n_14), .Y (n_171));
  XNOR2X1 g2886__3680(.A (n_35), .B (n_34), .Y (n_63));
  XNOR2X1 g2892__1617(.A (n_33), .B (n_32), .Y (n_69));
  XNOR2X1 g2888__2802(.A (n_31), .B (n_30), .Y (n_102));
  XNOR2X1 g2889__1705(.A (n_29), .B (n_28), .Y (n_145));
  XNOR2X1 g2890__5122(.A (n_8), .B (n_7), .Y (n_61));
  XNOR2X1 g2891__8246(.A (n_27), .B (n_26), .Y (n_57));
  XNOR2X1 g2887__7098(.A (n_25), .B (n_24), .Y (n_51));
  XNOR2X1 g2893__6131(.A (n_10), .B (n_9), .Y (n_49));
  XNOR2X1 g2894__1881(.A (n_23), .B (n_22), .Y (n_104));
  XNOR2X1 g2895__5115(.A (n_21), .B (n_20), .Y (n_67));
  XNOR2X1 g2896__7482(.A (n_19), .B (n_18), .Y (n_65));
  XNOR2X1 g2897__4733(.A (n_17), .B (n_16), .Y (n_53));
  NOR2XL g2899__6161(.A (n_15), .B (n_14), .Y (n_44));
  OR2X1 g2902__9315(.A (n_11), .B (n_12), .Y (n_97));
  NAND2XL g2898__9945(.A (n_12), .B (n_11), .Y (n_13));
  NOR2XL g2901__2883(.A (n_10), .B (n_9), .Y (n_45));
  NOR2XL g2900__2346(.A (n_8), .B (n_7), .Y (n_46));
  INVXL g2940(.A (n_6), .Y (n_86));
  INVXL g2939(.A (n_5), .Y (n_92));
  INVXL g2904(.A (n_4), .Y (n_94));
  INVXL g2903(.A (n_3), .Y (n_88));
  INVXL g2905(.A (n_2), .Y (n_133));
  INVXL g2938(.A (n_1), .Y (n_100));
  AND2X2 g2906__1666(.A (b[0]), .B (a[0]), .Y (z[0]));
  NAND2XL g2936__7410(.A (b[1]), .B (a[1]), .Y (n_8));
  NAND2XL g2932__6417(.A (b[2]), .B (a[4]), .Y (n_66));
  NAND2XL g2967__5477(.A (b[6]), .B (a[5]), .Y (n_179));
  NAND2XL g2968__2398(.A (b[5]), .B (a[5]), .Y (n_70));
  NAND2XL g2953__5107(.A (b[4]), .B (a[5]), .Y (n_56));
  NAND2XL g2958__6260(.A (b[6]), .B (a[4]), .Y (n_5));
  NAND2XL g2952__4319(.A (b[3]), .B (a[2]), .Y (n_82));
  NAND2XL g2960__8428(.A (b[2]), .B (a[3]), .Y (n_74));
  NAND2XL g2949__5526(.A (b[2]), .B (a[1]), .Y (n_54));
  NAND2XL g2972__6783(.A (b[6]), .B (a[2]), .Y (n_25));
  NAND2XL g2941__3680(.A (b[0]), .B (a[1]), .Y (n_12));
  NAND2XL g2943__1617(.A (b[1]), .B (a[6]), .Y (n_35));
  NAND2XL g2930__2802(.A (b[0]), .B (a[3]), .Y (n_16));
  NAND2XL g2907__1705(.A (b[1]), .B (a[0]), .Y (n_11));
  NAND2XL g2919__5122(.A (b[0]), .B (a[5]), .Y (n_47));
  NAND2XL g2956__8246(.A (b[0]), .B (a[4]), .Y (n_9));
  NAND2XL g2920__7098(.A (b[7]), .B (a[4]), .Y (n_155));
  NAND2XL g2963__6131(.A (b[0]), .B (a[7]), .Y (n_34));
  NAND2XL g2935__1881(.A (b[2]), .B (a[0]), .Y (n_62));
  NAND2XL g2947__5115(.A (b[2]), .B (a[6]), .Y (n_43));
  NAND2XL g2908__7482(.A (b[4]), .B (a[7]), .Y (n_30));
  NAND2XL g2962__4733(.A (b[4]), .B (a[4]), .Y (n_6));
  NAND2XL g2945__6161(.A (b[0]), .B (a[2]), .Y (n_7));
  NAND2XL g2916__9315(.A (b[3]), .B (a[1]), .Y (n_27));
  NAND2XL g2926__9945(.A (b[6]), .B (a[0]), .Y (n_149));
  NAND2XL g2912__2883(.A (b[4]), .B (a[0]), .Y (n_58));
  NAND2XL g2970__2346(.A (b[6]), .B (a[7]), .Y (n_22));
  NAND2XL g2921__1666(.A (b[7]), .B (a[5]), .Y (n_21));
  NAND2XL g2942__7410(.A (b[7]), .B (a[3]), .Y (n_191));
  NAND2XL g2966__6417(.A (b[5]), .B (a[2]), .Y (n_39));
  NAND2XL g2951__5477(.A (b[3]), .B (a[3]), .Y (n_1));
  NAND2XL g2914__2398(.A (b[1]), .B (a[3]), .Y (n_10));
  NAND2XL g2944__5107(.A (b[7]), .B (a[6]), .Y (n_23));
  NAND2XL g2911__6260(.A (b[4]), .B (a[6]), .Y (n_33));
  NAND2XL g2971__4319(.A (b[3]), .B (a[7]), .Y (n_32));
  NAND2XL g2937__8428(.A (b[1]), .B (a[7]), .Y (n_42));
  NAND2XL g2969__5526(.A (b[6]), .B (a[3]), .Y (n_40));
  NAND2XL g2927__6783(.A (b[3]), .B (a[6]), .Y (n_37));
  NAND2XL g2924__3680(.A (b[5]), .B (a[0]), .Y (n_29));
  NAND2XL g2933__1617(.A (b[7]), .B (a[7]), .Y (n_2));
  NAND2XL g2954__2802(.A (b[3]), .B (a[5]), .Y (n_60));
  NAND2XL g2934__1705(.A (b[2]), .B (a[5]), .Y (n_64));
  NAND2XL g2922__5122(.A (b[5]), .B (a[7]), .Y (n_68));
  NAND2XL g2928__8246(.A (b[2]), .B (a[2]), .Y (n_26));
  NAND2XL g2964__7098(.A (b[1]), .B (a[5]), .Y (n_19));
  NAND2XL g2955__6131(.A (b[3]), .B (a[0]), .Y (n_84));
  NAND2XL g2917__1881(.A (b[5]), .B (a[4]), .Y (n_4));
  NAND2XL g2915__5115(.A (b[4]), .B (a[3]), .Y (n_38));
  NAND2XL g2931__7482(.A (b[1]), .B (a[4]), .Y (n_48));
  NAND2XL g2959__4733(.A (b[7]), .B (a[2]), .Y (n_41));
  NAND2XL g2950__6161(.A (b[2]), .B (a[7]), .Y (n_36));
  NAND2XL g2909__9315(.A (b[7]), .B (a[1]), .Y (n_52));
  NAND2XL g2910__9945(.A (b[3]), .B (a[4]), .Y (n_3));
  NAND2XL g2923__2883(.A (b[6]), .B (a[6]), .Y (n_20));
  NAND2XL g2913__2346(.A (b[7]), .B (a[0]), .Y (n_96));
  NAND2XL g2957__1666(.A (b[5]), .B (a[6]), .Y (n_31));
  NAND2XL g2961__7410(.A (b[6]), .B (a[1]), .Y (n_72));
  NAND2XL g2965__6417(.A (b[5]), .B (a[1]), .Y (n_15));
  NAND2XL g2925__5477(.A (b[1]), .B (a[2]), .Y (n_17));
  NAND2XL g2929__2398(.A (b[5]), .B (a[3]), .Y (n_24));
  NAND2XL g2918__5107(.A (b[4]), .B (a[2]), .Y (n_14));
  NAND2XL g2946__6260(.A (b[0]), .B (a[6]), .Y (n_18));
  NAND2XL g2948__4319(.A (b[4]), .B (a[1]), .Y (n_28));
endmodule

@file(exic1.tcl) 32: 			report_area >> $z-$y-$x.area.txt
@file(exic1.tcl) 33: 			report_power >> $z-$y-$x.power.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : DA_8
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: DA_8-8-90nm.power.txt
@file(exic1.tcl) 34: 			report_timing -unconstrained >> $z-$y-$x.timing.txt
@file(exic1.tcl) 36: 			write_hdl > $z-net.v
@file(exic1.tcl) 37: 			write_sdc > $z-sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(exic1.tcl) 39:                         gui_show
#@ End verbose source ./exic1.tcl

Lic Summary:
[15:32:24.092344] Cdslmd servers: cadence_server
[15:32:24.092346] Feature usage summary:
[15:32:24.092346] Genus_Synthesis

Normal exit.