{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502257194353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502257194365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 13:39:54 2017 " "Processing started: Wed Aug 09 13:39:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502257194365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502257194365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502257194365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502257194963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset_power_on.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset_power_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_power_on " "Found entity 1: reset_power_on" {  } { { "src/reset_power_on.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/reset_power_on.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_video_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_video_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_video_timing " "Found entity 1: mv_video_timing" {  } { { "src/mv_video_timing.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_video_timing.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_timing_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_timing_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_timing_xy " "Found entity 1: mv_timing_xy" {  } { { "src/mv_timing_xy.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_timing_xy.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195106 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_srlstyle src/mv_timing_gen_xy.v(45) " "Unrecognized synthesis attribute \"syn_srlstyle\" at src/mv_timing_gen_xy.v(45)" {  } { { "src/mv_timing_gen_xy.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_timing_gen_xy.v" 45 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1502257195125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_timing_gen_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_timing_gen_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_timing_gen_xy " "Found entity 1: mv_timing_gen_xy" {  } { { "src/mv_timing_gen_xy.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_timing_gen_xy.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern6.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern6 " "Found entity 1: mv_pattern6" {  } { { "src/mv_pattern6.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern6.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern5 " "Found entity 1: mv_pattern5" {  } { { "src/mv_pattern5.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern5.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern4 " "Found entity 1: mv_pattern4" {  } { { "src/mv_pattern4.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern3 " "Found entity 1: mv_pattern3" {  } { { "src/mv_pattern3.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern3.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern2 " "Found entity 1: mv_pattern2" {  } { { "src/mv_pattern2.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern1 " "Found entity 1: mv_pattern1" {  } { { "src/mv_pattern1.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern0 " "Found entity 1: mv_pattern0" {  } { { "src/mv_pattern0.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mv_pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mv_pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 mv_pattern " "Found entity 1: mv_pattern" {  } { { "src/mv_pattern.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lut_9134.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lut_9134.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_9134 " "Found entity 1: lut_9134" {  } { { "src/lut_9134.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/lut_9134.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/an9134_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/an9134_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 an9134_test " "Found entity 1: an9134_test" {  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/ip/video_pll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "src/i2c_master/i2c_master_top.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195452 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_master/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_master/i2c_master_byte_ctrl.v(199)" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1502257195473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195475 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state src/i2c_master/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at src/i2c_master/i2c_master_bit_ctrl.v(185)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1502257195504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "src/i2c_master/i2c_config.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257195526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257195526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "an9134_test " "Elaborating entity \"an9134_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1502257196108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "src/an9134_test.v" "video_pll_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257196280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip/video_pll.v" "altpll_component" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257196535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip/video_pll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1502257196711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1502257196713 ""}  } { { "src/ip/video_pll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1502257196713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1502257196793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1502257196793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257196794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_power_on reset_power_on:reset_power_on_m0 " "Elaborating entity \"reset_power_on\" for hierarchy \"reset_power_on:reset_power_on_m0\"" {  } { { "src/an9134_test.v" "reset_power_on_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257196966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:i2c_config_m0 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:i2c_config_m0\"" {  } { { "src/an9134_test.v" "i2c_config_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\"" {  } { { "src/i2c_master/i2c_config.v" "i2c_master_top_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_config.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197300 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_top.v(246) " "Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot" {  } { { "src/i2c_master/i2c_master_top.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_top.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1502257197302 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "src/i2c_master/i2c_master_top.v" "byte_controller" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "bit_controller" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(257) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1502257197642 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(258) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1502257197642 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "" 0 -1 1502257197643 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(410) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1502257197644 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(406) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 406 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1 1502257197644 "|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut_9134 lut_9134:lut_9134_m0 " "Elaborating entity \"lut_9134\" for hierarchy \"lut_9134:lut_9134_m0\"" {  } { { "src/an9134_test.v" "lut_9134_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/an9134_test.v" "ax_debounce_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257197975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern mv_pattern:mv_pattern_m0 " "Elaborating entity \"mv_pattern\" for hierarchy \"mv_pattern:mv_pattern_m0\"" {  } { { "src/an9134_test.v" "mv_pattern_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257198141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_video_timing mv_pattern:mv_pattern_m0\|mv_video_timing:mv_video_timing_m0 " "Elaborating entity \"mv_video_timing\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_video_timing:mv_video_timing_m0\"" {  } { { "src/mv_pattern.v" "mv_video_timing_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257198319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_timing_xy mv_pattern:mv_pattern_m0\|mv_timing_xy:mv_timing_xy_m0 " "Elaborating entity \"mv_timing_xy\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_timing_xy:mv_timing_xy_m0\"" {  } { { "src/mv_pattern.v" "mv_timing_xy_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257198491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern0 mv_pattern:mv_pattern_m0\|mv_pattern0:mv_pattern0_m0 " "Elaborating entity \"mv_pattern0\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern0:mv_pattern0_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern0_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257198658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern1 mv_pattern:mv_pattern_m0\|mv_pattern1:mv_pattern1_m0 " "Elaborating entity \"mv_pattern1\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern1:mv_pattern1_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern1_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257198842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern2 mv_pattern:mv_pattern_m0\|mv_pattern2:mv_pattern2_m0 " "Elaborating entity \"mv_pattern2\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern2:mv_pattern2_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern2_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257199019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern3 mv_pattern:mv_pattern_m0\|mv_pattern3:mv_pattern3_m0 " "Elaborating entity \"mv_pattern3\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern3:mv_pattern3_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern3_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257199185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern4 mv_pattern:mv_pattern_m0\|mv_pattern4:mv_pattern4_m0 " "Elaborating entity \"mv_pattern4\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern4:mv_pattern4_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern4_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257199352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern5 mv_pattern:mv_pattern_m0\|mv_pattern5:mv_pattern5_m0 " "Elaborating entity \"mv_pattern5\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern5:mv_pattern5_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern5_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257199514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mv_pattern6 mv_pattern:mv_pattern_m0\|mv_pattern6:mv_pattern6_m0 " "Elaborating entity \"mv_pattern6\" for hierarchy \"mv_pattern:mv_pattern_m0\|mv_pattern6:mv_pattern6_m0\"" {  } { { "src/mv_pattern.v" "mv_pattern6_m0" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1502257199692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1502257201867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1502257202413 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1502257203452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1502257204644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1502257204644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1502257205278 "|an9134_test|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1502257205278 "|an9134_test|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1502257205278 "|an9134_test|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1502257205278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1502257205279 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1502257205279 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1502257205279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "945 " "Implemented 945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1502257205279 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1502257205279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1502257205279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502257205609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 13:40:05 2017 " "Processing ended: Wed Aug 09 13:40:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502257205609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502257205609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502257205609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502257205609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502257206982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502257206996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 13:40:06 2017 " "Processing started: Wed Aug 09 13:40:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502257206996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502257206996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502257206996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502257207421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "an9134_test EP4CE75F23C8 " "Selected device EP4CE75F23C8 for design \"an9134_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1502257207451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502257207497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502257207497 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1502257207570 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1502257207570 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1502257207570 ""}  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1502257207570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1502257207761 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502257208112 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502257208112 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502257208112 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502257208112 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1502257208112 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1502257208112 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1502257208115 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 36 " "No exact pin location assignment(s) for 3 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[1\] " "Pin key\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1502257208945 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[2\] " "Pin key\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1502257208945 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1502257208945 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1502257208945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "an9134_test.sdc " "Synopsys Design Constraints File file not found: 'an9134_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1502257209376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1502257209376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1502257209380 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1502257209381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1502257209388 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1502257209389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1502257209389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1502257209444 ""}  } { { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 2131 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1502257209444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1502257209444 ""}  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1502257209444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_power_on:reset_power_on_m0\|rst_reg  " "Automatically promoted node reset_power_on:reset_power_on_m0\|rst_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 154 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 668 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSDA" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 663 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 309 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 666 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 339 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 667 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sSCL" {  } { { "src/i2c_master/i2c_master_bit_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v" 174 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 662 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[6\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[6\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 691 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[5\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[5\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[4\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[4\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 693 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[3\] " "Destination node i2c_config:i2c_config_m0\|i2c_master_top:i2c_master_top_m0\|i2c_master_byte_ctrl:byte_controller\|sr\[3\]" {  } { { "src/i2c_master/i2c_master_byte_ctrl.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v" 176 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 694 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1502257209444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1502257209444 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1502257209444 ""}  } { { "src/reset_power_on.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/reset_power_on.v" 52 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_power_on:reset_power_on_m0|rst_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 818 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1502257209444 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1502257210042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1502257210043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1502257210043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1502257210045 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1502257210047 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1502257210048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1502257210048 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1502257210050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1502257210090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1502257210092 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1502257210092 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1502257210098 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1502257210098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1502257210098 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 22 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 13 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 37 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1502257210100 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1502257210100 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1502257210100 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 clk\[0\] hdmi_clk~output " "PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hdmi_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/video_pll_altpll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip/video_pll.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v" 90 0 0 } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 166 0 0 } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1502257210121 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hdmi_int " "Ignored I/O standard assignment to node \"hdmi_int\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_int" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1502257210143 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1502257210143 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hdmi_int " "Node \"hdmi_int\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_int" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1502257210143 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1502257210143 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502257210143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1502257212178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502257212536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1502257212545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1502257214494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502257214494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1502257215517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X35_Y25 X46_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36" {  } { { "loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36"} 35 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1502257217772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1502257217772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502257219019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1502257219021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1502257219021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502257219197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502257219525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502257219698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502257220091 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1502257220546 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1502257221195 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL T2 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL T1 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at T1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVTTL AA6 " "Pin key\[3\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hdmi_scl 3.3-V LVTTL V2 " "Pin hdmi_scl uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { hdmi_scl } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_scl" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdmi_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hdmi_sda 3.3-V LVTTL V1 " "Pin hdmi_sda uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { hdmi_sda } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hdmi_sda" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdmi_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G1 " "Pin clk uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL E5 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "src/an9134_test.v" "" { Text "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v" 34 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1502257221206 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1502257221206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/output_files/an9134_test.fit.smsg " "Generated suppressed messages file Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/output_files/an9134_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1502257221440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502257224494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 13:40:24 2017 " "Processing ended: Wed Aug 09 13:40:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502257224494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502257224494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502257224494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502257224494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502257226118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502257226130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 13:40:25 2017 " "Processing started: Wed Aug 09 13:40:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502257226130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502257226130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502257226130 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1502257228689 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1502257228831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502257230417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 13:40:30 2017 " "Processing ended: Wed Aug 09 13:40:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502257230417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502257230417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502257230417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502257230417 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1502257231306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1502257231790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1502257231802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 13:40:31 2017 " "Processing started: Wed Aug 09 13:40:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1502257231802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1502257231802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta an9134_test -c an9134_test " "Command: quartus_sta an9134_test -c an9134_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1502257231803 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1502257231854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1502257232285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502257232333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1502257232333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "an9134_test.sdc " "Synopsys Design Constraints File file not found: 'an9134_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1502257233066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1502257233067 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1502257233071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1502257233071 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1502257233071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1502257233071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1502257233072 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1502257233354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502257233355 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1502257233356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1502257233487 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502257233579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502257233579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.063 " "Worst-case setup slack is -6.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.063      -139.139 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.063      -139.139 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.334         0.000 clk  " "   12.334         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257233663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447         0.000 clk  " "    0.447         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257233747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.851 " "Worst-case recovery slack is -6.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.851     -1938.782 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.851     -1938.782 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.236         0.000 clk  " "   16.236         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257233827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.206 " "Worst-case removal slack is 3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.206         0.000 clk  " "    3.206         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.432         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.432         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257233911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.016 " "Worst-case minimum pulse width slack is 3.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.016         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.016         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775         0.000 clk  " "    9.775         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257233992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257233992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1502257235028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1502257235048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1502257235543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502257236151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502257236245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502257236245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.392 " "Worst-case setup slack is -5.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392      -124.781 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.392      -124.781 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.896         0.000 clk  " "   12.896         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257236325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.375         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395         0.000 clk  " "    0.395         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257236413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.072 " "Worst-case recovery slack is -6.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.072     -1713.523 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.072     -1713.523 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.583         0.000 clk  " "   16.583         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257236497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.874 " "Worst-case removal slack is 2.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.874         0.000 clk  " "    2.874         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.761         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.761         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257236585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.999 " "Worst-case minimum pulse width slack is 2.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.999         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.999         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783         0.000 clk  " "    9.783         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257236667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257236667 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1502257237723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1502257238133 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1502257238137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1502257238137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.817 " "Worst-case setup slack is -2.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817       -64.607 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.817       -64.607 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.802         0.000 clk  " "   16.802         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257238223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.174         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clk  " "    0.182         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257238300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.274 " "Worst-case recovery slack is -3.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274      -933.332 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.274      -933.332 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.213         0.000 clk  " "   18.213         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257238398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.496 " "Worst-case removal slack is 1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496         0.000 clk  " "    1.496         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.688         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257238486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.149 " "Worst-case minimum pulse width slack is 3.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.149         0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.272         0.000 clk  " "    9.272         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1502257238572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1502257238572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1502257240614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1502257240614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1502257241618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 13:40:41 2017 " "Processing ended: Wed Aug 09 13:40:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1502257241618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1502257241618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1502257241618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502257241618 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1502257243727 ""}
