
optiboot.elf:     Dateiformat elf32-avr

Sektionen:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00007fe8  0000025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .version      00000002  00007ffe  00007ffe  0000025c  2**0
                  CONTENTS, READONLY
  2 .text         000001e8  00007e00  00007e00  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .stab         00000bac  00000000  00000000  00000260  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000004f  00000000  00000000  00000e0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007e00 <__ctors_end>:
	.section .text
	.func optiboot
	.global optiboot

optiboot:
	cli
    7e00:	f8 94       	cli
	eor	r1, r1
    7e02:	11 24       	eor	r1, r1
   * still use the watchdog to reset the bootloader too.
   */

//#define marker (*(uint32_t *) (RAMEND - 16 - 3))

	AIN	r2, MCUCSR
    7e04:	24 b6       	in	r2, 0x34	; 52
;	clr	r1
	AOUT	MCUCSR, r1	; MCUCSR = 0
    7e06:	14 be       	out	0x34, r1	; 52
	AOUT	RESET_CAUSE, r2	; save reason of restart (MCUCSR) in IO register
    7e08:	2e ba       	out	0x1e, r2	; 30
	ldi	r24, (1<<WDRF)|(1<<PORF)|(1<<BORF)  ;0x0D
	and	r24, r2		; r2 hold the reset reason , MCUCSR
		; none of the WatchDog, PowerOn or BrownOut reason ?
	breq	try_loader	; interrupt must be caused by a external reset
 #else
	rjmp	try_loader	; never start application with option TEST_OUTPUT
    7e0a:	05 c0       	rjmp	.+10     	; 0x7e16 <try_loader>

00007e0c <appStart>:
#if (defined(__AVR_ATtiny841__) || defined(__AVR_ATtiny441__) || defined(__AVR_ATtiny1634__)) && (WATCHDOG_TIME == WATCHDOG_OFF)
	ldi	r21, 0xD8	; special signature to change protected I/O register
	AOUT	CCP, r21
	AOUT	WDTCSR, r1	; clear watchdog timer
#else
	ldi	r20, WATCHDOG_TIME	; _OFF or _4S depending on FORCE_WATCHDOG
    7e0c:	40 e0       	ldi	r20, 0x00	; 0
	rcall	watchdogConfig		; WATCHDOG_OFF (or _4S if FORCE_WATCHDOG)
    7e0e:	d3 d0       	rcall	.+422    	; 0x7fb6 <watchdogConfig>

#if	VIRTUAL_BOOT_PARTITION > 0
	ldi	ZL, save_vect_addr/2		; // Jump to WDT vector (jmp or rjmp table)
	eor	ZH, ZH
#else
       	eor	ZL, ZL	; // Jump to RST vector	 0x0000
    7e10:	ee 27       	eor	r30, r30
      	eor	ZH, ZH
    7e12:	ff 27       	eor	r31, r31
#endif
       	ijmp
    7e14:	09 94       	ijmp

00007e16 <try_loader>:

/* If the LED_DDR bit would be switched, no prepare is needed */
/* because the LED_PORT bit is set to 0 by reset */
/* But the LED Anode must be connected to the VCC side */
#if (LED_START_FLASHES != 0) || (LED_DATA_FLASH > 0)
	ASBI	LED_DDR, LEDbit			; set LED Port bit to output mode
    7e16:	25 9a       	sbi	0x04, 5	; 4
	ldi	r20, WATCHDOG_1S	;0x0E
 #else
	ldi	r20, WATCHDOG_500MS	;
 #endif
#else
	ldi	r20, WATCHDOG_1S	;0x0E	(default value)
    7e18:	4e e0       	ldi	r20, 0x0E	; 14
#endif
	rcall	watchdogConfig
    7e1a:	cd d0       	rcall	.+410    	; 0x7fb6 <watchdogConfig>
#endif

#if FLASHEND > 0x1ffff
	clr	r3			; reset mode
#endif
	ldi	r18, lo8(RAMSTART)	; r18:r19 = RAMSTART
    7e1c:	20 e0       	ldi	r18, 0x00	; 0
	ldi	r19, hi8(RAMSTART)	; 
    7e1e:	31 e0       	ldi	r19, 0x01	; 1
	ACBI	UART_TX_PORT, UART_TX_BIT	; set TX bit to low
	ACBI	UART_TX_DDR, UART_TX_BIT	; set TX DDR bit as input, High level with Pull-Up
 #else
	; initialize the TX output, normal mode
  #if INVERSE_UART > 0
	ACBI	UART_TX_PORT, UART_TX_BIT	; set TX bit to low
    7e20:	59 98       	cbi	0x0b, 1	; 11
  #else
	ASBI	UART_TX_PORT, UART_TX_BIT	; set TX bit to high
  #endif
	ASBI	UART_TX_DDR, UART_TX_BIT	; set TX DDR bit as output
    7e22:	51 9a       	sbi	0x0a, 1	; 10

#if (LED_START_FLASHES) != 0
 ; Flash the LED is requested
 #if (LED_START_FLASHES > 1) || (LED_START_FLASHES < -1)
  ; Flash the LED is requested more than once, loop is required
	ldi	r21, LED_START_FLASHES
    7e24:	53 e0       	ldi	r21, 0x03	; 3

00007e26 <fl_lop>:
fl_lop:
 #endif
	ASBI	LED_PORT, LEDbit	; set LED-Pin high, LED on
    7e26:	2d 9a       	sbi	0x05, 5	; 5
	rcall	wait_T1ov
    7e28:	cc d0       	rcall	.+408    	; 0x7fc2 <wait_T1ov>
  #if Check_RX != 0		/* Check for RX Start bit is detected */
   #if BAUD_RATE < 100
	brcs	RX_was_high	; break loop, RX Start Bit detected, skip low wait
   #else
	brcs	fl_lop_end		; break loop if RX Start bit detected
    7e2a:	28 f0       	brcs	.+10     	; 0x7e36 <fl_lop_end>
   #endif
  #endif
	ACBI	LED_PORT, LEDbit	; set LED-Pin low, LED off
    7e2c:	2d 98       	cbi	0x05, 5	; 5
	rcall	wait_T1ov
    7e2e:	c9 d0       	rcall	.+402    	; 0x7fc2 <wait_T1ov>
 #if (LED_START_FLASHES > 1) || (LED_START_FLASHES < -1)
  #if Check_RX != 0		/* Check for RX Start bit is detected */
   #if BAUD_RATE < 100
	brcs	RX_was_high	; break loop, RX Start Bit detected, skip low wait
   #else
	brcs	fl_lop_end		; break loop if RX Start bit detected
    7e30:	10 f0       	brcs	.+4      	; 0x7e36 <fl_lop_end>
   #endif
  #endif
  #if LED_START_FLASHES < 0
	inc	r21		; while (++count)
  #else 
	subi	r21, 1
    7e32:	51 50       	subi	r21, 0x01	; 1
  #endif
	brne	fl_lop		; while (--count)
    7e34:	c1 f7       	brne	.-16     	; 0x7e26 <fl_lop>

00007e36 <fl_lop_end>:
 #warning "##### endless loop out of 'U' at TX, don't use a bootloader"
;	ASBI	DDRB, DDD1
;	ldi	r24, (1<<COM20) | (1<<CS20)	; start with full speed and OC2
;	AOUT	TCCR2, r24
test_out:
	ldi	r24, 'U'		; binary 01010101
    7e36:	85 e5       	ldi	r24, 0x55	; 85
	rcall	putch			; putch can use r22, r23,(r24), r25
    7e38:	89 d0       	rcall	.+274    	; 0x7f4c <putch>
	rjmp	test_out		; endless loop
    7e3a:	fd cf       	rjmp	.-6      	; 0x7e36 <fl_lop_end>

00007e3c <get_nextp>:

;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
  /* Forever loop */
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
get_nextp:
	rcall	getch
    7e3c:	94 d0       	rcall	.+296    	; 0x7f66 <getch>
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
	cpi	r24, STK_GET_PARAMETER		; 'A' 0x41
    7e3e:	81 34       	cpi	r24, 0x41	; 65
	brne	fin_get_par
    7e40:	61 f4       	brne	.+24     	; 0x7e5a <ck_SET_DEV>
// handle get parameter instruction
	rcall	getch		; get parameter byte
    7e42:	91 d0       	rcall	.+290    	; 0x7f66 <getch>
	mov	r21, r24	; move parameter to r21
    7e44:	58 2f       	mov	r21, r24
	rcall	verifySpace	; check Sync_CRC_EOP, putch(STK_INSYNC)
    7e46:	7d d0       	rcall	.+250    	; 0x7f42 <verifySpace>

 	ldi	r24, OPTIBOOT_MINVER	; 	
    7e48:	83 e0       	ldi	r24, 0x03	; 3
	cpi	r21, STK_SW_MINOR	; Parm_STK_SW_MINOR (0x82)
    7e4a:	52 38       	cpi	r21, 0x82	; 130
	breq	to_putch	; rcall putch, rjmp put_ok
    7e4c:	21 f0       	breq	.+8      	; 0x7e56 <to_putch>
	ldi	r24, 0x03	; answer generic 0x03
    7e4e:	83 e0       	ldi	r24, 0x03	; 3
	cpi	r21, STK_SW_MAJOR	; Parm_STK_SW_MAJOR (0x81)
    7e50:	51 38       	cpi	r21, 0x81	; 129
	brne	to_putch	; rcall putch, rjmp put_ok
    7e52:	09 f4       	brne	.+2      	; 0x7e56 <to_putch>
	ldi	r24, OPTIBOOT_MAJVER+OPTIBOOT_CUSTOMVER
    7e54:	84 e7       	ldi	r24, 0x74	; 116

00007e56 <to_putch>:
to_putch:
       	rcall	putch		; answer MINVER or MAJVER+CUSTOMVER or 0x03
    7e56:	7a d0       	rcall	.+244    	; 0x7f4c <putch>
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
    7e58:	5c c0       	rjmp	.+184    	; 0x7f12 <put_ok>

00007e5a <ck_SET_DEV>:
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
no_read_lock:
 #endif
#endif	/* SUPPORT_READ_FUSES */
ck_SET_DEV:
	ldi	r20, 20
    7e5a:	44 e1       	ldi	r20, 0x14	; 20
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
	cpi	r24, STK_SET_DEVICE		; 'B'
    7e5c:	82 34       	cpi	r24, 0x42	; 66
       	breq	to_getNch	; STK set device is ignored
    7e5e:	19 f0       	breq	.+6      	; 0x7e66 <to_getNch>
	ldi	r20, 5
    7e60:	45 e0       	ldi	r20, 0x05	; 5
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
   	cpi	r24, STK_SET_DEVICE_EXT		; 'E'
    7e62:	85 34       	cpi	r24, 0x45	; 69
	brne	ck_LA
    7e64:	11 f4       	brne	.+4      	; 0x7e6a <ck_LA>

00007e66 <to_getNch>:
; STK set device or STK set device ext is ignored
to_getNch:
	rcall	getNch		; ignore r20 count (20 or 5) parameters
    7e66:	6a d0       	rcall	.+212    	; 0x7f3c <getNch>

00007e68 <to_put_ok>:
to_put_ok:
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
    7e68:	54 c0       	rjmp	.+168    	; 0x7f12 <put_ok>

00007e6a <ck_LA>:
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_LA:
	cpi	r24, STK_LOAD_ADDRESS		; 'U'
    7e6a:	85 35       	cpi	r24, 0x55	; 85
   	brne	ck_UNI
    7e6c:	41 f4       	brne	.+16     	; 0x7e7e <ck_UNI>
; **** STK load address
	rcall	getch		; lower address bits
    7e6e:	7b d0       	rcall	.+246    	; 0x7f66 <getch>
	mov	r4, r24
    7e70:	48 2e       	mov	r4, r24
	rcall	getch		; upper address bits
    7e72:	79 d0       	rcall	.+242    	; 0x7f66 <getch>
	mov	r5, r24		; r4:5 is load address
    7e74:	58 2e       	mov	r5, r24
#if defined(EEprom_ByteAddress)
	movw	ZL, r4		; save original address in r30:r31
#endif
	add	r4, r4		; newAddress << 1
    7e76:	44 0c       	add	r4, r4
	adc	r5, r5		; make word address to byte address
    7e78:	55 1c       	adc	r5, r5
#if !defined(EEprom_ByteAddress)
	movw	ZL, r4		; save original address in r30:r31
    7e7a:	f2 01       	movw	r30, r4
	adc	r1, r1
	AOUT	RAMPZ, r1
	eor	r1, r1		; restore default zero value for r1
 #endif
#endif
	rjmp	ver_put 	; rcall verifySpace; rjmp put_ok
    7e7c:	5d c0       	rjmp	.+186    	; 0x7f38 <ver_put>

00007e7e <ck_UNI>:
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_UNI:
       	cpi	r24, STK_UNIVERSAL 	; 'V'
    7e7e:	86 35       	cpi	r24, 0x56	; 86
       	brne	ck_PP
    7e80:	21 f4       	brne	.+8      	; 0x7e8a <ck_PP>
	rcall	verifySpace
	ldi	r24,0
	rcall	putch
	rjmp	rjmp put_ok
#else
	ldi	r20, 4		; getNch(4)
    7e82:	44 e0       	ldi	r20, 0x04	; 4
	rcall	getNch
    7e84:	5b d0       	rcall	.+182    	; 0x7f3c <getNch>
 	ldi	r24, 0
    7e86:	80 e0       	ldi	r24, 0x00	; 0
	rjmp	to_putch	; rcall putch, rjmp put_ok
    7e88:	e6 cf       	rjmp	.-52     	; 0x7e56 <to_putch>

00007e8a <ck_PP>:
#endif
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_PP:
  	cpi	r24, STK_PROG_PAGE 	; 'd'
    7e8a:	84 36       	cpi	r24, 0x64	; 100
	breq	is_PROG
    7e8c:	09 f0       	breq	.+2      	; 0x7e90 <is_PROG>
	rjmp	ck_READP
    7e8e:	2e c0       	rjmp	.+92     	; 0x7eec <ck_READP>

00007e90 <is_PROG>:
#if FLASHEND > 0x1ffff
	rcall	check_mode_change
#endif
    // Check for Mode change. If other mode before, clear RAMPZ
    /* Write memory, length is big endian and is in bytes */
	rcall	get_length	; r16:r17  and r26:r27 is length, r6=r24= type-'E'
    7e90:	7d d0       	rcall	.+250    	; 0x7f8c <get_length>

    // PROGRAM PAGE - we support flash and optional EEPROM programming
; - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//#if (SUPPORT_EEPROM > 0) && (NRWWSTART != 0)
#if (NRWWSTART != 0)
    	breq	no_pg_erase	; if (type)
    7e92:	21 f0       	breq	.+8      	; 0x7e9c <no_pg_erase>
#endif
#if NRWWSTART != 0
  ; if NRWWSTART is zero, no RWW section is present. Never erase the page
  ; at this early state.
	ldi	r24, hi8(NRWWSTART) ; 0x70
    7e94:	80 e7       	ldi	r24, 0x70	; 112
	cp	r5, r24		; lo8(NRWWSTART) is allways zero
    7e96:	58 16       	cp	r5, r24
	brsh	no_pg_erase	; if (address < NRWWSTART)
    7e98:	08 f4       	brcc	.+2      	; 0x7e9c <no_pg_erase>
 // If we are in RWW section, immediately start page erase
	rcall	boot_page_erase
    7e9a:	85 d0       	rcall	.+266    	; 0x7fa6 <boot_page_erase>

00007e9c <no_pg_erase>:
 // While that is going on, read in page contents
#endif

no_pg_erase:
; - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	movw	YL, r18		; buf16Ptr (r28:r29) = RAMSTART
    7e9c:	e9 01       	movw	r28, r18

00007e9e <fill_buf>:
fill_buf:
	rcall	getch		; call next data from serial
    7e9e:	63 d0       	rcall	.+198    	; 0x7f66 <getch>
	st	Y+, r24		; *bufPtr++ = getch()
    7ea0:	89 93       	st	Y+, r24
	sbiw	r26, 1		; length = length - 1
    7ea2:	11 97       	sbiw	r26, 0x01	; 1
	brne	fill_buf
    7ea4:	e1 f7       	brne	.-8      	; 0x7e9e <fill_buf>
	movw	r26, r16	; set length back to start value
    7ea6:	d8 01       	movw	r26, r16
	movw	YL, r18		; buf16Ptr (r28:r29) = RAMSTART
    7ea8:	e9 01       	movw	r28, r18

	; SRAM of ATmega is filled with data
	rcall	verifySpace	; check Sync_CRC_EOP, putch(STK_INSYNC)
    7eaa:	4b d0       	rcall	.+150    	; 0x7f42 <verifySpace>
#if SUPPORT_EEPROM > 0
	cpse	r6, r1		; r6 == 0, is EEprom write
    7eac:	61 10       	cpse	r6, r1
	rjmp	write_flash	; if (!type)
    7eae:	09 c0       	rjmp	.+18     	; 0x7ec2 <write_flash>

00007eb0 <ee_wrlop>:

; is EEprom write
; the address is allÅ•eady set in Z
ee_wrlop:
     	wdr		; watchdogReset();
    7eb0:	a8 95       	wdr
	ld	r24, Y+			; *bufPtr++
    7eb2:	89 91       	ld	r24, Y+
 #if VIRTUAL_BOOT_PARTITION > 0
	rcall	wr_eeprom
 #else
 /* eeprom write is done only here, therefore without a rcall to save flash */
	rcall	set_eeprom_adr	; Z+
    7eb4:	65 d0       	rcall	.+202    	; 0x7f80 <set_eeprom_adr>
	AOUT	EEDR, r24	; data to EEprom controller
    7eb6:	80 bd       	out	0x20, r24	; 32
	ASBI	EECR, EEMPE
    7eb8:	fa 9a       	sbi	0x1f, 2	; 31
	ASBI	EECR, EEPE	; /* Start eeprom write by setting EEPE */
    7eba:	f9 9a       	sbi	0x1f, 1	; 31
 #endif 	/* VIRTUAL_BOOT_PARTITION */

	sbiw	r26, 1		; length = length - 1
    7ebc:	11 97       	sbiw	r26, 0x01	; 1
	brne	ee_wrlop
    7ebe:	c1 f7       	brne	.-16     	; 0x7eb0 <ee_wrlop>
	; eeprom write is finished
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
    7ec0:	28 c0       	rjmp	.+80     	; 0x7f12 <put_ok>

00007ec2 <write_flash>:

; - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
write_flash:
#if NRWWSTART != 0
  ; If NRWWSTART is zero, boot_page_erase must be called every time here!
	ldi	r24, hi8(NRWWSTART) ; 0x70
    7ec2:	80 e7       	ldi	r24, 0x70	; 112
	cp	r5, r24			; hi8(NRWWSTART) lo8(NRWWSTART) is allways zero
    7ec4:	58 16       	cp	r5, r24
	brlo	no_erase1
    7ec6:	08 f0       	brcs	.+2      	; 0x7eca <no_erase1>
        // Todo: Take RAMPZ into account (not doing so just means that we will
        //  treat the top of both "pages" of flash as NRWW, for a slight speed
        //  decrease, so fixing this is not urgent.)
#endif

	rcall	boot_page_erase
    7ec8:	6e d0       	rcall	.+220    	; 0x7fa6 <boot_page_erase>

00007eca <no_erase1>:
no_erase1:
        // If only a partial page is to be programmed, the erase might not be complete.
        // So check that here
	rcall	wait_flash_ready
    7eca:	69 d0       	rcall	.+210    	; 0x7f9e <wait_flash_ready>
no_patch1:
#endif		/* VIRTUAL_BOOT_PARTITION */

;     Fill the programming buffer
;     ---------------------------
	movw	ZL, r4		; addrPtr = address
    7ecc:	f2 01       	movw	r30, r4

00007ece <wr_lop1>:
#if FLASHEND > 0x1ffff
	AIN	r21, RAMPZ	; save old RAMPZ
#endif
;	buf16Ptr (r28:r29) = RAMSTART
wr_lop1:
    	ld	r0, Y+		; *buf16Ptr++
    7ece:	09 90       	ld	r0, Y+
	ld	r1, Y+
    7ed0:	19 90       	ld	r1, Y+
	ldi	r20, (1<<SELFPRGEN)
    7ed2:	41 e0       	ldi	r20, 0x01	; 1
	; r0:r1 is data, Z r30:r31 is address, probably RAMPZ is also set
	rcall	do_spm		; AOUT SPMCSR, r20 ; spm
    7ed4:	6a d0       	rcall	.+212    	; 0x7faa <do_spm>
	eor	r1, r1
    7ed6:	11 24       	eor	r1, r1
	adiw	ZL, 2		; increment address
    7ed8:	32 96       	adiw	r30, 0x02	; 2
#if FLASHEND > 0x1ffff
	adc	r21, r1		; increment the RAMPZ content
#endif
	sbiw	r26, 2		; length = length - 2
    7eda:	12 97       	sbiw	r26, 0x02	; 2
	brne	wr_lop1
    7edc:	c1 f7       	brne	.-16     	; 0x7ece <wr_lop1>

	movw	ZL, r4		; addrPtr = address
    7ede:	f2 01       	movw	r30, r4
#if defined(__AVR_ATtiny48__) || defined(__AVR_ATtiny88__)
	andi	ZL, 0xc0	; make shure a zero Z5:1 for ATtiny48/88, 64 Byte Flash
#endif
        // Write from programming buffer
        // -----------------------------
	ldi	r20, (1<<PGWRT)|(1<<SELFPRGEN)	; 0x05	
    7ee0:	45 e0       	ldi	r20, 0x05	; 5
	rcall	do_spm		; AOUT SPMCSR, r20 ; spm
    7ee2:	63 d0       	rcall	.+198    	; 0x7faa <do_spm>
	rcall	wait_flash_ready
    7ee4:	5c d0       	rcall	.+184    	; 0x7f9e <wait_flash_ready>
#if defined(RWWSRE)
       // Reenable read access to flash
	ldi	r20, (1<<RWWSRE)|(1<<SELFPRGEN)	; 0x11	
    7ee6:	41 e1       	ldi	r20, 0x11	; 17
	rcall	do_spm		; AOUT SPMCSR, r20 ; spm
    7ee8:	60 d0       	rcall	.+192    	; 0x7faa <do_spm>
	rcall	wr_eeprom
        ; Now we have saved the original save_vector address to the last two EEproms.
	; The save_vector has now the original address from the reset vector and
	; the reset vector now jmp to the bootloader.
#endif
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
    7eea:	13 c0       	rjmp	.+38     	; 0x7f12 <put_ok>

00007eec <ck_READP>:
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_READP:
      	cpi	r24, STK_READ_PAGE	; 't'
    7eec:	84 37       	cpi	r24, 0x74	; 116
	brne   	ck_READS
    7eee:	a1 f4       	brne	.+40     	; 0x7f18 <ck_READS>
#if FLASHEND > 0x1ffff
	rcall	check_mode_change
#endif
    /* Read memory block mode, length is big endian.  */
	rcall	get_length	; r16:r17  and r26:r27 is length, r6=r24= type-'E'
    7ef0:	4d d0       	rcall	.+154    	; 0x7f8c <get_length>
     // READ PAGE - we only read flash and optional EEPROM
	rcall	verifySpace	; check Sync_CRC_EOP, putch(STK_INSYNC)
    7ef2:	27 d0       	rcall	.+78     	; 0x7f42 <verifySpace>
;	TODO: putNch()

#if SUPPORT_EEPROM > 0
	tst	r6		; check if type was 'E'
    7ef4:	66 20       	and	r6, r6
	brne	flash_read
    7ef6:	39 f4       	brne	.+14     	; 0x7f06 <flash_read>

00007ef8 <ee_rd_lop2>:
;     must be EEprom read
; read EEprom, the Address is allready set in Z
ee_rd_lop2:
	sbiw	r26, 1		; length-1
    7ef8:	11 97       	sbiw	r26, 0x01	; 1
	brcs	next_adr_put_ok	;
    7efa:	50 f0       	brcs	.+20     	; 0x7f10 <next_adr_put_ok>
 #if VIRTUAL_BOOT_PARTITION > 0
	rcall	rd_eeprom	; Z+
 #else
  /* EEprom read is only required here without the VIRTUAL_BOOT_PARTITION */
  /* Therefore is is used without a rcall directly                        */
	rcall 	set_eeprom_adr	; Z+
    7efc:	41 d0       	rcall	.+130    	; 0x7f80 <set_eeprom_adr>
	ASBI	EECR, EERE
    7efe:	f8 9a       	sbi	0x1f, 0	; 31
	AIN	r24, EEDR		; read data from EEprom
    7f00:	80 b5       	in	r24, 0x20	; 32
 #endif
	rcall	putch
    7f02:	24 d0       	rcall	.+72     	; 0x7f4c <putch>
	rjmp	ee_rd_lop2
    7f04:	f9 cf       	rjmp	.-14     	; 0x7ef8 <ee_rd_lop2>

00007f06 <flash_read>:
#endif

; - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
;	read flash
flash_read:
	movw	ZL, r4		; Z = addrPtr = address
    7f06:	f2 01       	movw	r30, r4

00007f08 <flash_rd_lop>:
          //      do putch(pgm_read_byte_near(address++));
          //      while (--length);
          // read a Flash and increment the address (may increment RAMPZ)
	elpm	r24, Z+
#else
	lpm	r24, Z+
    7f08:	85 91       	lpm	r24, Z+
	mov	r21, r25	; save second byte
	rcall	putch
	mov	r24, r21
#endif		/* VIRTUAL_BOOT_PARTITION */

	rcall	putch
    7f0a:	20 d0       	rcall	.+64     	; 0x7f4c <putch>
	sbiw	r26, LenDecrement	; length - 1 or 2 bytes for VIRTUAL_BOOT_PARTITION
    7f0c:	11 97       	sbiw	r26, 0x01	; 1
	brne	flash_rd_lop
    7f0e:	e1 f7       	brne	.-8      	; 0x7f08 <flash_rd_lop>

00007f10 <next_adr_put_ok>:
next_adr_put_ok:
	movw	r4, ZL		; new address  ???
    7f10:	2f 01       	movw	r4, r30

00007f12 <put_ok>:
put_ok:
     	ldi	r24, STK_OK	; 0x10
    7f12:	80 e1       	ldi	r24, 0x10	; 16
       	rcall	putch
    7f14:	1b d0       	rcall	.+54     	; 0x7f4c <putch>

00007f16 <to_get_nextp>:
to_get_nextp:
       	rjmp	get_nextp
    7f16:	92 cf       	rjmp	.-220    	; 0x7e3c <get_nextp>

00007f18 <ck_READS>:

;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_READS:
     	cpi	r24, STK_READ_SIGN	; 'u'
    7f18:	85 37       	cpi	r24, 0x75	; 117
	brne	ck_EOP
    7f1a:	41 f4       	brne	.+16     	; 0x7f2c <ck_EOP>
	brne	ck_LEAVE
    7f1c:	49 f4       	brne	.+18     	; 0x7f30 <ck_LEAVE>
;	READ SIGN - return what Avrdude wants to hear
	rcall	verifySpace	; check Sync_CRC_EOP, putch(STK_INSYNC)
    7f1e:	11 d0       	rcall	.+34     	; 0x7f42 <verifySpace>
	ldi	r24, SIGNATURE_0
    7f20:	8e e1       	ldi	r24, 0x1E	; 30
	rcall	putch
    7f22:	14 d0       	rcall	.+40     	; 0x7f4c <putch>
	ldi	r24, SIGNATURE_1
    7f24:	85 e9       	ldi	r24, 0x95	; 149
	rcall	putch
    7f26:	12 d0       	rcall	.+36     	; 0x7f4c <putch>
	ldi	r24, SIGNATURE_2
    7f28:	8f e0       	ldi	r24, 0x0F	; 15
	rjmp	to_putch	; rcall putch, rjmp put_ok
    7f2a:	95 cf       	rjmp	.-214    	; 0x7e56 <to_putch>

00007f2c <ck_EOP>:
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_EOP:
			; avrdude send a STK_GET_SYNC followed by CRC_EOP
			; if the STK_GET_SYNC is loose out, the CRC_EOP is detected as last character
	cpi	r24, CRC_EOP			; ' ' 0x20
    7f2c:	80 32       	cpi	r24, 0x20	; 32
	breq	to_get_nextp			; wait for next STK_GET_SYNC
    7f2e:	99 f3       	breq	.-26     	; 0x7f16 <to_get_nextp>

00007f30 <ck_LEAVE>:
;=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
ck_LEAVE:
      	cpi	r24, STK_LEAVE_PROGMODE	; 'Q'
    7f30:	81 35       	cpi	r24, 0x51	; 81
	brne	ver_put
    7f32:	11 f4       	brne	.+4      	; 0x7f38 <ver_put>
;  Adaboot no wait mod
	ldi	r20, WATCHDOG_16MS	; 0x08
    7f34:	48 e0       	ldi	r20, 0x08	; 8
	rcall	watchdogConfig
    7f36:	3f d0       	rcall	.+126    	; 0x7fb6 <watchdogConfig>

00007f38 <ver_put>:
ver_put:
     	rcall	verifySpace	; check Sync_CRC_EOP, putch(STK_INSYNC)
    7f38:	04 d0       	rcall	.+8      	; 0x7f42 <verifySpace>
	rjmp	put_ok		; putch(STK_OK); rjmp get_nextp
    7f3a:	eb cf       	rjmp	.-42     	; 0x7f12 <put_ok>

00007f3c <getNch>:
;**********************************************************
; read r20 count character from serial input and look if space follow
getNch:		; call  getNch, r20 = count
	; repeat count times "call getch"
repeat_g:
     	rcall	getch		; do getch(); while (--count);
    7f3c:	14 d0       	rcall	.+40     	; 0x7f66 <getch>
       	subi	r20, 1		; count - 1
    7f3e:	41 50       	subi	r20, 0x01	; 1
     	brne	repeat_g
    7f40:	e9 f7       	brne	.-6      	; 0x7f3c <getNch>

00007f42 <verifySpace>:

;**********************************************************
; look if a space character can be read from serial input and answer
verifySpace:		/* void verifySpace(void) { */
; use of r24,
     	rcall	getch		; if (getch() != CRC_EOP)
    7f42:	11 d0       	rcall	.+34     	; 0x7f66 <getch>
       	cpi	r24, CRC_EOP	; 0x20
    7f44:	80 32       	cpi	r24, 0x20	; 32
       	breq	no_to
    7f46:	09 f0       	breq	.+2      	; 0x7f4a <no_to>
     	rcall	wait_timeout		;wait_timeout();
    7f48:	33 d0       	rcall	.+102    	; 0x7fb0 <wait_timeout>

00007f4a <no_to>:
no_to:
       	ldi	r24, STK_INSYNC
    7f4a:	84 e1       	ldi	r24, 0x14	; 20

00007f4c <putch>:
	DOUBLE_DELAY_CALL_X2	; trick for delay without loop
	DOUBLE_DELAY_CALL_X3	; trick for delay without loop
;	SINGLE_DELAY_CALL	; work simular to a second half stop bit
				; this can help to prevent framing error, if the
				; baudrate has a error of 2% or more
	ldi	r22, 10		; counter for the serial bit output
    7f4c:	6a e0       	ldi	r22, 0x0A	; 10
	lds	r23, _SFR_MEM_ADDR(SOFT_UART_TX_PORT)
   #endif
  #endif
 #endif

	com	r24
    7f4e:	80 95       	com	r24
	sec			; set carry for start bit
    7f50:	08 94       	sec

00007f52 <puplop>:
	DOUBLE_DELAY_CALL_X1	; trick for delay without loop
	DOUBLE_DELAY_CALL_X2	; trick for delay without loop
	DOUBLE_DELAY_CALL_X3	; trick for delay without loop
 #endif
 #if INVERSE_UART > 0
	brcs	SET_BIT		; 1/2 clock tics
    7f52:	10 f0       	brcs	.+4      	; 0x7f58 <set_tx>
	rjmp	TX_IS_SET		; 1+1+2+2 = 6!!!!
  #endif
 #else
  ; normal output, set Port Bit to 0
  #if	SOFT_UART_TX_PORT < (0x20 + __SFR_OFFSET)
	cbi	_SFR_IO_ADDR(SOFT_UART_TX_PORT), SOFT_UART_TX_BIT	; 1+2 #### set Port Bit to 0
    7f54:	59 98       	cbi	0x0b, 1	; 11
	rjmp	TX_IS_SET		; 1+2+2 = 5
    7f56:	02 c0       	rjmp	.+4      	; 0x7f5c <txisset>

00007f58 <set_tx>:
	nop				; 2+1+2+1 = 6
  #endif
 #else
 ; normal output, set the output to 1
  #if	SOFT_UART_TX_PORT < (0x20 + __SFR_OFFSET)
	sbi	_SFR_IO_ADDR(SOFT_UART_TX_PORT), SOFT_UART_TX_BIT	;2+2 #### set Port Bit to 1
    7f58:	59 9a       	sbi	0x0b, 1	; 11
	...

00007f5c <txisset>:
	DOUBLE_DELAY_CALL 	; takes 2*(7 + UART_B_VALUE*3 + UART_R_VALUE clock tics)
	DOUBLE_DELAY_CALL_X1	; trick for delay without loop
	DOUBLE_DELAY_CALL_X2	; trick for delay without loop
	DOUBLE_DELAY_CALL_X3	; trick for delay without loop
 #endif
	lsr	r24		; 5+1 shift right with 0
    7f5c:	86 95       	lsr	r24
	dec	r22		; 5+1+1 decrement don't touch the carry
    7f5e:	6a 95       	dec	r22
	brne	PUT_LOP 	; 5+1+1+2 = 9, total 9 +(2*7) = 23 Clock tics
    7f60:	c1 f7       	brne	.-16     	; 0x7f52 <puplop>
     	wdr		; watchdogReset();
    7f62:	a8 95       	wdr

00007f64 <P_BLIND_DELAY>:
 #if ((LED_DATA_FLASH & 0x02) > 0) && defined(LED_PORT) && defined(LEDbit) && (SOFT_UART_NUMBER == 0)
	ACBI	LED_PORT, LEDbit
 #endif
P_BLIND_DELAY:
      	ret
    7f64:	08 95       	ret

00007f66 <getch>:
	ldi	r22, 9		; load the loopcounter before the RX_pin observation
 #endif
WAIT_START :
 #if SOFT_UART_RX_PIN < (0x20 + __SFR_OFFSET)
  #if INVERSE_UART > 0
	sbis	_SFR_IO_ADDR(SOFT_UART_RX_PIN), SOFT_UART_RX_BIT
    7f66:	48 9b       	sbis	0x09, 0	; 9
        sbrs    r25, SOFT_UART_RX_BIT
  #else
        sbrc    r25, SOFT_UART_RX_BIT
  #endif
 #endif
	rjmp	WAIT_START	; RX bit still set, wait
    7f68:	fe cf       	rjmp	.-4      	; 0x7f66 <getch>
 #if FLASHEND <= 0x1ffff
	ldi	r22, 9		; load the loopcounter behind the RX_pin observation
    7f6a:	69 e0       	ldi	r22, 0x09	; 9

00007f6c <getnextrx>:
	DOUBLE_DELAY_CALL 	; takes 2*(7 + UART_B_VALUE*3 + UART_R_VALUE clock tics)
	DOUBLE_DELAY_CALL_X1	; trick for delay without loop
	DOUBLE_DELAY_CALL_X2	; trick for delay without loop
	DOUBLE_DELAY_CALL_X3	; trick for delay without loop
  #if INVERSE_UART > 0
	sec			; 1 set carry
    7f6c:	08 94       	sec
  #else
	clc			; 1 clear carry  
  #endif
 #if UART_RX_PIN < (0x20 + __SFR_OFFSET)
        nop						; 1+1 (make loop same as putch)
    7f6e:	00 00       	nop
        sbic    _SFR_IO_ADDR(SOFT_UART_RX_PIN), UART_RX_BIT  ; 1+1+1
    7f70:	48 99       	sbic	0x09, 0	; 9
        lds     r25, _SFR_MEM_ADDR(SOFT_UART_RX_PIN)	; 1+2
  #endif
        sbrc    r25, SOFT_UART_RX_BIT                ; 1+1+1+1 or 1+2+1 are same
 #endif
  #if INVERSE_UART > 0
	clc			; 3+1 or 4+1 clear carry, bit was set
    7f72:	88 94       	clc
  #else
	sec			; 3+1 or 4+1 set carry, bit was set
  #endif
	dec	r22		; 3+1+1 or 4+1+1
    7f74:	6a 95       	dec	r22
	breq	FIN_RX		; 3+1+1+1 or 4+1+1+1
    7f76:	11 f0       	breq	.+4      	; 0x7f7c <fini_rx>
	ror	r24		; 6 or 7
    7f78:	87 95       	ror	r24
	rjmp	GET_NEXT_BIT	; 7+2 + 2*7 clock tics (22 + UART_B_VALUE*6 + UART_R_VALUE*2)
    7f7a:	f8 cf       	rjmp	.-16     	; 0x7f6c <getnextrx>

00007f7c <fini_rx>:
	brcs	.+2	; skip wdr instruction, if carry is set, framing error, no STOP
  #else
	brcc	.+2	; skip wdr instruction, if no carry set, framing error, no STOP
  #endif
#endif
     	wdr		; watchdogReset();
    7f7c:	a8 95       	wdr

00007f7e <direct_return0>:
 #if ((LED_DATA_FLASH & 0x01) > 0) && defined(LED_PORT) && defined(LEDbit) && (SOFT_UART_NUMBER == 0)
	ACBI	LED_PORT, LEDbit
 #endif
G_BLIND_DELAY:
       	ret
    7f7e:	08 95       	ret

00007f80 <set_eeprom_adr>:
;**********************************************************
#if (VIRTUAL_BOOT_PARTITION > 0) || defined(SUPPORT_EEPROM)
/* Z hold the eeprom address, which is loaded to EEAR and afterwards increased by 1 */
/* ASBIC can destroy content of register r0 */
set_eeprom_adr:
  	ASBIC	EECR, EEPE	; while (!eeprom_is_ready())
    7f80:	f9 99       	sbic	0x1f, 1	; 31
   	rjmp	set_eeprom_adr	; wait
    7f82:	fe cf       	rjmp	.-4      	; 0x7f80 <set_eeprom_adr>
;	rcall	wait_flash_ready

 #ifdef EEARH
	AOUT	EEARH, ZH	; EEAR = addrPtr++
    7f84:	f2 bd       	out	0x22, r31	; 34
 #endif
	AOUT	EEARL, ZL
    7f86:	e1 bd       	out	0x21, r30	; 33
	adiw	ZL, 1
    7f88:	31 96       	adiw	r30, 0x01	; 1
	ret			; set_eeprom_adr
    7f8a:	08 95       	ret

00007f8c <get_length>:
;	result is r26:r27 = r16:r17  last:first byte
;	use r22, r25 (soft)
;	additional result is r6 = r24 = type  - 'E' 
;	zero-Flag is set, if type is 'E' (with SUPPORT_EEPROM)
get_length:
	rcall	getch
    7f8c:	ec df       	rcall	.-40     	; 0x7f66 <getch>
	mov	r17, r24	; r17 = upper bits of length
    7f8e:	18 2f       	mov	r17, r24
	rcall	getch
    7f90:	ea df       	rcall	.-44     	; 0x7f66 <getch>
	mov	r16, r24	; r16 = lower bits of length
    7f92:	08 2f       	mov	r16, r24
	movw	r26, r16	; can be changed by sbiw or adiw
    7f94:	d8 01       	movw	r26, r16
	rcall	getch		; read in type
    7f96:	e7 df       	rcall	.-50     	; 0x7f66 <getch>
//#if SUPPORT_EEPROM > 0
	subi	r24, 'E'	; type = getch() - 'E'
    7f98:	85 54       	subi	r24, 0x45	; 69
	mov	r6, r24
    7f9a:	68 2e       	mov	r6, r24
//#endif
	ret
    7f9c:	08 95       	ret

00007f9e <wait_flash_ready>:

;**********************************************************
;	call wait_flash_ready wait for a idle Flash controller
;	use r0
wait_flash_ready:
       	AIN	r0, SPMCSR 
    7f9e:	07 b6       	in	r0, 0x37	; 55
	sbrc	r0, SELFPRGEN
    7fa0:	00 fc       	sbrc	r0, 0
	rjmp	wait_flash_ready
    7fa2:	fd cf       	rjmp	.-6      	; 0x7f9e <wait_flash_ready>
	ret
    7fa4:	08 95       	ret

00007fa6 <boot_page_erase>:
;	r20 is used to setup the spm instruction
;	probably RAMPZ must be set before to extend the r4:r5 address
;	return is immediately, the flash controller is probably still busy
boot_page_erase:
;	rcall	wait_flash_ready
    	movw	ZL, r4		; __boot_page_erase_short((uint16_t)(void*)address)
    7fa6:	f2 01       	movw	r30, r4
   #endif
  #endif
	and	r20, r4
	brne	no_erase4	; not a fourth page
 #endif
	ldi	r20, (1<<PGERS)|(1<<SELFPRGEN)	; 0x03
    7fa8:	43 e0       	ldi	r20, 0x03	; 3

00007faa <do_spm>:
do_spm:
	AOUT	SPMCSR, r20	; (1<<PGERS)|(SELFPRGEN)
    7faa:	47 bf       	out	0x37, r20	; 55
	spm
    7fac:	e8 95       	spm

00007fae <no_erase4>:
;	special handling of spm for ATmega163 and ATmega323
	.word	0xffff
	nop
#endif
no_erase4:
	ret
    7fae:	08 95       	ret

00007fb0 <wait_timeout>:
#endif

;**********************************************************
;	rcall wait_timeout  set the watch dog timer to 16ms and wait for reset
wait_timeout:
     	ldi	r20, WATCHDOG_16MS
    7fb0:	48 e0       	ldi	r20, 0x08	; 8
	rcall	watchdogConfig	;  watchdogConfig(WATCHDOG_16MS) 
    7fb2:	01 d0       	rcall	.+2      	; 0x7fb6 <watchdogConfig>

00007fb4 <lop77>:
lop77:
    	rjmp	lop77		; endless loop, watch Dog will reset!
    7fb4:	ff cf       	rjmp	.-2      	; 0x7fb4 <lop77>

00007fb6 <watchdogConfig>:
watchdogConfig: 
#ifndef WDTCSR
 #define WDTCSR  WDTCR
#endif
#if defined(WDCE)
    	ldi	r21, (1<<WDCE) | (1<<WDE)	; 0x18
    7fb6:	58 e1       	ldi	r21, 0x18	; 24
	AOUT	WDTCSR, r21	; (1<<WDCE) | (1<<WDE) ; watchdogConfig(x);
    7fb8:	50 93 60 00 	sts	0x0060, r21	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
 #else
    	ldi	r21, (1<<WDE)	; 0x08
	AOUT	WDTCSR, r21	; (1<<WDE) ; watchdogConfig(x);
 #endif
#endif
       	AOUT	WDTCSR, r20		; WDTCSR = x;
    7fbc:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
       	ret
    7fc0:	08 95       	ret

00007fc2 <wait_T1ov>:
; use  r24 and probably r0
; if no timer1 (16-Bit) is present, use counter 0 with additional register count
wait_T1ov:
 #ifdef TCNT1H
; use 16-Bit counter
	ldi	r24, hi8(0xffff-(F_CPU/(1024*20)))
    7fc2:	8c ef       	ldi	r24, 0xFC	; 252
	AOUT	TCNT1H, r24		; set new counter value to TCNT1
    7fc4:	80 93 85 00 	sts	0x0085, r24	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
	ldi	r24, lo8(0xffff-(F_CPU/(1024*20)))
    7fc8:	82 ef       	ldi	r24, 0xF2	; 242
	AOUT	TCNT1L, r24
    7fca:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	ldi	r24, (1<<CS12)|(1<<CS10)	; internal clock, divide by 1024, mode 0
    7fce:	85 e0       	ldi	r24, 0x05	; 5
;	sts	_SFR_MEM_ADDR(TCCR1B), r24	
	AOUT	TCCR1B, r24
    7fd0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>

00007fd4 <wt_ov1>:

; wait until timer 1 OV occur (optional soft serial input can break the loop )
wt_ov1:
  #if Check_RX != 0		/* Check for RX Start bit is detected */
	; leave the wait for OV event loop, if data at the RX port are present
	sec			; set carry for break
    7fd4:	08 94       	sec
	ASBIS	UART_RX_PIN, UART_RX_BIT	; Look if RX is still high
    7fd6:	48 9b       	sbis	0x09, 0	; 9
       	ret			; any character present at serial rx port
    7fd8:	08 95       	ret
  #endif		/* Check_RX */
	AIN	r24, TIFR1	; get Timer 1 Status bits
    7fda:	86 b3       	in	r24, 0x16	; 22
	sbrs	r24, TOV1	; Test OV bit
    7fdc:	80 ff       	sbrs	r24, 0
	rjmp	wt_ov1		; no OverFlow, wait
    7fde:	fa cf       	rjmp	.-12     	; 0x7fd4 <wt_ov1>
	AOUT	TIFR1, r24	; clear the flags
    7fe0:	86 bb       	out	0x16, r24	; 22
	inc	r25
	brne	wt_ov0		; wait to next OV
  #endif
 #endif
 #if Check_RX != 0		/* Check for RX Start bit is detected */
	clc		; clear carry
    7fe2:	88 94       	clc
 #endif
     	wdr		; watchdogReset();  /* prevent watch dog timeout during flashing the LED */
    7fe4:	a8 95       	wdr
	ret
    7fe6:	08 95       	ret
; 
; FORCE_WATCHDOG=
; LED_START_FLASHES=3
; LED_DATA_FLASH=
; LED=B5
; SOFT_UART=1
; UART_RX=D0
; UART_TX=D1
; UART=0
; SOURCE_TYPE=S
; SUPPORT_EEPROM=1
; MCU_TARGET = atmega328p
; AVR_FREQ= 16000000
; BAUD_RATE=2000000
\n; ISPFUSES = -e -u  -U efuse:w:0xFF:m -U hfuse:w:0xDE:m -U lfuse:w:0xFF:m
