# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# Date created = 10:36:26  September 22, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		GUTIEREZ_JETER_LAB_3_FALL_2017_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY GUTIERREZ_8_BIT_SEARCH
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:36:26  SEPTEMBER 22, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name VHDL_FILE GUTIERREZ_ADDER_16_BITS.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_MISTAKE4_ADDER.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_MISTAKE4_ADDER.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_ADDER_4_BITS.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_FULL_ADDER_USING_GATES.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_ADD_SUB_4_BITS.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_4_BIT_ADDER.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_ADDER_16_BITS.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_ADD_SUB_16_BITS.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_ADD_SUB_16_BITS.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_16_BIT_ADDER.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_ADDER_32_BITS.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_ADDER_32_BITS.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_ADD_SUB_32_BITS.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_32_BIT_ADDER.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_COMPARE_4_BITS_ADVANCE.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_COMPARE_4_BITS_ADVANCE.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_COMPARE_16_BITS_ADVANCE.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_COMPARE_16_BITS_ADVANCE.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_COMPARE_32_BITS_ADVANCE.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_COMPARE_32_BITS_ADVANCE.vwf
set_global_assignment -name VHDL_FILE GUTIEREZ_TEST_COMPARE_4_BITS_ADVANCE.vhd
set_global_assignment -name VHDL_FILE GUTIEREZ_TEST_COMPARE_16_BITS_ADVANCE.vhd
set_global_assignment -name VHDL_FILE GUTIEREZ_TEST_COMPARE_32_BITS_ADVANCE.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_4_BIT_ADD_SUB.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_16_BIT_ADD_SUB.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_TEST_32_BIT_ADD_SUB.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_ADDER_PACKAGE_COMPARE.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/qsim/GUTIEREZ_JETER_LAB_3_FALL_2017_20170924232143.sim.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_ADD_SUB_4_BITS.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_ADD_SUB_32_BITS.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/qsim/GUTIEREZ_JETER_LAB_3_FALL_2017_20170925000808.sim.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_4BITADDERMISTAKE.vwf
set_global_assignment -name VHDL_FILE GUTIERREZ_32_BIT_SEARCH.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE GUTIERREZ_32_BIT_SEARCH.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE remove.vwf
set_location_assignment PIN_AB28 -to X[0]
set_location_assignment PIN_AC28 -to X[1]
set_location_assignment PIN_AC27 -to X[2]
set_location_assignment PIN_AD27 -to X[3]
set_location_assignment PIN_AB27 -to X[4]
set_location_assignment PIN_AC26 -to X[5]
set_location_assignment PIN_AD26 -to X[6]
set_location_assignment PIN_AB26 -to X[7]
set_global_assignment -name VHDL_FILE GUTIERREZ_ADDER_8_BITS.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_ADD_SUB_8_BITS.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_COMPARE_8_BITS_ADVANCE.vhd
set_global_assignment -name VHDL_FILE GUTIERREZ_8_BIT_SEARCH.vhd
set_location_assignment PIN_G19 -to Position[0]
set_location_assignment PIN_F19 -to Position[1]
set_location_assignment PIN_E19 -to Position[2]
set_location_assignment PIN_F21 -to Position[3]
set_location_assignment PIN_F18 -to Position[4]
set_location_assignment PIN_E18 -to Position[5]
set_location_assignment PIN_J19 -to Position[6]
set_location_assignment PIN_H19 -to Position[7]
set_location_assignment PIN_G17 -to Position[9]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_J17 -to Position[8]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top