{"citations": [{"Paper_link": "https://www.researchgate.net/profile/Khaldoon_Abugharbieh/publication/258161308_A_2.48811.2_Gbs_SerDes_in_40_nm_low-leakage_CMOS_with_multi-protocol_compatibility_for_FPGA_applications/links/55d1e18108ae3dc86a4f32de.pdf", "Title": "Socrates D. Vamvakos, Claude R. Gauthier, Chethan Rao, Alvin Wang, Karthisha Ramoshan Canagasaby", "authors": ["K Abugharbieh "], "Citations_Link": "https://scholar.google.com/scholar?q=related:Y9j7OlufrcwJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7434958", "Title": "A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS", "authors": ["J Wadekar", "B Chattopadhyay", "R Mehta "], "Citations_Link": "https://scholar.google.com/scholar?q=related:lqa7PVATdoMJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://link.springer.com/article/10.1007/s11432-013-4949-8", "Title": "A power efficient 1.0625-3.125 Gb/s serial transceiver in 130 nm digital CMOS for multi-standard applications", "authors": ["ZY Hou", "F Yang", "JH Liu", "X Zhang "], "Citations_Link": "https://scholar.google.com/scholar?q=related:P1wFhrfw-2IJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://iopscience.iop.org/article/10.1088/1674-4926/37/5/055004/meta", "Title": "A 0.1\u20131.5 GHz, low jitter, area efficient PLL in 55-nm CMOS processProject supported by the National Natural Science Foundation of China (Nos. 61234002,  \u2026", "authors": ["Z Bo", "Z Zhangming "], "Citations_Link": "https://scholar.google.com/scholar?q=related:25LnlfkUjqwJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": null, "Title": "[CITATION][C] A power efficient 1.0625\u20133.125 Gb/s serial transceiver in 130 nm digital CMOS for multi-standard applications", "authors": ["HOUZYYFLIU JunHua", "X ZHANG "], "Citations_Link": "https://scholar.google.com/scholar?q=related:TMmswBFhOFcJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}, {"Paper_link": "http://link.springer.com/article/10.1007/s10470-013-0172-1", "Title": "A 2.488\u201311.2 Gb/s SerDes in 40 nm low-leakage CMOS with multi-protocol compatibility for FPGA applications", "authors": ["SD Vamvakos", "CR Gauthier", "C Rao", "A Wang "], "Citations_Link": "https://scholar.google.com/scholar?q=related:5thX27o4ZbAJ:scholar.google.com/&hl=en&num=20&as_sdt=0,5&sciodt=0,5"}], "paper_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Zs9227oAAAAJ&cstart=1459&pagesize=100&citation_for_view=Zs9227oAAAAJ:OJBCU0UFcNkC", "authors": ["SD Vamvakos", "CR Gauthier", "C Rao", "KR Canagasaby", "P Choudhary", "..."], "title": "A 2.488\u201311.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications", "publication": "2012 IEEE 55th International Midwest Symposium on Circuits and Systems ..., 2012"}