// Seed: 759611222
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    output wor id_3,
    output wand id_4,
    output tri0 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    output uwire id_14,
    input supply0 id_15,
    input uwire id_16
);
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply1 id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_4,
      id_2,
      id_4,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2
  );
  wire [1 'b0 ==  -1 'h0 : -1] id_8;
endmodule
