# ultrasoon_test
# 2020-01-04 14:57:14Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "__ONE__" 0 1 0 0
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_io "ultrasoon_links_out(0)" iocell 0 7
set_io "ultrasoon_in(0)" iocell 3 7
set_io "\UART:tx(0)\" iocell 0 5
set_io "\UART:rx(0)\" iocell 0 4
set_io "ultrasoon_rechts_out(0)" iocell 0 0
set_io "servo_pin(0)" iocell 1 0
set_io "POT(0)" iocell 0 3
set_location "\PWM_servo:cy_m0s8_tcpwm_1\" m0s8tcpwmcell -1 -1 2
set_location "Timer_echo_int" interrupt -1 -1 16
set_location "\UART:SCB\" m0s8scbcell -1 -1 1
set_location "\PWM_1:cy_m0s8_tcpwm_1\" m0s8tcpwmcell -1 -1 1
set_location "\timer_echo:cy_m0s8_tcpwm_1\" m0s8tcpwmcell -1 -1 0
set_location "\ADC:IRQ\" interrupt -1 -1 14
set_location "\ADC:cy_psoc4_sar\" p4sarcell -1 -1 0
