From 845f7cc0bd9617befe1db84991983eebab271af9 Mon Sep 17 00:00:00 2001
From: chenxing <chenxing@rock-chips.com>
Date: Wed, 8 Aug 2012 17:01:58 +0800
Subject: [PATCH] rk2928:sdk: setup arm clk 1GHz

---
 arch/arm/mach-rk2928/clock_data.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-rk2928/clock_data.c b/arch/arm/mach-rk2928/clock_data.c
index 651c3ef27135..229272289feb 100644
--- a/arch/arm/mach-rk2928/clock_data.c
+++ b/arch/arm/mach-rk2928/clock_data.c
@@ -2409,7 +2409,7 @@ static void __init rk2928_clock_common_init(unsigned long gpll_rate,unsigned lon
 {
 	CLKDATA_DBG("ENTER %s\n", __func__);
 
-	clk_set_rate_nolock(&clk_core_pre, 650 * MHZ);//816
+	clk_set_rate_nolock(&clk_core_pre, 1000 * MHZ);//816
 	//general
 	clk_set_rate_nolock(&general_pll_clk, gpll_rate);
 	//code pll
-- 
2.35.3

