/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
pkrvmqc4gcfdwos
+ date
Fri Aug 22 23:59:55 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1755907195
+ CACTUS_STARTTIME=1755907195
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Aug 22 2025 (23:52:07)
Run date:          Aug 22 2025 (23:59:55+0000)
Run host:          pkrvmqc4gcfdwos.tur3mxg2zk5erlhd20nujdhysc.bx.internal.cloudapp.net (pid=131442)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: pkrvmqc4gcfdwos
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7888becb-35be-a343-aee2-1f5089b30699, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=pkrvmqc4gcfdwos, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125687 sec
      iterations=10000000... time=0.0125234 sec
      iterations=100000000... time=0.124462 sec
      iterations=900000000... time=1.12005 sec
      iterations=900000000... time=0.840618 sec
      result: 6.44171 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198423 sec
      iterations=10000000... time=0.0198283 sec
      iterations=100000000... time=0.198282 sec
      iterations=600000000... time=1.19058 sec
      result: 16.1267 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157339 sec
      iterations=10000000... time=0.015541 sec
      iterations=100000000... time=0.155419 sec
      iterations=700000000... time=1.09114 sec
      result: 10.2645 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126336 sec
      iterations=10000... time=0.00124512 sec
      iterations=100000... time=0.0124509 sec
      iterations=1000000... time=0.124404 sec
      iterations=9000000... time=1.11932 sec
      result: 1.24369 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000616013 sec
      iterations=10000... time=0.00558776 sec
      iterations=100000... time=0.0564703 sec
      iterations=1000000... time=0.60564 sec
      iterations=2000000... time=1.14405 sec
      result: 5.72026 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=4.668e-06 sec
      iterations=100... time=3.215e-05 sec
      iterations=1000... time=0.000281276 sec
      iterations=10000... time=0.0025257 sec
      iterations=100000... time=0.0245189 sec
      iterations=1000000... time=0.245846 sec
      iterations=4000000... time=0.9801 sec
      iterations=8000000... time=1.96019 sec
      result: 100.301 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.204e-06 sec
      iterations=10... time=5.5003e-05 sec
      iterations=100... time=0.000525725 sec
      iterations=1000... time=0.00515102 sec
      iterations=10000... time=0.0515007 sec
      iterations=100000... time=0.515435 sec
      iterations=200000... time=1.02949 sec
      result: 76.3903 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.025e-06 sec
      iterations=10000... time=3.1809e-05 sec
      iterations=100000... time=0.00026189 sec
      iterations=1000000... time=0.0025042 sec
      iterations=10000000... time=0.0248536 sec
      iterations=100000000... time=0.2489 sec
      iterations=400000000... time=0.995326 sec
      iterations=800000000... time=1.99 sec
      result: 0.310937 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.061e-05 sec
      iterations=10000... time=0.000105177 sec
      iterations=100000... time=0.00100154 sec
      iterations=1000000... time=0.0102049 sec
      iterations=10000000... time=0.102995 sec
      iterations=100000000... time=1.04365 sec
      result: 1.30457 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.566e-06 sec
      iterations=100... time=5.2327e-05 sec
      iterations=1000... time=0.000285154 sec
      iterations=10000... time=0.00280046 sec
      iterations=100000... time=0.0278026 sec
      iterations=1000000... time=0.278248 sec
      iterations=4000000... time=1.11519 sec
      result: 88.15 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.313e-06 sec
      iterations=10... time=5.6135e-05 sec
      iterations=100... time=0.000487493 sec
      iterations=1000... time=0.00476735 sec
      iterations=10000... time=0.0472255 sec
      iterations=100000... time=0.472203 sec
      iterations=200000... time=0.945183 sec
      iterations=400000... time=1.88778 sec
      result: 83.3181 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0278e-05 sec
      iterations=10... time=0.000308999 sec
      iterations=100... time=0.00313673 sec
      iterations=1000... time=0.0314486 sec
      iterations=10000... time=0.31117 sec
      iterations=40000... time=1.24544 sec
      result: 0.0554983 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000150672 sec
      iterations=10... time=0.00161118 sec
      iterations=100... time=0.0158939 sec
      iterations=1000... time=0.162606 sec
      iterations=7000... time=1.14067 sec
      result: 0.149669 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00404406 sec
      iterations=10... time=0.0405416 sec
      iterations=100... time=0.403268 sec
      iterations=300... time=1.20896 sec
      result: 0.387331 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136601 sec
      iterations=10000000... time=0.0124684 sec
      iterations=100000000... time=0.12444 sec
      iterations=900000000... time=1.12005 sec
      iterations=900000000... time=0.843618 sec
      result: 6.51154 GHz
    CPU floating point performance:
      iterations=1000000... time=0.001987 sec
      iterations=10000000... time=0.0198252 sec
      iterations=100000000... time=0.198313 sec
      iterations=600000000... time=1.18988 sec
      result: 16.1361 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157062 sec
      iterations=10000000... time=0.0155482 sec
      iterations=100000000... time=0.155666 sec
      iterations=700000000... time=1.08843 sec
      result: 10.29 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124403 sec
      iterations=10000... time=0.00125403 sec
      iterations=100000... time=0.0124347 sec
      iterations=1000000... time=0.124305 sec
      iterations=9000000... time=1.11899 sec
      result: 1.24332 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000492422 sec
      iterations=10000... time=0.00455357 sec
      iterations=100000... time=0.0453211 sec
      iterations=1000000... time=0.456821 sec
      iterations=2000000... time=0.916619 sec
      iterations=4000000... time=1.83065 sec
      result: 4.57663 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.455e-07 sec
      iterations=10... time=2.956e-06 sec
      iterations=100... time=3.0352e-05 sec
      iterations=1000... time=0.000276628 sec
      iterations=10000... time=0.0024866 sec
      iterations=100000... time=0.0244773 sec
      iterations=1000000... time=0.245268 sec
      iterations=4000000... time=0.981027 sec
      iterations=8000000... time=1.96278 sec
      result: 100.168 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.8655e-06 sec
      iterations=10... time=5.6721e-05 sec
      iterations=100... time=0.000524667 sec
      iterations=1000... time=0.00519158 sec
      iterations=10000... time=0.05108 sec
      iterations=100000... time=0.502886 sec
      iterations=200000... time=1.00622 sec
      result: 78.1572 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.221e-06 sec
      iterations=10000... time=3.1269e-05 sec
      iterations=100000... time=0.000281348 sec
      iterations=1000000... time=0.00250656 sec
      iterations=10000000... time=0.0248876 sec
      iterations=100000000... time=0.248666 sec
      iterations=400000000... time=0.995513 sec
      iterations=800000000... time=1.9922 sec
      result: 0.311281 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=9.828e-06 sec
      iterations=10000... time=9.09505e-05 sec
      iterations=100000... time=0.000962643 sec
      iterations=1000000... time=0.00942631 sec
      iterations=10000000... time=0.0950183 sec
      iterations=100000000... time=0.952101 sec
      iterations=200000000... time=1.89857 sec
      result: 1.18661 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.705e-07 sec
      iterations=10... time=3.512e-06 sec
      iterations=100... time=3.36775e-05 sec
      iterations=1000... time=0.000317921 sec
      iterations=10000... time=0.00271337 sec
      iterations=100000... time=0.0270087 sec
      iterations=1000000... time=0.270141 sec
      iterations=4000000... time=1.08398 sec
      result: 90.6883 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.0755e-06 sec
      iterations=10... time=6.1255e-05 sec
      iterations=100... time=0.000517995 sec
      iterations=1000... time=0.00472072 sec
      iterations=10000... time=0.0473581 sec
      iterations=100000... time=0.465455 sec
      iterations=200000... time=0.931344 sec
      iterations=400000... time=1.88885 sec
      result: 83.2709 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.255e-06 sec
      iterations=10... time=8.95475e-05 sec
      iterations=100... time=0.000835124 sec
      iterations=1000... time=0.00855206 sec
      iterations=10000... time=0.0850445 sec
      iterations=100000... time=0.848709 sec
      iterations=200000... time=1.70817 sec
      result: 0.202322 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.46535e-05 sec
      iterations=10... time=0.000444963 sec
      iterations=100... time=0.00445154 sec
      iterations=1000... time=0.044904 sec
      iterations=10000... time=0.444898 sec
      iterations=20000... time=0.884412 sec
      iterations=40000... time=1.77041 sec
      result: 0.551035 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000876931 sec
      iterations=10... time=0.0107726 sec
      iterations=100... time=0.106152 sec
      iterations=1000... time=1.06743 sec
      result: 1.4623 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Aug 23 00:01:01 UTC 2025
+ echo Done.
Done.
  Elapsed time: 66.6 s
