

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Fri Oct 14 17:52:23 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution5 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ dct                                                      |     -|  3.14|      419|  4.190e+03|         -|      420|     -|        no|  9 (~0%)|  16 (~0%)|  2211 (~0%)|  3088 (~0%)|    -|
    | + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |     -|  4.71|       66|    660.000|         -|       66|     -|        no|        -|         -|    24 (~0%)|   153 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|           -|    -|
    | + dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |     -|  3.14|       70|    700.000|         -|       70|     -|        no|        -|   8 (~0%)|   219 (~0%)|   369 (~0%)|    -|
    |  o Row_DCT_Loop_DCT_Outer_Loop                            |     -|  7.30|       68|    680.000|         6|        1|    64|       yes|        -|         -|           -|           -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|        -|         -|    25 (~0%)|   153 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|           -|    -|
    | + dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |     -|  3.14|       70|    700.000|         -|       70|     -|        no|        -|   8 (~0%)|   347 (~0%)|   623 (~0%)|    -|
    |  o Col_DCT_Loop_DCT_Outer_Loop                            |     -|  7.30|       68|    680.000|         6|        1|    64|       yes|        -|         -|           -|           -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  4.17|       66|    660.000|         -|       66|     -|        no|        -|         -|    25 (~0%)|   153 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|           -|    -|
    | + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |     -|  4.29|       66|    660.000|         -|       66|     -|        no|        -|         -|    22 (~0%)|   174 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|           -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                                     | 16  |        |             |     |        |         |
|  + dct_Pipeline_RD_Loop_Row_RD_Loop_Col                   | 0   |        |             |     |        |         |
|    add_ln103_1_fu_111_p2                                  | -   |        | add_ln103_1 | add | fabric | 0       |
|    add_ln103_fu_123_p2                                    | -   |        | add_ln103   | add | fabric | 0       |
|    add_ln106_fu_167_p2                                    | -   |        | add_ln106   | add | fabric | 0       |
|    add_ln105_fu_190_p2                                    | -   |        | add_ln105   | add | fabric | 0       |
|  + dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|    add_ln76_1_fu_345_p2                                   | -   |        | add_ln76_1  | add | fabric | 0       |
|    add_ln76_fu_354_p2                                     | -   |        | add_ln76    | add | fabric | 0       |
|    add_ln63_1_fu_568_p2                                   | -   |        | add_ln63_1  | add | fabric | 0       |
|    mac_muladd_16s_14ns_29s_29_4_1_U7                      | 1   |        | mul_ln60    | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U3                              | 1   |        | mul_ln60_1  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U4                              | 1   |        | mul_ln60_2  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U8                       | 1   |        | mul_ln60_3  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U5                              | 1   |        | mul_ln60_4  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U9                       | 1   |        | mul_ln60_5  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U10                     | 1   |        | mul_ln60_6  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U6                      | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|    mac_muladd_16s_14ns_29s_29_4_1_U7                      | 1   |        | add_ln63_2  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U8                       | 1   |        | add_ln63_3  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U9                       | 1   |        | add_ln63_5  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U6                      | 1   |        | add_ln63_6  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U10                     | 1   |        | add_ln63_7  | add | dsp48  | 3       |
|    add_ln63_8_fu_659_p2                                   | -   |        | add_ln63_8  | add | fabric | 0       |
|    add_ln57_fu_574_p2                                     | -   |        | add_ln57    | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln81_1_fu_229_p2                                   | -   |        | add_ln81_1  | add | fabric | 0       |
|    add_ln81_fu_241_p2                                     | -   |        | add_ln81    | add | fabric | 0       |
|    add_ln84_fu_289_p2                                     | -   |        | add_ln84    | add | fabric | 0       |
|    add_ln83_fu_300_p2                                     | -   |        | add_ln83    | add | fabric | 0       |
|  + dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|    add_ln87_1_fu_733_p2                                   | -   |        | add_ln87_1  | add | fabric | 0       |
|    add_ln87_fu_745_p2                                     | -   |        | add_ln87    | add | fabric | 0       |
|    add_ln63_fu_801_p2                                     | -   |        | add_ln63    | add | fabric | 0       |
|    mac_muladd_16s_14ns_29s_29_4_1_U47                     | 1   |        | mul_ln60    | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U43                             | 1   |        | mul_ln60_7  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U44                             | 1   |        | mul_ln60_8  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U48                      | 1   |        | mul_ln60_9  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U45                             | 1   |        | mul_ln60_10 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U49                      | 1   |        | mul_ln60_11 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U50                     | 1   |        | mul_ln60_12 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U46                     | 1   |        | mul_ln63    | mul | dsp48  | 3       |
|    mac_muladd_16s_14ns_29s_29_4_1_U47                     | 1   |        | add_ln63_9  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U48                      | 1   |        | add_ln63_10 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U49                      | 1   |        | add_ln63_12 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U46                     | 1   |        | add_ln63_13 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U50                     | 1   |        | add_ln63_14 | add | dsp48  | 3       |
|    add_ln63_15_fu_1064_p2                                 | -   |        | add_ln63_15 | add | fabric | 0       |
|    add_ln57_fu_983_p2                                     | -   |        | add_ln57    | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln92_1_fu_229_p2                                   | -   |        | add_ln92_1  | add | fabric | 0       |
|    add_ln92_fu_241_p2                                     | -   |        | add_ln92    | add | fabric | 0       |
|    add_ln95_fu_289_p2                                     | -   |        | add_ln95    | add | fabric | 0       |
|    add_ln94_fu_300_p2                                     | -   |        | add_ln94    | add | fabric | 0       |
|  + dct_Pipeline_WR_Loop_Row_WR_Loop_Col                   | 0   |        |             |     |        |         |
|    add_ln115_1_fu_215_p2                                  | -   |        | add_ln115_1 | add | fabric | 0       |
|    add_ln115_fu_273_p2                                    | -   |        | add_ln115   | add | fabric | 0       |
|    add_ln117_fu_254_p2                                    | -   |        | add_ln117   | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| + dct                 | 9    | 0    |        |                   |         |      |         |
|   row_outbuf_U        | 1    | -    |        | row_outbuf        | ram_1p  | auto | 1       |
|   col_outbuf_U        | 1    | -    |        | col_outbuf        | ram_1p  | auto | 1       |
|   col_inbuf_U         | -    | -    |        | col_inbuf         | ram_s2p | auto | 1       |
|   col_inbuf_1_U       | -    | -    |        | col_inbuf_1       | ram_s2p | auto | 1       |
|   col_inbuf_2_U       | -    | -    |        | col_inbuf_2       | ram_s2p | auto | 1       |
|   col_inbuf_3_U       | -    | -    |        | col_inbuf_3       | ram_s2p | auto | 1       |
|   col_inbuf_4_U       | -    | -    |        | col_inbuf_4       | ram_s2p | auto | 1       |
|   col_inbuf_5_U       | -    | -    |        | col_inbuf_5       | ram_s2p | auto | 1       |
|   col_inbuf_6_U       | -    | -    |        | col_inbuf_6       | ram_s2p | auto | 1       |
|   col_inbuf_7_U       | -    | -    |        | col_inbuf_7       | ram_s2p | auto | 1       |
|   buf_2d_in_U         | 1    | -    |        | buf_2d_in         | rom_np  | auto | 1       |
|   buf_2d_out_U        | -    | -    |        | buf_2d_out        | ram_1p  | auto | 1       |
|   buf_2d_out_1_U      | -    | -    |        | buf_2d_out_1      | ram_1p  | auto | 1       |
|   buf_2d_out_2_U      | -    | -    |        | buf_2d_out_2      | ram_1p  | auto | 1       |
|   buf_2d_out_3_U      | -    | -    |        | buf_2d_out_3      | ram_1p  | auto | 1       |
|   buf_2d_out_4_U      | -    | -    |        | buf_2d_out_4      | ram_1p  | auto | 1       |
|   buf_2d_out_5_U      | -    | -    |        | buf_2d_out_5      | ram_1p  | auto | 1       |
|   buf_2d_out_6_U      | -    | -    |        | buf_2d_out_6      | ram_1p  | auto | 1       |
|   buf_2d_out_7_U      | -    | -    |        | buf_2d_out_7      | ram_1p  | auto | 1       |
|   dct_coeff_table_0_U | -    | -    |        | dct_coeff_table_0 | rom_1p  | auto | 1       |
|   dct_coeff_table_1_U | -    | -    |        | dct_coeff_table_1 | rom_1p  | auto | 1       |
|   dct_coeff_table_2_U | -    | -    |        | dct_coeff_table_2 | rom_1p  | auto | 1       |
|   dct_coeff_table_3_U | -    | -    |        | dct_coeff_table_3 | rom_1p  | auto | 1       |
|   dct_coeff_table_4_U | -    | -    |        | dct_coeff_table_4 | rom_1p  | auto | 1       |
|   dct_coeff_table_5_U | -    | -    |        | dct_coeff_table_5 | rom_1p  | auto | 1       |
|   dct_coeff_table_6_U | -    | -    |        | dct_coeff_table_6 | rom_1p  | auto | 1       |
|   dct_coeff_table_7_U | -    | -    |        | dct_coeff_table_7 | rom_1p  | auto | 1       |
+-----------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+---------------------------------------------------------+
| Type            | Options                                   | Location                                                |
+-----------------+-------------------------------------------+---------------------------------------------------------+
| array_partition | variable=buf_2d_out cyclic factor=8 dim=1 | dct_prj/solution5/directives.tcl:8 in dct, buf_2d_out   |
| array_partition | variable=col_inbuf cyclic factor=8 dim=1  | dct_prj/solution5/directives.tcl:7 in dct_2d, col_inbuf |
+-----------------+-------------------------------------------+---------------------------------------------------------+


