WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2519582 heartbeat IPC: 3.969 cumulative IPC: 3.969 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5035501 heartbeat IPC: 3.975 cumulative IPC: 3.972 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6287594 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6287594 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7924217 heartbeat IPC: 3.462 cumulative IPC: 3.055 (Simulation time: 00 hr 00 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 16192090 heartbeat IPC: 1.21 cumulative IPC: 1.514 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 24209956 heartbeat IPC: 1.247 cumulative IPC: 1.395 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 28121234 heartbeat IPC: 2.557 cumulative IPC: 1.603 (Simulation time: 00 hr 02 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 36398084 heartbeat IPC: 1.208 cumulative IPC: 1.494 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 44435152 heartbeat IPC: 1.244 cumulative IPC: 1.442 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 48360710 heartbeat IPC: 2.547 cumulative IPC: 1.545 (Simulation time: 00 hr 04 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 56601388 heartbeat IPC: 1.213 cumulative IPC: 1.491 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 64608150 heartbeat IPC: 1.249 cumulative IPC: 1.457 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 68565080 heartbeat IPC: 2.527 cumulative IPC: 1.525 (Simulation time: 00 hr 06 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 66563805 cumulative IPC: 1.502 (Simulation time: 00 hr 06 min 50 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 66563805 cumulative IPC: 1.502 (Simulation time: 00 hr 06 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_5.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.502 instructions: 100000003 cycles: 66563805
CPU 0 Branch Prediction Accuracy: 91.02% MPKI: 13.99 Average ROB Occupancy at Mispredict: 19.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.52
BRANCH_CONDITIONAL: 7.47
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00166
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   29344931 HIT:   26690716 MISS:    2654215
L1D LOAD         ACCESS:   22771530 HIT:   21435067 MISS:    1336463
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6573400 HIT:    5255649 MISS:    1317751
L1D TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 66.11 cycles
L1I TOTAL        ACCESS:       7778 HIT:       7721 MISS:         57
L1I LOAD         ACCESS:       7778 HIT:       7721 MISS:         57
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 161.8 cycles
L2C TOTAL        ACCESS:    2880807 HIT:    2079680 MISS:     801127
L2C LOAD         ACCESS:     891407 HIT:     530058 MISS:     361349
L2C RFO          ACCESS:     882677 HIT:     509308 MISS:     373369
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1106722 HIT:    1040314 MISS:      66408
L2C TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 216.9 cycles
LLC TOTAL        ACCESS:    1243197 HIT:     900084 MISS:     343113
LLC LOAD         ACCESS:     361341 HIT:     280153 MISS:      81188
LLC RFO          ACCESS:     373365 HIT:     210563 MISS:     162802
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     508490 HIT:     409368 MISS:      99122
LLC TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 462.8 cycles
cpu0_DTLB TOTAL        ACCESS:   22285253 HIT:   21199956 MISS:    1085297
cpu0_DTLB LOAD         ACCESS:   22285253 HIT:   21199956 MISS:    1085297
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.179 cycles
cpu0_ITLB TOTAL        ACCESS:       6830 HIT:       6609 MISS:        221
cpu0_ITLB LOAD         ACCESS:       6830 HIT:       6609 MISS:        221
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.805 cycles
cpu0_STLB TOTAL        ACCESS:     905592 HIT:     905591 MISS:          1
cpu0_STLB LOAD         ACCESS:     905592 HIT:     905591 MISS:          1
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 404 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22775
  ROW_BUFFER_MISS:     220680
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       9578
  FULL:     182184
