<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>I2C</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./I2C.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./I2C_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./I2C_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>./I2C.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="I2C_sb::work" state="GOOD" type="1"/><module file="hdl\i2c_top.v" module_class="HdlModule" name="i2c_top" state="GOOD" type="2"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>MMUART_0_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MMUART_0_TXD</componentSignalName><busSignalName>MMUART_0_TXD</busSignalName></signal><signal><componentSignalName>MMUART_0_RXD</componentSignalName><busSignalName>MMUART_0_RXD</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MMUART_0_TXD</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MMUART_0_RXD</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>sda</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>scl</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>read_data</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data_out</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>