Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f88e10a12e574e46a0f5f33d7ff2967b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab10_2_1_tb_behav xil_defaultlib.lab10_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/lab2_2_1.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_5Mhz_clk_5Mhz_clk_wiz
Compiling module xil_defaultlib.clk_5Mhz
Compiling module xil_defaultlib.four_by_four_bit_multiplier
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.lab10_2_1
Compiling module xil_defaultlib.lab10_2_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab10_2_1_tb_behav
