DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
itemName "ALL"
)
(DmPackageRef
library "Kart"
unitName "Kart"
itemName "ALL"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_uartController"
duLibraryName "UART"
duName "uartController"
elements [
]
mwi 0
uid 2444,0
)
(Instance
name "U_txRouter"
duLibraryName "Kart"
duName "txRouter"
elements [
]
mwi 0
uid 3435,0
)
(Instance
name "I_txFIFO"
duLibraryName "Memory"
duName "FIFO_bram"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ADDRESS_BIT_NB + VALUE_BIT_NB"
)
(GiElement
name "depth"
type "positive"
value "TX_BUFFER_SIZE"
)
]
mwi 0
uid 3847,0
)
(Instance
name "U_7"
duLibraryName "gates"
duName "and2inv2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3892,0
)
(Instance
name "U_8"
duLibraryName "gates"
duName "bufferUlogicVector"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ADDRESS_BIT_NB"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3988,0
)
(Instance
name "U_9"
duLibraryName "gates"
duName "bufferUlogicVector"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "VALUE_BIT_NB"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 4000,0
)
(Instance
name "I_stepperController"
duLibraryName "Stepper"
duName "stepperMotorController"
elements [
]
mwi 0
uid 6301,0
)
(Instance
name "I_cregController"
duLibraryName "ControlRegisters"
duName "controlRegistersController"
elements [
]
mwi 0
uid 6541,0
)
(Instance
name "I_dcMotorController"
duLibraryName "DcMotor"
duName "dcMotorController"
elements [
]
mwi 0
uid 7541,0
)
(Instance
name "I_sensorsController"
duLibraryName "Sensors"
duName "sensorsController"
elements [
]
mwi 0
uid 8029,0
)
]
libraryRefs [
"ieee"
"Common"
"Kart"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kart@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kart@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kart@controller"
)
(vvPair
variable "d_logical"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kartController"
)
(vvPair
variable "date"
value "22.07.2022"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "kartController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "22.07.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "13:51:38"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Kart"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Kart/work"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "kartController"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kart@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\eln_kart_sodimm200\\Prefs\\..\\Kart\\hds\\kartController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:51:38"
)
(vvPair
variable "unit"
value "kartController"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,4000,74000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,4000,68500,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,0,78000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "74200,0,77200,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,2000,74000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,2000,67200,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,2000,57000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,2000,55300,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,1000,94000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "74200,1200,83600,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,0,94000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "78200,0,79800,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,0,74000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "58350,400,68650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,3000,57000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,3000,55300,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,4000,57000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,4000,55900,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,3000,74000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,3000,66800,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "53000,0,94000,5000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 175,0
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19400,20000,20200"
st "RxD                  : std_ulogic"
)
)
*13 (PortIoIn
uid 181,0
shape (CompositeShape
uid 182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 183,0
sl 0
ro 270
xt "128000,19625,129500,20375"
)
(Line
uid 184,0
sl 0
ro 270
xt "129500,20000,130000,20000"
pts [
"129500,20000"
"130000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "124200,19400,127000,20600"
st "RxD"
ju 2
blo "127000,20400"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 187,0
decl (Decl
n "TxD"
t "std_ulogic"
o 11
suid 2,0
)
declText (MLText
uid 188,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,27400,20000,28200"
st "TxD                  : std_ulogic"
)
)
*15 (PortIoOut
uid 193,0
shape (CompositeShape
uid 194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 195,0
sl 0
ro 270
xt "157500,32625,159000,33375"
)
(Line
uid 196,0
sl 0
ro 270
xt "157000,33000,157500,33000"
pts [
"157000,33000"
"157500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "160000,32400,162800,33600"
st "TxD"
blo "160000,33400"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 199,0
decl (Decl
n "clock"
t "std_ulogic"
o 4
suid 3,0
)
declText (MLText
uid 200,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21800,20000,22600"
st "clock                : std_ulogic"
)
)
*17 (Net
uid 211,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 4,0
)
declText (MLText
uid 212,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,25000,20000,25800"
st "reset                : std_ulogic"
)
)
*18 (CommentText
uid 223,0
shape (Rectangle
uid 224,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "74000,12000,182000,16000"
)
oxt "0,0,15000,5000"
text (MLText
uid 225,0
va (VaSet
fg "0,0,32768"
font "Verdana,14,1"
)
xt "125100,12300,130900,15700"
st "
Serial
====
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 108000
)
position 4
)
*19 (CommentText
uid 226,0
shape (Rectangle
uid 227,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "197000,12000,231000,16000"
)
oxt "0,0,15000,5000"
text (MLText
uid 228,0
va (VaSet
fg "0,0,32768"
font "Verdana,14,1"
)
xt "209900,12300,218100,15700"
st "
Modules
======
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 34000
)
position 4
)
*20 (Net
uid 1759,0
lang 11
decl (Decl
n "dataIn"
t "dataRegisterType"
o 27
suid 29,0
)
declText (MLText
uid 1760,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,41400,27000,42200"
st "SIGNAL dataIn               : dataRegisterType"
)
)
*21 (SaComponent
uid 2444,0
optionalChildren [
*22 (CptPort
uid 2388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,19625,133000,20375"
)
tg (CPTG
uid 2390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2391,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,19300,137200,20700"
st "RxD"
blo "134000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*23 (CptPort
uid 2392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,40625,133000,41375"
)
tg (CPTG
uid 2394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2395,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,40300,137800,41700"
st "clock"
blo "134000,41500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*24 (CptPort
uid 2396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,42625,133000,43375"
)
tg (CPTG
uid 2398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2399,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,42300,138100,43700"
st "reset"
blo "134000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*25 (CptPort
uid 2400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,32625,155750,33375"
)
tg (CPTG
uid 2402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2403,0
va (VaSet
font "Verdana,12,0"
)
xt "150900,32300,154000,33700"
st "TxD"
ju 2
blo "154000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*26 (CptPort
uid 2404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,26625,155750,27375"
)
tg (CPTG
uid 2406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2407,0
va (VaSet
font "Verdana,12,0"
)
xt "148200,26300,154000,27700"
st "badCRC"
ju 2
blo "154000,27500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "badCRC"
t "std_ulogic"
o 9
suid 5,0
)
)
)
*27 (CptPort
uid 2408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,28625,155750,29375"
)
tg (CPTG
uid 2410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2411,0
va (VaSet
font "Verdana,12,0"
)
xt "143100,28300,154000,29700"
st "watchdogError"
ju 2
blo "154000,29500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "watchdogError"
t "std_ulogic"
o 13
suid 6,0
)
)
)
*28 (CptPort
uid 2412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,19625,155750,20375"
)
tg (CPTG
uid 2414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2415,0
va (VaSet
font "Verdana,12,0"
)
xt "147500,19300,154000,20700"
st "newData"
ju 2
blo "154000,20500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "newData"
t "std_ulogic"
o 12
suid 7,0
)
)
)
*29 (CptPort
uid 2416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,21625,155750,22375"
)
tg (CPTG
uid 2418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2419,0
va (VaSet
font "Verdana,12,0"
)
xt "148100,21300,154000,22700"
st "address"
ju 2
blo "154000,22500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "address"
t "symbolSizeType"
o 8
suid 8,0
)
)
)
*30 (CptPort
uid 2420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155000,23625,155750,24375"
)
tg (CPTG
uid 2422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2423,0
va (VaSet
font "Verdana,12,0"
)
xt "150300,23300,154000,24700"
st "data"
ju 2
blo "154000,24500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "data"
t "dataRegisterType"
o 11
suid 9,0
)
)
)
*31 (CptPort
uid 2424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,31625,133000,32375"
)
tg (CPTG
uid 2426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2427,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,31300,143700,32700"
st "busySending"
blo "134000,32500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "busySending"
t "std_ulogic"
o 10
suid 10,0
)
)
)
*32 (CptPort
uid 2428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,37625,133000,38375"
)
tg (CPTG
uid 2430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2431,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,37300,143700,38700"
st "startSending"
blo "134000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "startSending"
t "std_ulogic"
o 4
suid 13,0
)
)
)
*33 (CptPort
uid 2432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,33625,133000,34375"
)
tg (CPTG
uid 2434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2435,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,33300,142700,34700"
st "tx_address"
blo "134000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "tx_address"
t "symbolSizeType"
o 5
suid 14,0
)
)
)
*34 (CptPort
uid 2436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,35625,133000,36375"
)
tg (CPTG
uid 2438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2439,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,35300,139700,36700"
st "tx_data"
blo "134000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "tx_data"
t "dataRegisterType"
o 6
suid 15,0
)
)
)
*35 (CommentGraphic
uid 2440,0
shape (PolyLine2D
pts [
"155000,31000"
"133000,31000"
]
uid 2441,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "133000,31000,155000,31000"
)
oxt "14000,26000,36000,26000"
)
*36 (CommentGraphic
uid 2442,0
shape (PolyLine2D
pts [
"155000,39000"
"133000,39000"
]
uid 2443,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "133000,39000,155000,39000"
)
oxt "14000,34000,36000,34000"
)
]
shape (Rectangle
uid 2445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "133000,18000,155000,46000"
fos 1
)
oxt "14000,13000,36000,41000"
ttg (MlTextGroup
uid 2446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 2447,0
va (VaSet
font "Verdana,9,1"
)
xt "132800,46800,136200,48000"
st "UART"
blo "132800,47800"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 2448,0
va (VaSet
font "Verdana,9,1"
)
xt "132800,48000,141000,49200"
st "uartController"
blo "132800,49000"
tm "CptNameMgr"
)
*39 (Text
uid 2449,0
va (VaSet
font "Verdana,9,1"
)
xt "132800,49200,142100,50400"
st "I_uartController"
blo "132800,50200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2451,0
text (MLText
uid 2452,0
va (VaSet
font "Courier New,8,0"
)
xt "133000,50800,133000,50800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "133250,44250,134750,45750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*40 (PortIoIn
uid 2460,0
shape (CompositeShape
uid 2461,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2462,0
sl 0
ro 270
xt "68000,36625,69500,37375"
)
(Line
uid 2463,0
sl 0
ro 270
xt "69500,37000,70000,37000"
pts [
"69500,37000"
"70000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2464,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2465,0
va (VaSet
)
xt "63600,36400,67000,37600"
st "clock"
ju 2
blo "67000,37400"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 2466,0
shape (CompositeShape
uid 2467,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2468,0
sl 0
ro 270
xt "68000,38625,69500,39375"
)
(Line
uid 2469,0
sl 0
ro 270
xt "69500,39000,70000,39000"
pts [
"69500,39000"
"70000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2470,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2471,0
va (VaSet
)
xt "63700,38400,67000,39600"
st "reset"
ju 2
blo "67000,39400"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 2490,0
decl (Decl
n "coil4"
t "std_uLogic"
o 18
suid 36,0
)
declText (MLText
uid 2491,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,33000,20000,33800"
st "coil4                : std_uLogic"
)
)
*43 (PortIoOut
uid 2496,0
shape (CompositeShape
uid 2497,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2498,0
sl 0
ro 270
xt "229500,38625,231000,39375"
)
(Line
uid 2499,0
sl 0
ro 270
xt "229000,39000,229500,39000"
pts [
"229000,39000"
"229500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2500,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2501,0
va (VaSet
)
xt "232000,38400,235200,39600"
st "coil4"
blo "232000,39400"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 2502,0
decl (Decl
n "coil3"
t "std_uLogic"
o 17
suid 37,0
)
declText (MLText
uid 2503,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,32200,20000,33000"
st "coil3                : std_uLogic"
)
)
*45 (PortIoOut
uid 2508,0
shape (CompositeShape
uid 2509,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2510,0
sl 0
ro 270
xt "229500,36625,231000,37375"
)
(Line
uid 2511,0
sl 0
ro 270
xt "229000,37000,229500,37000"
pts [
"229000,37000"
"229500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2512,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2513,0
va (VaSet
)
xt "232000,36400,235200,37600"
st "coil3"
blo "232000,37400"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 2514,0
decl (Decl
n "coil2"
t "std_uLogic"
o 16
suid 38,0
)
declText (MLText
uid 2515,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,31400,20000,32200"
st "coil2                : std_uLogic"
)
)
*47 (PortIoOut
uid 2520,0
shape (CompositeShape
uid 2521,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2522,0
sl 0
ro 270
xt "229500,34625,231000,35375"
)
(Line
uid 2523,0
sl 0
ro 270
xt "229000,35000,229500,35000"
pts [
"229000,35000"
"229500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2524,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2525,0
va (VaSet
)
xt "232000,34400,235200,35600"
st "coil2"
blo "232000,35400"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 2526,0
decl (Decl
n "coil1"
t "std_ulogic"
o 15
suid 39,0
)
declText (MLText
uid 2527,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,30600,20000,31400"
st "coil1                : std_ulogic"
)
)
*49 (PortIoOut
uid 2532,0
shape (CompositeShape
uid 2533,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2534,0
sl 0
ro 270
xt "229500,32625,231000,33375"
)
(Line
uid 2535,0
sl 0
ro 270
xt "229000,33000,229500,33000"
pts [
"229000,33000"
"229500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2536,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2537,0
va (VaSet
)
xt "232000,32400,235200,33600"
st "coil1"
blo "232000,33400"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 2538,0
lang 11
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 9
suid 40,0
)
declText (MLText
uid 2539,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,25800,20000,26600"
st "stepperEnd           : std_ulogic"
)
)
*51 (PortIoIn
uid 2544,0
shape (CompositeShape
uid 2545,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2546,0
sl 0
ro 90
xt "229500,27625,231000,28375"
)
(Line
uid 2547,0
sl 0
ro 90
xt "229000,28000,229500,28000"
pts [
"229500,28000"
"229000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2548,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2549,0
va (VaSet
)
xt "232000,27400,239100,28600"
st "stepperEnd"
blo "232000,28400"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 2562,0
decl (Decl
n "testMode"
t "std_ulogic"
o 10
suid 42,0
)
declText (MLText
uid 2563,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,26600,20000,27400"
st "testMode             : std_ulogic"
)
)
*53 (PortIoIn
uid 2568,0
shape (CompositeShape
uid 2569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2570,0
sl 0
ro 90
xt "229500,21625,231000,22375"
)
(Line
uid 2571,0
sl 0
ro 90
xt "229000,22000,229500,22000"
pts [
"229500,22000"
"229000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2573,0
va (VaSet
)
xt "232000,21400,237400,22600"
st "testMode"
blo "232000,22400"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 2962,0
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 43,0
)
declText (MLText
uid 2963,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,33800,20000,34600"
st "forwards             : std_ulogic"
)
)
*55 (PortIoOut
uid 2968,0
shape (CompositeShape
uid 2969,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2970,0
sl 0
ro 270
xt "229500,61625,231000,62375"
)
(Line
uid 2971,0
sl 0
ro 270
xt "229000,62000,229500,62000"
pts [
"229000,62000"
"229500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2972,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2973,0
va (VaSet
)
xt "232000,61400,236900,62600"
st "forwards"
blo "232000,62400"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 2974,0
decl (Decl
n "pwm"
t "std_ulogic"
o 21
suid 44,0
)
declText (MLText
uid 2975,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,35400,20000,36200"
st "pwm                  : std_ulogic"
)
)
*57 (PortIoOut
uid 2980,0
shape (CompositeShape
uid 2981,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2982,0
sl 0
ro 270
xt "229500,63625,231000,64375"
)
(Line
uid 2983,0
sl 0
ro 270
xt "229000,64000,229500,64000"
pts [
"229000,64000"
"229500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2984,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2985,0
va (VaSet
)
xt "232000,63400,234900,64600"
st "pwm"
blo "232000,64400"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 3014,0
lang 11
decl (Decl
n "regWr"
t "std_ulogic"
o 42
suid 45,0
)
declText (MLText
uid 3015,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,50200,24000,51000"
st "SIGNAL regWr                : std_ulogic"
)
)
*59 (Net
uid 3016,0
lang 11
decl (Decl
n "addressIn"
t "symbolSizeType"
o 24
suid 46,0
)
declText (MLText
uid 3017,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,39000,26000,39800"
st "SIGNAL addressIn            : symbolSizeType"
)
)
*60 (Net
uid 3267,0
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 20
suid 47,0
)
declText (MLText
uid 3268,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,34600,32500,35400"
st "leds                 : std_uLogic_vector(1 to SENS_ledNb)"
)
)
*61 (PortIoOut
uid 3273,0
shape (CompositeShape
uid 3274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3275,0
sl 0
ro 270
xt "229500,75625,231000,76375"
)
(Line
uid 3276,0
sl 0
ro 270
xt "229000,76000,229500,76000"
pts [
"229000,76000"
"229500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3277,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "232000,75400,234800,76600"
st "leds"
blo "232000,76400"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 3279,0
lang 11
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 6
suid 48,0
)
declText (MLText
uid 3280,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,23400,35500,24200"
st "endSwitches          : std_ulogic_vector(1 to SENS_endSwitchNb)"
)
)
*63 (PortIoIn
uid 3285,0
shape (CompositeShape
uid 3286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3287,0
sl 0
ro 90
xt "229500,78625,231000,79375"
)
(Line
uid 3288,0
sl 0
ro 90
xt "229000,79000,229500,79000"
pts [
"229500,79000"
"229000,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3290,0
va (VaSet
)
xt "232000,78400,239700,79600"
st "endSwitches"
blo "232000,79400"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 3291,0
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 7
suid 49,0
)
declText (MLText
uid 3292,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,24200,36000,25000"
st "hallPulses           : std_ulogic_vector(1 to SENS_hallSensorNb)"
)
)
*65 (PortIoIn
uid 3297,0
shape (CompositeShape
uid 3298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3299,0
sl 0
ro 90
xt "229500,81625,231000,82375"
)
(Line
uid 3300,0
sl 0
ro 90
xt "229000,82000,229500,82000"
pts [
"229500,82000"
"229000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3301,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
)
xt "232000,81400,238600,82600"
st "hallPulses"
blo "232000,82400"
tm "WireNameMgr"
)
)
)
*66 (PortIoIn
uid 3321,0
shape (CompositeShape
uid 3322,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3323,0
sl 0
ro 90
xt "229500,86625,231000,87375"
)
(Line
uid 3324,0
sl 0
ro 90
xt "229000,87000,229500,87000"
pts [
"229500,87000"
"229000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3325,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3326,0
va (VaSet
)
xt "232000,86400,240500,87600"
st "distancePulse"
blo "232000,87400"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 3343,0
decl (Decl
n "distancePulse"
t "std_ulogic"
o 5
suid 53,0
)
declText (MLText
uid 3344,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,22600,20000,23400"
st "distancePulse        : std_ulogic"
)
)
*68 (Net
uid 3419,0
lang 11
decl (Decl
n "stepperSendRequest"
t "std_ulogic"
o 50
suid 54,0
)
declText (MLText
uid 3420,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,56600,24000,57400"
st "SIGNAL stepperSendRequest   : std_ulogic"
)
)
*69 (Net
uid 3427,0
lang 11
decl (Decl
n "stepperSendAuth"
t "std_ulogic"
o 49
suid 55,0
)
declText (MLText
uid 3428,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,55800,24000,56600"
st "SIGNAL stepperSendAuth      : std_ulogic"
)
)
*70 (Blk
uid 3435,0
shape (Rectangle
uid 3436,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "158000,54000,181000,90000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3437,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 3438,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,91200,161400,92400"
st "Kart"
blo "158600,92200"
tm "BdLibraryNameMgr"
)
*72 (Text
uid 3439,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,92400,163700,93600"
st "txRouter"
blo "158600,93400"
tm "BlkNameMgr"
)
*73 (Text
uid 3440,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,93600,165600,94800"
st "U_txRouter"
blo "158600,94600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3441,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3442,0
text (MLText
uid 3443,0
va (VaSet
font "Courier New,8,0"
)
xt "159600,68200,159600,68200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3444,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "158250,88250,159750,89750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*74 (Net
uid 3445,0
lang 11
decl (Decl
n "dcMotorAddressToSend"
t "symbolSizeType"
o 29
suid 56,0
)
declText (MLText
uid 3446,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,43000,26000,43800"
st "SIGNAL dcMotorAddressToSend : symbolSizeType"
)
)
*75 (Net
uid 3453,0
lang 11
decl (Decl
n "dcMotorDataToSend"
t "dataRegisterType"
o 30
suid 57,0
)
declText (MLText
uid 3454,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,43800,27000,44600"
st "SIGNAL dcMotorDataToSend    : dataRegisterType"
)
)
*76 (Net
uid 3461,0
lang 11
decl (Decl
n "dcMotorSendRequest"
t "std_ulogic"
o 32
suid 58,0
)
declText (MLText
uid 3462,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,45400,24000,46200"
st "SIGNAL dcMotorSendRequest   : std_ulogic"
)
)
*77 (Net
uid 3469,0
lang 11
decl (Decl
n "dcMotorSendAuth"
t "std_ulogic"
o 31
suid 59,0
)
declText (MLText
uid 3470,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,44600,24000,45400"
st "SIGNAL dcMotorSendAuth      : std_ulogic"
)
)
*78 (Net
uid 3477,0
lang 11
decl (Decl
n "sensorsSendAuth"
t "std_ulogic"
o 45
suid 60,0
)
declText (MLText
uid 3478,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,52600,24000,53400"
st "SIGNAL sensorsSendAuth      : std_ulogic"
)
)
*79 (Net
uid 3485,0
lang 11
decl (Decl
n "sensorsSendRequest"
t "std_ulogic"
o 46
suid 61,0
)
declText (MLText
uid 3486,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,53400,24000,54200"
st "SIGNAL sensorsSendRequest   : std_ulogic"
)
)
*80 (Net
uid 3493,0
lang 11
decl (Decl
n "sensorsDataToSend"
t "dataRegisterType"
o 44
suid 62,0
)
declText (MLText
uid 3494,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,51800,27000,52600"
st "SIGNAL sensorsDataToSend    : dataRegisterType"
)
)
*81 (Net
uid 3501,0
lang 11
decl (Decl
n "sensorsAddressToSend"
t "symbolSizeType"
o 43
suid 63,0
)
declText (MLText
uid 3502,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,51000,26000,51800"
st "SIGNAL sensorsAddressToSend : symbolSizeType"
)
)
*82 (Net
uid 3529,0
lang 11
decl (Decl
n "stepperDataToSend"
t "dataRegisterType"
o 48
suid 64,0
)
declText (MLText
uid 3530,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,55000,27000,55800"
st "SIGNAL stepperDataToSend    : dataRegisterType"
)
)
*83 (Net
uid 3537,0
lang 11
decl (Decl
n "stepperAddressToSend"
t "symbolSizeType"
o 47
suid 65,0
)
declText (MLText
uid 3538,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,54200,26000,55000"
st "SIGNAL stepperAddressToSend : symbolSizeType"
)
)
*84 (Net
uid 3549,0
lang 11
decl (Decl
n "address"
t "symbolSizeType"
o 23
suid 66,0
)
declText (MLText
uid 3550,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,38200,26000,39000"
st "SIGNAL address              : symbolSizeType"
)
)
*85 (Net
uid 3557,0
lang 11
decl (Decl
n "data"
t "dataRegisterType"
o 26
suid 67,0
)
declText (MLText
uid 3558,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,40600,27000,41400"
st "SIGNAL data                 : dataRegisterType"
)
)
*86 (Net
uid 3565,0
lang 11
decl (Decl
n "load"
t "std_ulogic"
o 36
suid 68,0
)
declText (MLText
uid 3566,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,48600,24000,49400"
st "SIGNAL load                 : std_ulogic"
)
)
*87 (Net
uid 3579,0
lang 11
decl (Decl
n "full"
t "std_ulogic"
o 33
suid 69,0
)
declText (MLText
uid 3580,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,46200,24000,47000"
st "SIGNAL full                 : std_ulogic"
)
)
*88 (Net
uid 3605,0
lang 11
decl (Decl
n "badCRC"
t "std_ulogic"
o 12
suid 70,0
)
declText (MLText
uid 3606,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,28200,20000,29000"
st "badCRC               : std_ulogic"
)
)
*89 (PortIoOut
uid 3611,0
shape (CompositeShape
uid 3612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3613,0
sl 0
ro 270
xt "157500,26625,159000,27375"
)
(Line
uid 3614,0
sl 0
ro 270
xt "157000,27000,157500,27000"
pts [
"157000,27000"
"157500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3615,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3616,0
va (VaSet
)
xt "160000,26400,164800,27600"
st "badCRC"
blo "160000,27400"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 3617,0
lang 11
decl (Decl
n "watchdogError"
t "std_ulogic"
o 22
suid 71,0
)
declText (MLText
uid 3618,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,36200,20000,37000"
st "watchdogError        : std_ulogic"
)
)
*91 (PortIoOut
uid 3623,0
shape (CompositeShape
uid 3624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3625,0
sl 0
ro 270
xt "157500,28625,159000,29375"
)
(Line
uid 3626,0
sl 0
ro 270
xt "157000,29000,157500,29000"
pts [
"157000,29000"
"157500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3627,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3628,0
va (VaSet
)
xt "160000,28400,168600,29600"
st "watchdogError"
blo "160000,29400"
tm "WireNameMgr"
)
)
)
*92 (SaComponent
uid 3847,0
optionalChildren [
*93 (CptPort
uid 3815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,32625,74000,33375"
)
tg (CPTG
uid 3817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3818,0
va (VaSet
)
xt "75000,32400,78100,33600"
st "write"
blo "75000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*94 (CptPort
uid 3819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,36625,74000,37375"
)
tg (CPTG
uid 3821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3822,0
va (VaSet
)
xt "75000,36400,78400,37600"
st "clock"
blo "75000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*95 (CptPort
uid 3823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,38625,74000,39375"
)
tg (CPTG
uid 3825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3826,0
va (VaSet
)
xt "75000,38400,78300,39600"
st "reset"
blo "75000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*96 (CptPort
uid 3827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,28625,86750,29375"
)
tg (CPTG
uid 3829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3830,0
va (VaSet
)
xt "80201,28400,85001,29600"
st "dataOut"
ju 2
blo "85001,29400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*97 (CptPort
uid 3831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3832,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,39625,86750,40375"
)
tg (CPTG
uid 3833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3834,0
va (VaSet
)
xt "82100,39400,85000,40600"
st "read"
ju 2
blo "85000,40400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*98 (CptPort
uid 3835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,28625,74000,29375"
)
tg (CPTG
uid 3837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3838,0
va (VaSet
)
xt "74999,28400,78999,29600"
st "dataIn"
blo "74999,29400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*99 (CptPort
uid 3839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,30625,86750,31375"
)
tg (CPTG
uid 3841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3842,0
va (VaSet
)
xt "81200,30400,85000,31600"
st "empty"
ju 2
blo "85000,31400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*100 (CptPort
uid 3843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3844,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,30625,74000,31375"
)
tg (CPTG
uid 3845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3846,0
va (VaSet
)
xt "75000,30400,77200,31600"
st "full"
blo "75000,31400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 3848,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,28000,86000,41000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 3849,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 3850,0
va (VaSet
)
xt "74600,40800,79300,42000"
st "Memory"
blo "74600,41800"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 3851,0
va (VaSet
)
xt "74600,42000,81000,43200"
st "FIFO_bram"
blo "74600,43000"
tm "CptNameMgr"
)
*103 (Text
uid 3852,0
va (VaSet
)
xt "74600,43200,80000,44400"
st "I_txFIFO"
blo "74600,44200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3853,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3854,0
text (MLText
uid 3855,0
va (VaSet
font "Verdana,8,0"
)
xt "74000,45000,101900,47000"
st "dataBitNb = ADDRESS_BIT_NB + VALUE_BIT_NB    ( positive )  
depth     = TX_BUFFER_SIZE                   ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ADDRESS_BIT_NB + VALUE_BIT_NB"
)
(GiElement
name "depth"
type "positive"
value "TX_BUFFER_SIZE"
)
]
)
viewicon (ZoomableIcon
uid 3856,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,39250,75750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*104 (SaComponent
uid 3892,0
optionalChildren [
*105 (CptPort
uid 3878,0
optionalChildren [
*106 (Circle
uid 3882,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94625,32250,95375,33000"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3879,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "94625,31500,95375,32250"
)
tg (CPTG
uid 3880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3881,0
ro 270
va (VaSet
isHidden 1
)
xt "94200,33000,95400,42500"
st "in1 : std_uLogic"
ju 2
blo "95200,33000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*107 (CptPort
uid 3883,0
optionalChildren [
*108 (Circle
uid 3887,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90625,32250,91375,33000"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3884,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90625,31500,91375,32250"
)
tg (CPTG
uid 3885,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3886,0
ro 270
va (VaSet
isHidden 1
)
xt "90200,33000,91400,42500"
st "in2 : std_uLogic"
ju 2
blo "91200,33000"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*109 (CptPort
uid 3888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3889,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "92625,39950,93375,40700"
)
tg (CPTG
uid 3890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3891,0
ro 270
va (VaSet
isHidden 1
)
xt "92250,29800,93450,40000"
st "out1 : std_uLogic"
blo "93250,40000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 3893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "90000,33000,96000,40000"
)
showPorts 0
oxt "33000,16000,40000,22000"
ttg (MlTextGroup
uid 3894,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 3895,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "90100,39200,93200,40200"
st "gates"
blo "90100,40000"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 3896,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "90100,40200,95000,41200"
st "and2inv2"
blo "90100,41000"
tm "CptNameMgr"
)
*112 (Text
uid 3897,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "90100,40200,92600,41200"
st "U_7"
blo "90100,41000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3898,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3899,0
text (MLText
uid 3900,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "89500,42100,103600,43100"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3901,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "90250,38250,91750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*113 (Net
uid 3908,0
decl (Decl
n "in2"
t "std_uLogic"
o 35
suid 73,0
)
declText (MLText
uid 3909,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,47800,24000,48600"
st "SIGNAL in2                  : std_uLogic"
)
)
*114 (Net
uid 3914,0
lang 11
decl (Decl
n "busySending"
t "std_ulogic"
o 25
suid 74,0
)
declText (MLText
uid 3915,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,39800,24000,40600"
st "SIGNAL busySending          : std_ulogic"
)
)
*115 (Net
uid 3920,0
decl (Decl
n "read"
t "std_ulogic"
o 41
suid 75,0
)
declText (MLText
uid 3921,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,49400,24000,50200"
st "SIGNAL read                 : std_ulogic"
)
)
*116 (Net
uid 3932,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
o 28
suid 76,0
)
declText (MLText
uid 3933,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,42200,48500,43000"
st "SIGNAL dataOut              : std_ulogic_vector(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
)
)
*117 (Net
uid 3968,0
decl (Decl
n "txFifoData"
t "std_ulogic_vector"
b "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
o 51
suid 78,0
)
declText (MLText
uid 3969,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,57400,48500,58200"
st "SIGNAL txFifoData           : std_ulogic_vector(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
)
)
*118 (SaComponent
uid 3988,0
optionalChildren [
*119 (CptPort
uid 3980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3981,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,74625,110750,75375"
)
tg (CPTG
uid 3982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3983,0
va (VaSet
isHidden 1
)
xt "107700,74100,110000,75300"
st "in1"
ju 2
blo "110000,75100"
)
s (Text
uid 3998,0
va (VaSet
isHidden 1
)
xt "110000,75300,110000,75300"
ju 2
blo "110000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*120 (CptPort
uid 3984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3985,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,74625,105000,75375"
)
tg (CPTG
uid 3986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3987,0
va (VaSet
isHidden 1
)
xt "105000,74100,108000,75300"
st "out1"
blo "105000,75100"
)
s (Text
uid 3999,0
va (VaSet
isHidden 1
)
xt "105000,75300,105000,75300"
blo "105000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 3989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,72000,110000,78000"
)
showPorts 0
oxt "35000,16000,40000,22000"
ttg (MlTextGroup
uid 3990,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 3991,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,77700,114010,78700"
st "gates"
blo "110910,78500"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 3992,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,78700,120810,79700"
st "bufferUlogicVector"
blo "110910,79500"
tm "CptNameMgr"
)
*123 (Text
uid 3993,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,79700,113410,80700"
st "U_8"
blo "110910,80500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3994,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3995,0
text (MLText
uid 3996,0
va (VaSet
font "Verdana,8,0"
)
xt "111000,81000,131700,83000"
st "dataBitNb = ADDRESS_BIT_NB    ( positive )  
delay     = gateDelay         ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "ADDRESS_BIT_NB"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3997,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,76250,106750,77750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*124 (SaComponent
uid 4000,0
optionalChildren [
*125 (CptPort
uid 4010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4011,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "110000,63625,110750,64375"
)
tg (CPTG
uid 4012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4013,0
va (VaSet
isHidden 1
)
xt "107700,63100,110000,64300"
st "in1"
ju 2
blo "110000,64100"
)
s (Text
uid 4014,0
va (VaSet
isHidden 1
)
xt "110000,64300,110000,64300"
ju 2
blo "110000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*126 (CptPort
uid 4015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4016,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "104250,63625,105000,64375"
)
tg (CPTG
uid 4017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4018,0
va (VaSet
isHidden 1
)
xt "105000,63100,108000,64300"
st "out1"
blo "105000,64100"
)
s (Text
uid 4019,0
va (VaSet
isHidden 1
)
xt "105000,64300,105000,64300"
blo "105000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
)
)
)
]
shape (Buf
uid 4001,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,61000,110000,67000"
)
showPorts 0
oxt "35000,16000,40000,22000"
ttg (MlTextGroup
uid 4002,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 4003,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,66700,114010,67700"
st "gates"
blo "110910,67500"
tm "BdLibraryNameMgr"
)
*128 (Text
uid 4004,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,67700,120810,68700"
st "bufferUlogicVector"
blo "110910,68500"
tm "CptNameMgr"
)
*129 (Text
uid 4005,0
va (VaSet
font "Verdana,8,1"
)
xt "110910,68700,113410,69700"
st "U_9"
blo "110910,69500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4006,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4007,0
text (MLText
uid 4008,0
va (VaSet
font "Verdana,8,0"
)
xt "111000,70000,130400,72000"
st "dataBitNb = VALUE_BIT_NB    ( positive )  
delay     = gateDelay       ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "VALUE_BIT_NB"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 4009,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,65250,106750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*130 (Net
uid 5896,0
lang 11
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 2
suid 93,0
)
declText (MLText
uid 5897,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20200,20000,21000"
st "batterySClIn         : std_ulogic"
)
)
*131 (PortIoIn
uid 5902,0
shape (CompositeShape
uid 5903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5904,0
sl 0
ro 90
xt "229500,90625,231000,91375"
)
(Line
uid 5905,0
sl 0
ro 90
xt "229000,91000,229500,91000"
pts [
"229500,91000"
"229000,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5906,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5907,0
va (VaSet
)
xt "232000,90400,239900,91600"
st "batterySClIn"
blo "232000,91400"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 5908,0
lang 11
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 13
suid 94,0
)
declText (MLText
uid 5909,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,29000,20000,29800"
st "batterySClOut        : std_ulogic"
)
)
*133 (PortIoOut
uid 5914,0
shape (CompositeShape
uid 5915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5916,0
sl 0
ro 270
xt "229500,92625,231000,93375"
)
(Line
uid 5917,0
sl 0
ro 270
xt "229000,93000,229500,93000"
pts [
"229000,93000"
"229500,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5918,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5919,0
va (VaSet
)
xt "232000,92400,240700,93600"
st "batterySClOut"
blo "232000,93400"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 5920,0
lang 11
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 3
suid 95,0
)
declText (MLText
uid 5921,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21000,20000,21800"
st "batterySDaIn         : std_ulogic"
)
)
*135 (PortIoIn
uid 5926,0
shape (CompositeShape
uid 5927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5928,0
sl 0
ro 90
xt "229500,94625,231000,95375"
)
(Line
uid 5929,0
sl 0
ro 90
xt "229000,95000,229500,95000"
pts [
"229500,95000"
"229000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5930,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5931,0
va (VaSet
)
xt "232000,94400,240200,95600"
st "batterySDaIn"
blo "232000,95400"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 5932,0
lang 11
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 14
suid 96,0
)
declText (MLText
uid 5933,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,29800,20000,30600"
st "batterySDaOut        : std_ulogic"
)
)
*137 (PortIoOut
uid 5938,0
shape (CompositeShape
uid 5939,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5940,0
sl 0
ro 270
xt "229500,96625,231000,97375"
)
(Line
uid 5941,0
sl 0
ro 270
xt "229000,97000,229500,97000"
pts [
"229000,97000"
"229500,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5942,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5943,0
va (VaSet
)
xt "232000,96400,241000,97600"
st "batterySDaOut"
blo "232000,97400"
tm "WireNameMgr"
)
)
)
*138 (SaComponent
uid 6301,0
optionalChildren [
*139 (CptPort
uid 6237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,21625,197000,22375"
)
tg (CPTG
uid 6239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6240,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,21300,205200,22700"
st "addressIn"
blo "198000,22500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressIn"
t "symbolSizeType"
o 1
suid 1,0
)
)
)
*140 (CptPort
uid 6241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,35625,197000,36375"
)
tg (CPTG
uid 6243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6244,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,35300,201800,36700"
st "clock"
blo "198000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*141 (CptPort
uid 6245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,23625,197000,24375"
)
tg (CPTG
uid 6247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6248,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,23300,203000,24700"
st "dataIn"
blo "198000,24500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataIn"
t "dataRegisterType"
o 3
suid 3,0
)
)
)
*142 (CptPort
uid 6249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,19625,197000,20375"
)
tg (CPTG
uid 6251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6252,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,19300,202700,20700"
st "regWr"
blo "198000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "regWr"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*143 (CptPort
uid 6253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,37625,197000,38375"
)
tg (CPTG
uid 6255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6256,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,37300,202100,38700"
st "reset"
blo "198000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 5,0
)
)
)
*144 (CptPort
uid 6257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6258,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,27625,224750,28375"
)
tg (CPTG
uid 6259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6260,0
va (VaSet
font "Verdana,12,0"
)
xt "214100,27300,223000,28700"
st "stepperEnd"
ju 2
blo "223000,28500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*145 (CptPort
uid 6261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6262,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,26625,197000,27375"
)
tg (CPTG
uid 6263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6264,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,26300,215100,27700"
st "stepperAddressToSend"
blo "198000,27500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "stepperAddressToSend"
t "symbolSizeType"
o 14
suid 14,0
)
)
)
*146 (CptPort
uid 6265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6266,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,28625,197000,29375"
)
tg (CPTG
uid 6267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6268,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,28300,212200,29700"
st "stepperDataToSend"
blo "198000,29500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "stepperDataToSend"
t "dataRegisterType"
o 15
suid 15,0
)
)
)
*147 (CptPort
uid 6269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,32625,197000,33375"
)
tg (CPTG
uid 6271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6272,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,32300,210600,33700"
st "stepperSendAuth"
blo "198000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "stepperSendAuth"
t "std_ulogic"
o 8
suid 16,0
)
)
)
*148 (CptPort
uid 6273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6274,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,30625,197000,31375"
)
tg (CPTG
uid 6275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6276,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,30300,212900,31700"
st "stepperSendRequest"
blo "198000,31500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "stepperSendRequest"
t "std_ulogic"
o 16
suid 17,0
)
)
)
*149 (CptPort
uid 6277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6278,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,21625,224750,22375"
)
tg (CPTG
uid 6279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6280,0
va (VaSet
font "Verdana,12,0"
)
xt "216300,21300,223000,22700"
st "testMode"
ju 2
blo "223000,22500"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*150 (CptPort
uid 6281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,32625,224750,33375"
)
tg (CPTG
uid 6283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6284,0
va (VaSet
font "Verdana,12,0"
)
xt "219400,32300,223000,33700"
st "coil1"
ju 2
blo "223000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 10
suid 20,0
)
)
)
*151 (CptPort
uid 6285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,34625,224750,35375"
)
tg (CPTG
uid 6287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6288,0
va (VaSet
font "Verdana,12,0"
)
xt "219400,34300,223000,35700"
st "coil2"
ju 2
blo "223000,35500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 11
suid 21,0
)
)
)
*152 (CptPort
uid 6289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,36625,224750,37375"
)
tg (CPTG
uid 6291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6292,0
va (VaSet
font "Verdana,12,0"
)
xt "219400,36300,223000,37700"
st "coil3"
ju 2
blo "223000,37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 12
suid 22,0
)
)
)
*153 (CptPort
uid 6293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,38625,224750,39375"
)
tg (CPTG
uid 6295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6296,0
va (VaSet
font "Verdana,12,0"
)
xt "219400,38300,223000,39700"
st "coil4"
ju 2
blo "223000,39500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 13
suid 23,0
)
)
)
*154 (CptPort
uid 6297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,24625,224750,25375"
)
tg (CPTG
uid 6299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6300,0
va (VaSet
font "Verdana,12,0"
)
xt "212400,24300,223000,25700"
st "hwOrientation"
ju 2
blo "223000,25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "hwOrientation"
t "dataRegisterType"
o 4
suid 24,0
)
)
)
]
shape (Rectangle
uid 6302,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197000,19000,224000,41000"
)
oxt "13000,23000,40000,45000"
ttg (MlTextGroup
uid 6303,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
uid 6304,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,41800,202300,43000"
st "Stepper"
blo "197800,42800"
tm "BdLibraryNameMgr"
)
*156 (Text
uid 6305,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,43000,211200,44200"
st "stepperMotorController"
blo "197800,44000"
tm "CptNameMgr"
)
*157 (Text
uid 6306,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,44200,208800,45400"
st "I_stepperController"
blo "197800,45200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6307,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6308,0
text (MLText
uid 6309,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,46200,198000,46200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6310,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "197250,39250,198750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*158 (Net
uid 6311,0
lang 11
decl (Decl
n "hwOrientation"
t "dataRegisterType"
o 34
suid 97,0
)
declText (MLText
uid 6312,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,47000,27000,47800"
st "SIGNAL hwOrientation        : dataRegisterType"
)
)
*159 (SaComponent
uid 6541,0
optionalChildren [
*160 (CptPort
uid 6517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,109625,197000,110375"
)
tg (CPTG
uid 6519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6520,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,109300,203000,110700"
st "dataIn"
blo "198000,110500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataIn"
t "dataRegisterType"
o 3
suid 1,0
)
)
)
*161 (CptPort
uid 6521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,107625,197000,108375"
)
tg (CPTG
uid 6523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6524,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,107300,205200,108700"
st "addressIn"
blo "198000,108500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressIn"
t "symbolSizeType"
o 1
suid 2,0
)
)
)
*162 (CptPort
uid 6525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,105625,197000,106375"
)
tg (CPTG
uid 6527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6528,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,105300,202700,106700"
st "regWr"
blo "198000,106500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "regWr"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*163 (CptPort
uid 6529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,113625,197000,114375"
)
tg (CPTG
uid 6531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6532,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,113300,201800,114700"
st "clock"
blo "198000,114500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*164 (CptPort
uid 6533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,115625,197000,116375"
)
tg (CPTG
uid 6535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6536,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,115300,202100,116700"
st "reset"
blo "198000,116500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*165 (CptPort
uid 6537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "216000,110625,216750,111375"
)
tg (CPTG
uid 6539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6540,0
va (VaSet
font "Verdana,12,0"
)
xt "202700,110300,215000,111700"
st "hardwareControl"
ju 2
blo "215000,111500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "hardwareControl"
t "dataRegisterType"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 6542,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197000,105000,216000,118000"
)
oxt "14000,17000,33000,30000"
ttg (MlTextGroup
uid 6543,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
uid 6544,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,118800,207300,120000"
st "ControlRegisters"
blo "197800,119800"
tm "BdLibraryNameMgr"
)
*167 (Text
uid 6545,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,120000,212700,121200"
st "controlRegistersController"
blo "197800,121000"
tm "CptNameMgr"
)
*168 (Text
uid 6546,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,121200,207100,122400"
st "I_cregController"
blo "197800,122200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6547,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6548,0
text (MLText
uid 6549,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,122200,198000,122200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6550,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "197250,116250,198750,117750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*169 (CommentText
uid 7011,0
shape (Rectangle
uid 7012,0
layer 0
va (VaSet
vasetType 1
fg "62464,50688,60672"
lineColor "32768,32768,65280"
)
xt "249000,19000,268000,107000"
)
oxt "0,0,15000,5000"
text (MLText
uid 7013,0
va (VaSet
fg "0,0,32768"
font "Verdana,20,1"
)
xt "249200,19200,267800,99200"
st "
TO COMPLETE



<=









<=













<=




"
tm "CommentText"
wrapOption 3
visibleHeight 88000
visibleWidth 19000
)
position 3
)
*170 (SaComponent
uid 7541,0
optionalChildren [
*171 (CptPort
uid 7493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,49625,197000,50375"
)
tg (CPTG
uid 7495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7496,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,49300,205200,50700"
st "addressIn"
blo "198000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressIn"
t "symbolSizeType"
o 1
suid 1,0
)
)
)
*172 (CptPort
uid 7497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,63625,197000,64375"
)
tg (CPTG
uid 7499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7500,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,63300,201800,64700"
st "clock"
blo "198000,64500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*173 (CptPort
uid 7501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,51625,197000,52375"
)
tg (CPTG
uid 7503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7504,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,51300,203000,52700"
st "dataIn"
blo "198000,52500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataIn"
t "dataRegisterType"
o 3
suid 3,0
)
)
)
*174 (CptPort
uid 7505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7506,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,56625,197000,57375"
)
tg (CPTG
uid 7507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7508,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,56300,212300,57700"
st "dcMotorDataToSend"
blo "198000,57500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dcMotorDataToSend"
t "dataRegisterType"
o 9
suid 4,0
)
)
)
*175 (CptPort
uid 7509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,65625,197000,66375"
)
tg (CPTG
uid 7511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7512,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,65300,202100,66700"
st "reset"
blo "198000,66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 5,0
)
)
)
*176 (CptPort
uid 7513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7514,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,58625,197000,59375"
)
tg (CPTG
uid 7515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7516,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,58300,213000,59700"
st "dcMotorSendRequest"
blo "198000,59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dcMotorSendRequest"
t "std_ulogic"
o 10
suid 6,0
)
)
)
*177 (CptPort
uid 7517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,54625,197000,55375"
)
tg (CPTG
uid 7519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7520,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,54300,215200,55700"
st "dcMotorAddressToSend"
blo "198000,55500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dcMotorAddressToSend"
t "symbolSizeType"
o 8
suid 7,0
)
)
)
*178 (CptPort
uid 7521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,60625,197000,61375"
)
tg (CPTG
uid 7523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7524,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,60300,210700,61700"
st "dcMotorSendAuth"
blo "198000,61500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dcMotorSendAuth"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*179 (CptPort
uid 7525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,47625,197000,48375"
)
tg (CPTG
uid 7527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7528,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,47300,202700,48700"
st "regWr"
blo "198000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "regWr"
t "std_ulogic"
o 6
suid 9,0
)
)
)
*180 (CptPort
uid 7529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,61625,224750,62375"
)
tg (CPTG
uid 7531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7532,0
va (VaSet
font "Verdana,12,0"
)
xt "216600,61300,223000,62700"
st "forwards"
ju 2
blo "223000,62500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 11
suid 10,0
)
)
)
*181 (CptPort
uid 7533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,63625,224750,64375"
)
tg (CPTG
uid 7535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7536,0
va (VaSet
font "Verdana,12,0"
)
xt "219200,63300,223000,64700"
st "pwm"
ju 2
blo "223000,64500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 12
suid 11,0
)
)
)
*182 (CptPort
uid 7537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7538,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "224000,55625,224750,56375"
)
tg (CPTG
uid 7539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7540,0
va (VaSet
font "Verdana,12,0"
)
xt "212400,55300,223000,56700"
st "hwOrientation"
ju 2
blo "223000,56500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "hwOrientation"
t "dataRegisterType"
o 5
suid 12,0
)
)
)
]
shape (Rectangle
uid 7542,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197000,47000,224000,69000"
)
oxt "21000,17000,48000,39000"
ttg (MlTextGroup
uid 7543,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 7544,0
va (VaSet
font "Verdana,9,1"
)
xt "196800,68800,201500,70000"
st "DcMotor"
blo "196800,69800"
tm "BdLibraryNameMgr"
)
*184 (Text
uid 7545,0
va (VaSet
font "Verdana,9,1"
)
xt "196800,70000,206900,71200"
st "dcMotorController"
blo "196800,71000"
tm "CptNameMgr"
)
*185 (Text
uid 7546,0
va (VaSet
font "Verdana,9,1"
)
xt "196800,71200,208000,72400"
st "I_dcMotorController"
blo "196800,72200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7547,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7548,0
text (MLText
uid 7549,0
va (VaSet
font "Courier New,8,0"
)
xt "197000,72200,197000,72200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 7550,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "197250,67250,198750,68750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*186 (SaComponent
uid 8029,0
optionalChildren [
*187 (CptPort
uid 7961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,75625,223750,76375"
)
tg (CPTG
uid 7963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7964,0
va (VaSet
font "Verdana,12,0"
)
xt "218600,75300,222000,76700"
st "leds"
ju 2
blo "222000,76500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 14
suid 4,0
)
)
)
*188 (CptPort
uid 7965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7966,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,78625,223750,79375"
)
tg (CPTG
uid 7967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7968,0
va (VaSet
font "Verdana,12,0"
)
xt "212400,78300,222000,79700"
st "endSwitches"
ju 2
blo "222000,79500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 7
suid 5,0
)
)
)
*189 (CptPort
uid 7969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7970,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,81625,223750,82375"
)
tg (CPTG
uid 7971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7972,0
va (VaSet
font "Verdana,12,0"
)
xt "214100,81300,222000,82700"
st "hallPulses"
ju 2
blo "222000,82500"
)
)
thePort (LogicalPort
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 8
suid 6,0
)
)
)
*190 (CptPort
uid 7973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7974,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,86625,223750,87375"
)
tg (CPTG
uid 7975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7976,0
va (VaSet
font "Verdana,12,0"
)
xt "211700,86300,222000,87700"
st "distancePulse"
ju 2
blo "222000,87500"
)
)
thePort (LogicalPort
decl (Decl
n "distancePulse"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*191 (CptPort
uid 7977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,76625,197000,77375"
)
tg (CPTG
uid 7979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7980,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,76300,205200,77700"
st "addressIn"
blo "198000,77500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressIn"
t "symbolSizeType"
o 1
suid 9,0
)
)
)
*192 (CptPort
uid 7981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,74625,197000,75375"
)
tg (CPTG
uid 7983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7984,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,74300,202700,75700"
st "regWr"
blo "198000,75500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "regWr"
t "std_ulogic"
o 9
suid 10,0
)
)
)
*193 (CptPort
uid 7985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,78625,197000,79375"
)
tg (CPTG
uid 7987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7988,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,78300,203000,79700"
st "dataIn"
blo "198000,79500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataIn"
t "dataRegisterType"
o 5
suid 11,0
)
)
)
*194 (CptPort
uid 7989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,91625,197000,92375"
)
tg (CPTG
uid 7991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7992,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,91300,201800,92700"
st "clock"
blo "198000,92500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*195 (CptPort
uid 7993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,93625,197000,94375"
)
tg (CPTG
uid 7995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7996,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,93300,202100,94700"
st "reset"
blo "198000,94500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 13,0
)
)
)
*196 (CptPort
uid 7997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7998,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,81625,197000,82375"
)
tg (CPTG
uid 7999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8000,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,81300,215200,82700"
st "sensorsAddressToSend"
blo "198000,82500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sensorsAddressToSend"
t "symbolSizeType"
o 15
suid 14,0
)
)
)
*197 (CptPort
uid 8001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,83625,197000,84375"
)
tg (CPTG
uid 8003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8004,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,83300,212300,84700"
st "sensorsDataToSend"
blo "198000,84500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sensorsDataToSend"
t "dataRegisterType"
o 16
suid 15,0
)
)
)
*198 (CptPort
uid 8005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,87625,197000,88375"
)
tg (CPTG
uid 8007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8008,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,87300,210700,88700"
st "sensorsSendAuth"
blo "198000,88500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sensorsSendAuth"
t "std_ulogic"
o 11
suid 16,0
)
)
)
*199 (CptPort
uid 8009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8010,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "196250,85625,197000,86375"
)
tg (CPTG
uid 8011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8012,0
va (VaSet
font "Verdana,12,0"
)
xt "198000,85300,213000,86700"
st "sensorsSendRequest"
blo "198000,86500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sensorsSendRequest"
t "std_ulogic"
o 17
suid 17,0
)
)
)
*200 (CptPort
uid 8013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,92625,223750,93375"
)
tg (CPTG
uid 8015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8016,0
va (VaSet
font "Verdana,12,0"
)
xt "211500,92300,222000,93700"
st "batterySClOut"
ju 2
blo "222000,93500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 12
suid 26,0
)
)
)
*201 (CptPort
uid 8017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,96625,223750,97375"
)
tg (CPTG
uid 8019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8020,0
va (VaSet
font "Verdana,12,0"
)
xt "211000,96300,222000,97700"
st "batterySDaOut"
ju 2
blo "222000,97500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 13
suid 27,0
)
)
)
*202 (CptPort
uid 8021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8022,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,90625,223750,91375"
)
tg (CPTG
uid 8023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8024,0
va (VaSet
font "Verdana,12,0"
)
xt "212500,90300,222000,91700"
st "batterySClIn"
ju 2
blo "222000,91500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 2
suid 28,0
)
)
)
*203 (CptPort
uid 8025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8026,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,94625,223750,95375"
)
tg (CPTG
uid 8027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8028,0
va (VaSet
font "Verdana,12,0"
)
xt "212000,94300,222000,95700"
st "batterySDaIn"
ju 2
blo "222000,95500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 3
suid 29,0
)
)
)
]
shape (Rectangle
uid 8030,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "197000,74000,223000,99000"
)
oxt "22000,22000,48000,47000"
ttg (MlTextGroup
uid 8031,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 8032,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,99800,202200,101000"
st "Sensors"
blo "197800,100800"
tm "BdLibraryNameMgr"
)
*205 (Text
uid 8033,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,101000,207600,102200"
st "sensorsController"
blo "197800,102000"
tm "CptNameMgr"
)
*206 (Text
uid 8034,0
va (VaSet
font "Verdana,9,1"
)
xt "197800,102200,208700,103400"
st "I_sensorsController"
blo "197800,103200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8035,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8036,0
text (MLText
uid 8037,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,103200,198000,103200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 8038,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "197250,97250,198750,98750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*207 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
)
xt "130000,20000,132250,20000"
pts [
"132250,20000"
"130000,20000"
]
)
start &22
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
isHidden 1
)
xt "128250,18800,131050,20000"
st "RxD"
blo "128250,19800"
tm "WireNameMgr"
)
)
on &12
)
*208 (Wire
uid 189,0
shape (OrthoPolyLine
uid 190,0
va (VaSet
vasetType 3
)
xt "155750,33000,157000,33000"
pts [
"155750,33000"
"157000,33000"
]
)
start &25
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
isHidden 1
)
xt "156750,31800,159550,33000"
st "TxD"
blo "156750,32800"
tm "WireNameMgr"
)
)
on &14
)
*209 (Wire
uid 201,0
shape (OrthoPolyLine
uid 202,0
va (VaSet
vasetType 3
)
xt "128000,41000,132250,41000"
pts [
"132250,41000"
"128000,41000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "129000,39800,132400,41000"
st "clock"
blo "129000,40800"
tm "WireNameMgr"
)
)
on &16
)
*210 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "128000,43000,132250,43000"
pts [
"132250,43000"
"128000,43000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "129000,41800,132300,43000"
st "reset"
blo "129000,42800"
tm "WireNameMgr"
)
)
on &17
)
*211 (Wire
uid 385,0
shape (OrthoPolyLine
uid 386,0
va (VaSet
vasetType 3
)
xt "70000,37000,73250,37000"
pts [
"73250,37000"
"70000,37000"
]
)
start &94
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "70250,35800,73650,37000"
st "clock"
blo "70250,36800"
tm "WireNameMgr"
)
)
on &16
)
*212 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "70000,39000,73250,39000"
pts [
"73250,39000"
"70000,39000"
]
)
start &95
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "70250,37800,73550,39000"
st "reset"
blo "70250,38800"
tm "WireNameMgr"
)
)
on &17
)
*213 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "191000,36000,196250,36000"
pts [
"196250,36000"
"191000,36000"
]
)
start &140
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
)
xt "192000,34800,195400,36000"
st "clock"
blo "192000,35800"
tm "WireNameMgr"
)
)
on &16
)
*214 (Wire
uid 1733,0
shape (OrthoPolyLine
uid 1734,0
va (VaSet
vasetType 3
)
xt "191000,38000,196250,38000"
pts [
"196250,38000"
"191000,38000"
]
)
start &143
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1740,0
va (VaSet
)
xt "192000,36800,195300,38000"
st "reset"
blo "192000,37800"
tm "WireNameMgr"
)
)
on &17
)
*215 (Wire
uid 1755,0
shape (OrthoPolyLine
uid 1756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155750,22000,196250,22000"
pts [
"155750,22000"
"196250,22000"
]
)
start &29
end &139
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
)
xt "157750,20800,163550,22000"
st "addressIn"
blo "157750,21800"
tm "WireNameMgr"
)
)
on &59
)
*216 (Wire
uid 1761,0
shape (OrthoPolyLine
uid 1762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155750,24000,196250,24000"
pts [
"196250,24000"
"155750,24000"
]
)
start &141
end &30
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 1763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1764,0
va (VaSet
)
xt "158000,22800,162000,24000"
st "dataIn"
blo "158000,23800"
tm "WireNameMgr"
)
)
on &20
)
*217 (Wire
uid 1767,0
shape (OrthoPolyLine
uid 1768,0
va (VaSet
vasetType 3
)
xt "155750,20000,196250,20000"
pts [
"155750,20000"
"196250,20000"
]
)
start &28
end &142
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
)
xt "157750,18800,161350,20000"
st "regWr"
blo "157750,19800"
tm "WireNameMgr"
)
)
on &58
)
*218 (Wire
uid 2492,0
shape (OrthoPolyLine
uid 2493,0
va (VaSet
vasetType 3
)
xt "224750,39000,229000,39000"
pts [
"224750,39000"
"227000,39000"
"229000,39000"
]
)
start &153
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2495,0
va (VaSet
isHidden 1
)
xt "224750,37800,227950,39000"
st "coil4"
blo "224750,38800"
tm "WireNameMgr"
)
)
on &42
)
*219 (Wire
uid 2504,0
shape (OrthoPolyLine
uid 2505,0
va (VaSet
vasetType 3
)
xt "224750,37000,229000,37000"
pts [
"224750,37000"
"227000,37000"
"229000,37000"
]
)
start &152
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2507,0
va (VaSet
isHidden 1
)
xt "224750,35800,227950,37000"
st "coil3"
blo "224750,36800"
tm "WireNameMgr"
)
)
on &44
)
*220 (Wire
uid 2516,0
shape (OrthoPolyLine
uid 2517,0
va (VaSet
vasetType 3
)
xt "224750,35000,229000,35000"
pts [
"224750,35000"
"227000,35000"
"229000,35000"
]
)
start &151
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2519,0
va (VaSet
isHidden 1
)
xt "224750,33800,227950,35000"
st "coil2"
blo "224750,34800"
tm "WireNameMgr"
)
)
on &46
)
*221 (Wire
uid 2528,0
shape (OrthoPolyLine
uid 2529,0
va (VaSet
vasetType 3
)
xt "224750,33000,229000,33000"
pts [
"224750,33000"
"227000,33000"
"229000,33000"
]
)
start &150
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2531,0
va (VaSet
isHidden 1
)
xt "224750,31800,227950,33000"
st "coil1"
blo "224750,32800"
tm "WireNameMgr"
)
)
on &48
)
*222 (Wire
uid 2540,0
shape (OrthoPolyLine
uid 2541,0
va (VaSet
vasetType 3
)
xt "224750,28000,229000,28000"
pts [
"229000,28000"
"227000,28000"
"224750,28000"
]
)
start &51
end &144
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2543,0
va (VaSet
isHidden 1
)
xt "223000,26800,230100,28000"
st "stepperEnd"
blo "223000,27800"
tm "WireNameMgr"
)
)
on &50
)
*223 (Wire
uid 2564,0
shape (OrthoPolyLine
uid 2565,0
va (VaSet
vasetType 3
)
xt "224750,22000,229000,22000"
pts [
"229000,22000"
"224750,22000"
]
)
start &53
end &149
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2567,0
va (VaSet
isHidden 1
)
xt "225000,20800,230400,22000"
st "testMode"
blo "225000,21800"
tm "WireNameMgr"
)
)
on &52
)
*224 (Wire
uid 2964,0
shape (OrthoPolyLine
uid 2965,0
va (VaSet
vasetType 3
)
xt "224750,62000,229000,62000"
pts [
"224750,62000"
"229000,62000"
]
)
start &180
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2967,0
va (VaSet
isHidden 1
)
xt "226750,60800,231650,62000"
st "forwards"
blo "226750,61800"
tm "WireNameMgr"
)
)
on &54
)
*225 (Wire
uid 2976,0
shape (OrthoPolyLine
uid 2977,0
va (VaSet
vasetType 3
)
xt "224750,64000,229000,64000"
pts [
"224750,64000"
"229000,64000"
]
)
start &181
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2979,0
va (VaSet
isHidden 1
)
xt "222750,62800,225650,64000"
st "pwm"
blo "222750,63800"
tm "WireNameMgr"
)
)
on &56
)
*226 (Wire
uid 2990,0
shape (OrthoPolyLine
uid 2991,0
va (VaSet
vasetType 3
)
xt "191000,66000,196250,66000"
pts [
"196250,66000"
"191000,66000"
]
)
start &175
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2997,0
va (VaSet
)
xt "192000,64800,195300,66000"
st "reset"
blo "192000,65800"
tm "WireNameMgr"
)
)
on &17
)
*227 (Wire
uid 2998,0
shape (OrthoPolyLine
uid 2999,0
va (VaSet
vasetType 3
)
xt "191000,64000,196250,64000"
pts [
"196250,64000"
"191000,64000"
]
)
start &172
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3005,0
va (VaSet
)
xt "192000,62800,195400,64000"
st "clock"
blo "192000,63800"
tm "WireNameMgr"
)
)
on &16
)
*228 (Wire
uid 3006,0
shape (OrthoPolyLine
uid 3007,0
va (VaSet
vasetType 3
)
xt "190000,48000,196250,48000"
pts [
"190000,48000"
"196250,48000"
]
)
end &179
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 3012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3013,0
va (VaSet
)
xt "192000,46800,195600,48000"
st "regWr"
blo "192000,47800"
tm "WireNameMgr"
)
)
on &58
)
*229 (Wire
uid 3018,0
shape (OrthoPolyLine
uid 3019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,50000,196250,50000"
pts [
"190000,50000"
"196250,50000"
]
)
end &171
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3025,0
va (VaSet
)
xt "191000,48800,196800,50000"
st "addressIn"
blo "191000,49800"
tm "WireNameMgr"
)
)
on &59
)
*230 (Wire
uid 3026,0
shape (OrthoPolyLine
uid 3027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,52000,196250,52000"
pts [
"196250,52000"
"190000,52000"
]
)
start &173
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3033,0
va (VaSet
)
xt "191000,50800,195000,52000"
st "dataIn"
blo "191000,51800"
tm "WireNameMgr"
)
)
on &20
)
*231 (Wire
uid 3227,0
shape (OrthoPolyLine
uid 3228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,77000,196250,77000"
pts [
"190000,77000"
"196250,77000"
]
)
end &191
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 3233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3234,0
va (VaSet
)
xt "191000,75800,196800,77000"
st "addressIn"
blo "191000,76800"
tm "WireNameMgr"
)
)
on &59
)
*232 (Wire
uid 3235,0
shape (OrthoPolyLine
uid 3236,0
va (VaSet
vasetType 3
)
xt "190000,75000,196250,75000"
pts [
"190000,75000"
"196250,75000"
]
)
end &192
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 3241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3242,0
va (VaSet
)
xt "192000,73800,195600,75000"
st "regWr"
blo "192000,74800"
tm "WireNameMgr"
)
)
on &58
)
*233 (Wire
uid 3243,0
shape (OrthoPolyLine
uid 3244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,79000,196250,79000"
pts [
"196250,79000"
"190000,79000"
]
)
start &193
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3250,0
va (VaSet
)
xt "191000,77800,195000,79000"
st "dataIn"
blo "191000,78800"
tm "WireNameMgr"
)
)
on &20
)
*234 (Wire
uid 3251,0
shape (OrthoPolyLine
uid 3252,0
va (VaSet
vasetType 3
)
xt "191000,92000,196250,92000"
pts [
"196250,92000"
"191000,92000"
]
)
start &194
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3258,0
va (VaSet
)
xt "192000,90800,195400,92000"
st "clock"
blo "192000,91800"
tm "WireNameMgr"
)
)
on &16
)
*235 (Wire
uid 3259,0
shape (OrthoPolyLine
uid 3260,0
va (VaSet
vasetType 3
)
xt "191000,94000,196250,94000"
pts [
"196250,94000"
"191000,94000"
]
)
start &195
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3266,0
va (VaSet
)
xt "192000,92800,195300,94000"
st "reset"
blo "192000,93800"
tm "WireNameMgr"
)
)
on &17
)
*236 (Wire
uid 3269,0
shape (OrthoPolyLine
uid 3270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,76000,229000,76000"
pts [
"223750,76000"
"229000,76000"
]
)
start &187
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3272,0
va (VaSet
isHidden 1
)
xt "228750,74800,231550,76000"
st "leds"
blo "228750,75800"
tm "WireNameMgr"
)
)
on &60
)
*237 (Wire
uid 3281,0
shape (OrthoPolyLine
uid 3282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,79000,229000,79000"
pts [
"229000,79000"
"223750,79000"
]
)
start &63
end &188
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3284,0
va (VaSet
isHidden 1
)
xt "228000,77800,235700,79000"
st "endSwitches"
blo "228000,78800"
tm "WireNameMgr"
)
)
on &62
)
*238 (Wire
uid 3293,0
shape (OrthoPolyLine
uid 3294,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,82000,229000,82000"
pts [
"229000,82000"
"223750,82000"
]
)
start &65
end &189
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3296,0
va (VaSet
isHidden 1
)
xt "228000,80800,234600,82000"
st "hallPulses"
blo "228000,81800"
tm "WireNameMgr"
)
)
on &64
)
*239 (Wire
uid 3345,0
shape (OrthoPolyLine
uid 3346,0
va (VaSet
vasetType 3
)
xt "223750,87000,229000,87000"
pts [
"223750,87000"
"229000,87000"
]
)
start &190
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3348,0
va (VaSet
isHidden 1
)
xt "218750,85800,227250,87000"
st "distancePulse"
blo "218750,86800"
tm "WireNameMgr"
)
)
on &67
)
*240 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
)
xt "172000,31000,196250,54000"
pts [
"196250,31000"
"172000,31000"
"172000,54000"
]
)
start &148
end &70
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3426,0
va (VaSet
)
xt "182000,29800,193800,31000"
st "stepperSendRequest"
blo "182000,30800"
tm "WireNameMgr"
)
)
on &68
)
*241 (Wire
uid 3429,0
shape (OrthoPolyLine
uid 3430,0
va (VaSet
vasetType 3
)
xt "174000,33000,196250,54000"
pts [
"196250,33000"
"174000,33000"
"174000,54000"
]
)
start &147
end &70
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 3433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3434,0
va (VaSet
)
xt "182000,31800,192100,33000"
st "stepperSendAuth"
blo "182000,32800"
tm "WireNameMgr"
)
)
on &69
)
*242 (Wire
uid 3447,0
shape (OrthoPolyLine
uid 3448,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181000,55000,196250,55000"
pts [
"196250,55000"
"181000,55000"
]
)
start &177
end &70
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 3451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3452,0
va (VaSet
)
xt "183000,53800,197200,55000"
st "dcMotorAddressToSend"
blo "183000,54800"
tm "WireNameMgr"
)
)
on &74
)
*243 (Wire
uid 3455,0
shape (OrthoPolyLine
uid 3456,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181000,57000,196250,57000"
pts [
"196250,57000"
"181000,57000"
]
)
start &174
end &70
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 3459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3460,0
va (VaSet
)
xt "183000,55800,194700,57000"
st "dcMotorDataToSend"
blo "183000,56800"
tm "WireNameMgr"
)
)
on &75
)
*244 (Wire
uid 3463,0
shape (OrthoPolyLine
uid 3464,0
va (VaSet
vasetType 3
)
xt "181000,59000,196250,59000"
pts [
"196250,59000"
"181000,59000"
]
)
start &176
end &70
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 3467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3468,0
va (VaSet
)
xt "183000,57800,195100,59000"
st "dcMotorSendRequest"
blo "183000,58800"
tm "WireNameMgr"
)
)
on &76
)
*245 (Wire
uid 3471,0
shape (OrthoPolyLine
uid 3472,0
va (VaSet
vasetType 3
)
xt "181000,61000,196250,61000"
pts [
"196250,61000"
"181000,61000"
]
)
start &178
end &70
sat 32
eat 2
st 0
sf 1
tg (WTG
uid 3475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3476,0
va (VaSet
)
xt "183000,59800,193400,61000"
st "dcMotorSendAuth"
blo "183000,60800"
tm "WireNameMgr"
)
)
on &77
)
*246 (Wire
uid 3479,0
shape (OrthoPolyLine
uid 3480,0
va (VaSet
vasetType 3
)
xt "181000,88000,196250,88000"
pts [
"196250,88000"
"181000,88000"
]
)
start &198
end &70
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 3483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3484,0
va (VaSet
)
xt "183000,86800,193300,88000"
st "sensorsSendAuth"
blo "183000,87800"
tm "WireNameMgr"
)
)
on &78
)
*247 (Wire
uid 3487,0
shape (OrthoPolyLine
uid 3488,0
va (VaSet
vasetType 3
)
xt "181000,86000,196250,86000"
pts [
"196250,86000"
"181000,86000"
]
)
start &199
end &70
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 3491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3492,0
va (VaSet
)
xt "183000,84800,195000,86000"
st "sensorsSendRequest"
blo "183000,85800"
tm "WireNameMgr"
)
)
on &79
)
*248 (Wire
uid 3495,0
shape (OrthoPolyLine
uid 3496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181000,84000,196250,84000"
pts [
"196250,84000"
"181000,84000"
]
)
start &197
end &70
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3500,0
va (VaSet
)
xt "183000,82800,194600,84000"
st "sensorsDataToSend"
blo "183000,83800"
tm "WireNameMgr"
)
)
on &80
)
*249 (Wire
uid 3503,0
shape (OrthoPolyLine
uid 3504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "181000,82000,196250,82000"
pts [
"196250,82000"
"181000,82000"
]
)
start &196
end &70
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3508,0
va (VaSet
)
xt "183000,80800,197100,82000"
st "sensorsAddressToSend"
blo "183000,81800"
tm "WireNameMgr"
)
)
on &81
)
*250 (Wire
uid 3531,0
shape (OrthoPolyLine
uid 3532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "170000,29000,196250,54000"
pts [
"196250,29000"
"170000,29000"
"170000,54000"
]
)
start &146
end &70
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3536,0
va (VaSet
)
xt "182000,27800,193400,29000"
st "stepperDataToSend"
blo "182000,28800"
tm "WireNameMgr"
)
)
on &82
)
*251 (Wire
uid 3539,0
shape (OrthoPolyLine
uid 3540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168000,27000,196250,54000"
pts [
"196250,27000"
"168000,27000"
"168000,54000"
]
)
start &145
end &70
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3544,0
va (VaSet
)
xt "182000,25800,195900,27000"
st "stepperAddressToSend"
blo "182000,26800"
tm "WireNameMgr"
)
)
on &83
)
*252 (Wire
uid 3551,0
shape (OrthoPolyLine
uid 3552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,75000,158000,75000"
pts [
"110000,75000"
"158000,75000"
]
)
start &119
end &70
ss 0
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3556,0
va (VaSet
)
xt "152000,73800,156700,75000"
st "address"
blo "152000,74800"
tm "WireNameMgr"
)
)
on &84
)
*253 (Wire
uid 3559,0
shape (OrthoPolyLine
uid 3560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "110000,64000,158000,64000"
pts [
"110000,64000"
"158000,64000"
]
)
start &125
end &70
ss 0
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3564,0
va (VaSet
)
xt "152000,62800,154900,64000"
st "data"
blo "152000,63800"
tm "WireNameMgr"
)
)
on &85
)
*254 (Wire
uid 3567,0
shape (OrthoPolyLine
uid 3568,0
va (VaSet
vasetType 3
)
xt "64000,33000,158000,57000"
pts [
"73250,33000"
"64000,33000"
"64000,57000"
"158000,57000"
]
)
start &93
end &70
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3572,0
va (VaSet
)
xt "152000,55800,154800,57000"
st "load"
blo "152000,56800"
tm "WireNameMgr"
)
)
on &86
)
*255 (Wire
uid 3581,0
shape (OrthoPolyLine
uid 3582,0
va (VaSet
vasetType 3
)
xt "62000,31000,158000,59000"
pts [
"73250,31000"
"62000,31000"
"62000,59000"
"158000,59000"
]
)
start &100
end &70
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3586,0
va (VaSet
)
xt "152000,57800,154200,59000"
st "full"
blo "152000,58800"
tm "WireNameMgr"
)
)
on &87
)
*256 (Wire
uid 3589,0
shape (OrthoPolyLine
uid 3590,0
va (VaSet
vasetType 3
)
xt "153000,87000,158000,87000"
pts [
"158000,87000"
"153000,87000"
]
)
start &70
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3596,0
va (VaSet
)
xt "154000,85800,157300,87000"
st "reset"
blo "154000,86800"
tm "WireNameMgr"
)
)
on &17
)
*257 (Wire
uid 3597,0
shape (OrthoPolyLine
uid 3598,0
va (VaSet
vasetType 3
)
xt "153000,85000,158000,85000"
pts [
"158000,85000"
"153000,85000"
]
)
start &70
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3604,0
va (VaSet
)
xt "154000,83800,157400,85000"
st "clock"
blo "154000,84800"
tm "WireNameMgr"
)
)
on &16
)
*258 (Wire
uid 3607,0
shape (OrthoPolyLine
uid 3608,0
va (VaSet
vasetType 3
)
xt "155750,27000,157000,27000"
pts [
"155750,27000"
"157000,27000"
]
)
start &26
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3610,0
va (VaSet
isHidden 1
)
xt "155750,25800,160550,27000"
st "badCRC"
blo "155750,26800"
tm "WireNameMgr"
)
)
on &88
)
*259 (Wire
uid 3619,0
shape (OrthoPolyLine
uid 3620,0
va (VaSet
vasetType 3
)
xt "155750,29000,157000,29000"
pts [
"155750,29000"
"157000,29000"
]
)
start &27
end &91
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3622,0
va (VaSet
isHidden 1
)
xt "155750,27800,164350,29000"
st "watchdogError"
blo "155750,28800"
tm "WireNameMgr"
)
)
on &90
)
*260 (Wire
uid 3910,0
shape (OrthoPolyLine
uid 3911,0
va (VaSet
vasetType 3
)
xt "86750,31000,91000,32250"
pts [
"91000,32250"
"91000,31000"
"86750,31000"
]
)
start &107
end &99
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 3912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3913,0
ro 270
va (VaSet
isHidden 1
)
xt "87800,21750,89000,31250"
st "in2 : std_uLogic"
blo "88800,31250"
tm "WireNameMgr"
)
)
on &113
)
*261 (Wire
uid 3916,0
shape (OrthoPolyLine
uid 3917,0
va (VaSet
vasetType 3
)
xt "95000,31000,132250,32250"
pts [
"132250,32000"
"102000,32000"
"102000,31000"
"95000,31000"
"95000,32250"
]
)
start &31
end &105
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3919,0
va (VaSet
)
xt "123250,30800,131050,32000"
st "busySending"
blo "123250,31800"
tm "WireNameMgr"
)
)
on &114
)
*262 (Wire
uid 3922,0
optionalChildren [
*263 (BdJunction
uid 3930,0
ps "OnConnectorStrategy"
shape (Circle
uid 3931,0
va (VaSet
vasetType 1
)
xt "92600,41600,93400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3923,0
va (VaSet
vasetType 3
)
xt "86750,39950,93000,42000"
pts [
"86750,40000"
"89000,40000"
"89000,42000"
"93000,42000"
"93000,39950"
]
)
start &97
end &109
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 3924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3925,0
va (VaSet
isHidden 1
)
xt "90000,40800,92900,42000"
st "read"
blo "90000,41800"
tm "WireNameMgr"
)
)
on &115
)
*264 (Wire
uid 3926,0
shape (OrthoPolyLine
uid 3927,0
va (VaSet
vasetType 3
)
xt "93000,38000,132250,42000"
pts [
"93000,42000"
"102000,42000"
"102000,38000"
"132250,38000"
]
)
start &263
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3929,0
va (VaSet
)
xt "128250,36800,131150,38000"
st "read"
blo "128250,37800"
tm "WireNameMgr"
)
)
on &115
)
*265 (Wire
uid 3934,0
optionalChildren [
*266 (Ripper
uid 3944,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"98000,33000"
"99000,34000"
]
uid 3945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,33000,99000,34000"
)
)
*267 (Ripper
uid 3950,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"98000,35000"
"99000,36000"
]
uid 3951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,35000,99000,36000"
)
)
]
shape (OrthoPolyLine
uid 3935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,29000,98000,37000"
pts [
"86750,29000"
"98000,29000"
"98000,37000"
]
)
start &96
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3939,0
va (VaSet
)
xt "88750,27800,93550,29000"
st "dataOut"
blo "88750,28800"
tm "WireNameMgr"
)
)
on &116
)
*268 (Wire
uid 3940,0
shape (OrthoPolyLine
uid 3941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,34000,132250,34000"
pts [
"132250,34000"
"99000,34000"
]
)
start &33
end &266
sat 32
eat 32
sty 1
sl "(ADDRESS_BIT_NB-1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3943,0
va (VaSet
)
xt "116000,32800,135100,34000"
st "dataOut(ADDRESS_BIT_NB-1:0)"
blo "116000,33800"
tm "WireNameMgr"
)
)
on &116
)
*269 (Wire
uid 3946,0
shape (OrthoPolyLine
uid 3947,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,36000,132250,36000"
pts [
"132250,36000"
"99000,36000"
]
)
start &34
end &267
sat 32
eat 32
sty 1
sl "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO ADDRESS_BIT_NB)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3949,0
va (VaSet
)
xt "100000,34800,138500,36000"
st "dataOut(ADDRESS_BIT_NB + VALUE_BIT_NB-1:ADDRESS_BIT_NB)"
blo "100000,35800"
tm "WireNameMgr"
)
)
on &116
)
*270 (Wire
uid 3962,0
optionalChildren [
*271 (Ripper
uid 4024,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"70001,28000"
"69001,27000"
]
uid 4025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69001,27000,70001,28000"
)
)
*272 (Ripper
uid 4030,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"70001,26000"
"69001,25000"
]
uid 4031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69001,25000,70001,26000"
)
)
]
shape (OrthoPolyLine
uid 3963,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,24000,73250,29000"
pts [
"73250,29000"
"70000,29000"
"70000,24000"
]
)
start &98
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 3966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3967,0
va (VaSet
)
xt "71000,26800,77600,28000"
st "txFifoData"
blo "71000,27800"
tm "WireNameMgr"
)
)
on &117
)
*273 (Wire
uid 4020,0
shape (OrthoPolyLine
uid 4021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,27000,105000,64000"
pts [
"105000,64000"
"60000,64000"
"60000,27000"
"69000,27000"
]
)
start &126
end &271
sat 32
eat 32
sty 1
sl "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO ADDRESS_BIT_NB)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4023,0
va (VaSet
)
xt "61000,62800,100600,64000"
st "txFifoData(ADDRESS_BIT_NB + VALUE_BIT_NB-1:ADDRESS_BIT_NB)"
blo "61000,63800"
tm "WireNameMgr"
)
)
on &117
)
*274 (Wire
uid 4026,0
shape (OrthoPolyLine
uid 4027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,25000,105000,75000"
pts [
"105000,75000"
"58000,75000"
"58000,25000"
"69000,25000"
]
)
start &120
end &272
sat 32
eat 32
sty 1
sl "(ADDRESS_BIT_NB-1 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4029,0
va (VaSet
)
xt "61000,73800,81200,75000"
st "txFifoData(ADDRESS_BIT_NB-1:0)"
blo "61000,74800"
tm "WireNameMgr"
)
)
on &117
)
*275 (Wire
uid 5898,0
shape (OrthoPolyLine
uid 5899,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,91000,229000,91000"
pts [
"229000,91000"
"223750,91000"
]
)
start &131
end &202
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5901,0
va (VaSet
isHidden 1
)
xt "220000,89800,227900,91000"
st "batterySClIn"
blo "220000,90800"
tm "WireNameMgr"
)
)
on &130
)
*276 (Wire
uid 5910,0
shape (OrthoPolyLine
uid 5911,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,93000,229000,93000"
pts [
"223750,93000"
"229000,93000"
]
)
start &200
end &133
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5913,0
va (VaSet
isHidden 1
)
xt "225750,91800,234450,93000"
st "batterySClOut"
blo "225750,92800"
tm "WireNameMgr"
)
)
on &132
)
*277 (Wire
uid 5922,0
shape (OrthoPolyLine
uid 5923,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,95000,229000,95000"
pts [
"229000,95000"
"223750,95000"
]
)
start &135
end &203
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5925,0
va (VaSet
isHidden 1
)
xt "220000,93800,228200,95000"
st "batterySDaIn"
blo "220000,94800"
tm "WireNameMgr"
)
)
on &134
)
*278 (Wire
uid 5934,0
shape (OrthoPolyLine
uid 5935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,97000,229000,97000"
pts [
"223750,97000"
"229000,97000"
]
)
start &201
end &137
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5937,0
va (VaSet
isHidden 1
)
xt "225750,95800,234750,97000"
st "batterySDaOut"
blo "225750,96800"
tm "WireNameMgr"
)
)
on &136
)
*279 (Wire
uid 6313,0
optionalChildren [
*280 (BdJunction
uid 6381,0
ps "OnConnectorStrategy"
shape (Circle
uid 6382,0
va (VaSet
vasetType 1
)
xt "242600,55600,243400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6314,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "216750,25000,243000,111000"
pts [
"224750,25000"
"243000,25000"
"243000,111000"
"216750,111000"
]
)
start &154
end &165
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6318,0
va (VaSet
)
xt "226750,23800,235150,25000"
st "hwOrientation"
blo "226750,24800"
tm "WireNameMgr"
)
)
on &158
)
*281 (Wire
uid 6377,0
shape (OrthoPolyLine
uid 6378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "224750,56000,243000,56000"
pts [
"224750,56000"
"243000,56000"
]
)
start &182
end &280
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6380,0
va (VaSet
)
xt "226750,54800,235150,56000"
st "hwOrientation"
blo "226750,55800"
tm "WireNameMgr"
)
)
on &158
)
*282 (Wire
uid 6551,0
shape (OrthoPolyLine
uid 6552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,108000,196250,108000"
pts [
"190000,108000"
"196250,108000"
]
)
end &161
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 6557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6558,0
va (VaSet
)
xt "191000,106800,196800,108000"
st "addressIn"
blo "191000,107800"
tm "WireNameMgr"
)
)
on &59
)
*283 (Wire
uid 6559,0
shape (OrthoPolyLine
uid 6560,0
va (VaSet
vasetType 3
)
xt "190000,106000,196250,106000"
pts [
"190000,106000"
"196250,106000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 6565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6566,0
va (VaSet
)
xt "192000,104800,195600,106000"
st "regWr"
blo "192000,105800"
tm "WireNameMgr"
)
)
on &58
)
*284 (Wire
uid 6567,0
shape (OrthoPolyLine
uid 6568,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "190000,110000,196250,110000"
pts [
"196250,110000"
"190000,110000"
]
)
start &160
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6574,0
va (VaSet
)
xt "191000,108800,195000,110000"
st "dataIn"
blo "191000,109800"
tm "WireNameMgr"
)
)
on &20
)
*285 (Wire
uid 6575,0
shape (OrthoPolyLine
uid 6576,0
va (VaSet
vasetType 3
)
xt "191000,114000,196250,114000"
pts [
"196250,114000"
"191000,114000"
]
)
start &163
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6582,0
va (VaSet
)
xt "192000,112800,195400,114000"
st "clock"
blo "192000,113800"
tm "WireNameMgr"
)
)
on &16
)
*286 (Wire
uid 6583,0
shape (OrthoPolyLine
uid 6584,0
va (VaSet
vasetType 3
)
xt "191000,116000,196250,116000"
pts [
"196250,116000"
"191000,116000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6590,0
va (VaSet
)
xt "192000,114800,195300,116000"
st "reset"
blo "192000,115800"
tm "WireNameMgr"
)
)
on &17
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *287 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*288 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*289 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,18500,15600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY Common;
  USE Common.CommonLib.ALL;

LIBRARY Kart;
  USE Kart.Kart.ALL;

LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*291 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*292 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*293 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*294 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*295 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*296 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1058"
viewArea "83670,6035,290701,119732"
cachedDiagramExtent "0,0,268000,122400"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 8038,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*297 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*298 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*299 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*301 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*302 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*304 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*305 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*306 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*307 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*308 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*310 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*311 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*313 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*315 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*316 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*317 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "0,17000,7400,18200"
st "Declarations"
blo "0,18000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "0,18200,3700,19400"
st "Ports:"
blo "0,19200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,17000,5200,18200"
st "Pre User:"
blo "0,18000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,17000,0,17000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "0,37000,9500,38200"
st "Diagram Signals:"
blo "0,38000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "0,17000,6400,18200"
st "Post User:"
blo "0,18000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,17000,0,17000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 97,0
usingSuid 1
emptyRow *318 (LEmptyRow
)
uid 54,0
optionalChildren [
*319 (RefLabelRowHdr
)
*320 (TitleRowHdr
)
*321 (FilterRowHdr
)
*322 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*323 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*324 (GroupColHdr
tm "GroupColHdrMgr"
)
*325 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*326 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*327 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*328 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*329 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*330 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*331 (LeafLogPort
port (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 291,0
)
*332 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 11
suid 2,0
)
)
uid 293,0
)
*333 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 4
suid 3,0
)
)
uid 295,0
)
*334 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 4,0
)
)
uid 297,0
)
*335 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataIn"
t "dataRegisterType"
o 27
suid 29,0
)
)
uid 1773,0
)
*336 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 18
suid 36,0
)
)
uid 2574,0
)
*337 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 17
suid 37,0
)
)
uid 2576,0
)
*338 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 16
suid 38,0
)
)
uid 2578,0
)
*339 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 15
suid 39,0
)
)
uid 2580,0
)
*340 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 9
suid 40,0
)
)
uid 2582,0
)
*341 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 10
suid 42,0
)
)
uid 2586,0
)
*342 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 43,0
)
)
uid 2986,0
)
*343 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 21
suid 44,0
)
)
uid 2988,0
)
*344 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "regWr"
t "std_ulogic"
o 42
suid 45,0
)
)
uid 3034,0
)
*345 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressIn"
t "symbolSizeType"
o 24
suid 46,0
)
)
uid 3036,0
)
*346 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 20
suid 47,0
)
)
uid 3327,0
)
*347 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 6
suid 48,0
)
)
uid 3329,0
)
*348 (LeafLogPort
port (LogicalPort
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 7
suid 49,0
)
)
uid 3331,0
)
*349 (LeafLogPort
port (LogicalPort
decl (Decl
n "distancePulse"
t "std_ulogic"
o 5
suid 53,0
)
)
uid 3351,0
)
*350 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "stepperSendRequest"
t "std_ulogic"
o 50
suid 54,0
)
)
uid 3509,0
)
*351 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "stepperSendAuth"
t "std_ulogic"
o 49
suid 55,0
)
)
uid 3511,0
)
*352 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dcMotorAddressToSend"
t "symbolSizeType"
o 29
suid 56,0
)
)
uid 3513,0
)
*353 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dcMotorDataToSend"
t "dataRegisterType"
o 30
suid 57,0
)
)
uid 3515,0
)
*354 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dcMotorSendRequest"
t "std_ulogic"
o 32
suid 58,0
)
)
uid 3517,0
)
*355 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dcMotorSendAuth"
t "std_ulogic"
o 31
suid 59,0
)
)
uid 3519,0
)
*356 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sensorsSendAuth"
t "std_ulogic"
o 45
suid 60,0
)
)
uid 3521,0
)
*357 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sensorsSendRequest"
t "std_ulogic"
o 46
suid 61,0
)
)
uid 3523,0
)
*358 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sensorsDataToSend"
t "dataRegisterType"
o 44
suid 62,0
)
)
uid 3525,0
)
*359 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sensorsAddressToSend"
t "symbolSizeType"
o 43
suid 63,0
)
)
uid 3527,0
)
*360 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "stepperDataToSend"
t "dataRegisterType"
o 48
suid 64,0
)
)
uid 3545,0
)
*361 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "stepperAddressToSend"
t "symbolSizeType"
o 47
suid 65,0
)
)
uid 3547,0
)
*362 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "address"
t "symbolSizeType"
o 23
suid 66,0
)
)
uid 3573,0
)
*363 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data"
t "dataRegisterType"
o 26
suid 67,0
)
)
uid 3575,0
)
*364 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "load"
t "std_ulogic"
o 36
suid 68,0
)
)
uid 3577,0
)
*365 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "full"
t "std_ulogic"
o 33
suid 69,0
)
)
uid 3587,0
)
*366 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "badCRC"
t "std_ulogic"
o 12
suid 70,0
)
)
uid 3629,0
)
*367 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "watchdogError"
t "std_ulogic"
o 22
suid 71,0
)
)
uid 3631,0
)
*368 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in2"
t "std_uLogic"
o 35
suid 73,0
)
)
uid 3952,0
)
*369 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "busySending"
t "std_ulogic"
o 25
suid 74,0
)
)
uid 3954,0
)
*370 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "read"
t "std_ulogic"
o 41
suid 75,0
)
)
uid 3956,0
)
*371 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
o 28
suid 76,0
)
)
uid 3958,0
)
*372 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFifoData"
t "std_ulogic_vector"
b "(ADDRESS_BIT_NB + VALUE_BIT_NB-1 DOWNTO 0)"
o 51
suid 78,0
)
)
uid 4032,0
)
*373 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 2
suid 93,0
)
)
uid 5944,0
)
*374 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 13
suid 94,0
)
)
uid 5946,0
)
*375 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 3
suid 95,0
)
)
uid 5948,0
)
*376 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 14
suid 96,0
)
)
uid 5950,0
)
*377 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "hwOrientation"
t "dataRegisterType"
o 34
suid 97,0
)
)
uid 6383,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*378 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *379 (MRCItem
litem &318
pos 47
dimension 20
)
uid 69,0
optionalChildren [
*380 (MRCItem
litem &319
pos 0
dimension 20
uid 70,0
)
*381 (MRCItem
litem &320
pos 1
dimension 23
uid 71,0
)
*382 (MRCItem
litem &321
pos 2
hidden 1
dimension 20
uid 72,0
)
*383 (MRCItem
litem &331
pos 16
dimension 20
uid 292,0
)
*384 (MRCItem
litem &332
pos 17
dimension 20
uid 294,0
)
*385 (MRCItem
litem &333
pos 1
dimension 20
uid 296,0
)
*386 (MRCItem
litem &334
pos 2
dimension 20
uid 298,0
)
*387 (MRCItem
litem &335
pos 22
dimension 20
uid 1774,0
)
*388 (MRCItem
litem &336
pos 3
dimension 20
uid 2575,0
)
*389 (MRCItem
litem &337
pos 5
dimension 20
uid 2577,0
)
*390 (MRCItem
litem &338
pos 4
dimension 20
uid 2579,0
)
*391 (MRCItem
litem &339
pos 6
dimension 20
uid 2581,0
)
*392 (MRCItem
litem &340
pos 9
dimension 20
uid 2583,0
)
*393 (MRCItem
litem &341
pos 11
dimension 20
uid 2587,0
)
*394 (MRCItem
litem &342
pos 10
dimension 20
uid 2987,0
)
*395 (MRCItem
litem &343
pos 12
dimension 20
uid 2989,0
)
*396 (MRCItem
litem &344
pos 23
dimension 20
uid 3035,0
)
*397 (MRCItem
litem &345
pos 24
dimension 20
uid 3037,0
)
*398 (MRCItem
litem &346
pos 0
dimension 20
uid 3328,0
)
*399 (MRCItem
litem &347
pos 14
dimension 20
uid 3330,0
)
*400 (MRCItem
litem &348
pos 13
dimension 20
uid 3332,0
)
*401 (MRCItem
litem &349
pos 15
dimension 20
uid 3352,0
)
*402 (MRCItem
litem &350
pos 25
dimension 20
uid 3510,0
)
*403 (MRCItem
litem &351
pos 26
dimension 20
uid 3512,0
)
*404 (MRCItem
litem &352
pos 27
dimension 20
uid 3514,0
)
*405 (MRCItem
litem &353
pos 28
dimension 20
uid 3516,0
)
*406 (MRCItem
litem &354
pos 29
dimension 20
uid 3518,0
)
*407 (MRCItem
litem &355
pos 30
dimension 20
uid 3520,0
)
*408 (MRCItem
litem &356
pos 31
dimension 20
uid 3522,0
)
*409 (MRCItem
litem &357
pos 32
dimension 20
uid 3524,0
)
*410 (MRCItem
litem &358
pos 33
dimension 20
uid 3526,0
)
*411 (MRCItem
litem &359
pos 34
dimension 20
uid 3528,0
)
*412 (MRCItem
litem &360
pos 35
dimension 20
uid 3546,0
)
*413 (MRCItem
litem &361
pos 36
dimension 20
uid 3548,0
)
*414 (MRCItem
litem &362
pos 37
dimension 20
uid 3574,0
)
*415 (MRCItem
litem &363
pos 38
dimension 20
uid 3576,0
)
*416 (MRCItem
litem &364
pos 39
dimension 20
uid 3578,0
)
*417 (MRCItem
litem &365
pos 40
dimension 20
uid 3588,0
)
*418 (MRCItem
litem &366
pos 7
dimension 20
uid 3630,0
)
*419 (MRCItem
litem &367
pos 8
dimension 20
uid 3632,0
)
*420 (MRCItem
litem &368
pos 41
dimension 20
uid 3953,0
)
*421 (MRCItem
litem &369
pos 42
dimension 20
uid 3955,0
)
*422 (MRCItem
litem &370
pos 43
dimension 20
uid 3957,0
)
*423 (MRCItem
litem &371
pos 44
dimension 20
uid 3959,0
)
*424 (MRCItem
litem &372
pos 45
dimension 20
uid 4033,0
)
*425 (MRCItem
litem &373
pos 18
dimension 20
uid 5945,0
)
*426 (MRCItem
litem &374
pos 21
dimension 20
uid 5947,0
)
*427 (MRCItem
litem &375
pos 19
dimension 20
uid 5949,0
)
*428 (MRCItem
litem &376
pos 20
dimension 20
uid 5951,0
)
*429 (MRCItem
litem &377
pos 46
dimension 20
uid 6384,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*430 (MRCItem
litem &322
pos 0
dimension 20
uid 74,0
)
*431 (MRCItem
litem &324
pos 1
dimension 50
uid 75,0
)
*432 (MRCItem
litem &325
pos 2
dimension 100
uid 76,0
)
*433 (MRCItem
litem &326
pos 3
dimension 50
uid 77,0
)
*434 (MRCItem
litem &327
pos 4
dimension 100
uid 78,0
)
*435 (MRCItem
litem &328
pos 5
dimension 100
uid 79,0
)
*436 (MRCItem
litem &329
pos 6
dimension 50
uid 80,0
)
*437 (MRCItem
litem &330
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *438 (LEmptyRow
)
uid 83,0
optionalChildren [
*439 (RefLabelRowHdr
)
*440 (TitleRowHdr
)
*441 (FilterRowHdr
)
*442 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*443 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*444 (GroupColHdr
tm "GroupColHdrMgr"
)
*445 (NameColHdr
tm "GenericNameColHdrMgr"
)
*446 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*447 (InitColHdr
tm "GenericValueColHdrMgr"
)
*448 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*449 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*450 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *451 (MRCItem
litem &438
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*452 (MRCItem
litem &439
pos 0
dimension 20
uid 98,0
)
*453 (MRCItem
litem &440
pos 1
dimension 23
uid 99,0
)
*454 (MRCItem
litem &441
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*455 (MRCItem
litem &442
pos 0
dimension 20
uid 102,0
)
*456 (MRCItem
litem &444
pos 1
dimension 50
uid 103,0
)
*457 (MRCItem
litem &445
pos 2
dimension 100
uid 104,0
)
*458 (MRCItem
litem &446
pos 3
dimension 100
uid 105,0
)
*459 (MRCItem
litem &447
pos 4
dimension 50
uid 106,0
)
*460 (MRCItem
litem &448
pos 5
dimension 50
uid 107,0
)
*461 (MRCItem
litem &449
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
