	component ghrd_hps_system_axi_hdmi_tx_0 is
		port (
			s_axi_aclk        : in  std_logic                     := 'X';             -- clk
			s_axi_awvalid     : in  std_logic                     := 'X';             -- awvalid
			s_axi_awaddr      : in  std_logic_vector(15 downto 0) := (others => 'X'); -- awaddr
			s_axi_awprot      : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- awprot
			s_axi_awready     : out std_logic;                                        -- awready
			s_axi_wvalid      : in  std_logic                     := 'X';             -- wvalid
			s_axi_wdata       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- wdata
			s_axi_wstrb       : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- wstrb
			s_axi_wready      : out std_logic;                                        -- wready
			s_axi_bvalid      : out std_logic;                                        -- bvalid
			s_axi_bresp       : out std_logic_vector(1 downto 0);                     -- bresp
			s_axi_bready      : in  std_logic                     := 'X';             -- bready
			s_axi_arvalid     : in  std_logic                     := 'X';             -- arvalid
			s_axi_araddr      : in  std_logic_vector(15 downto 0) := (others => 'X'); -- araddr
			s_axi_arprot      : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- arprot
			s_axi_arready     : out std_logic;                                        -- arready
			s_axi_rvalid      : out std_logic;                                        -- rvalid
			s_axi_rresp       : out std_logic_vector(1 downto 0);                     -- rresp
			s_axi_rdata       : out std_logic_vector(31 downto 0);                    -- rdata
			s_axi_rready      : in  std_logic                     := 'X';             -- rready
			hdmi_clk          : in  std_logic                     := 'X';             -- clk
			hdmi_out_clk      : out std_logic;                                        -- h_clk
			hdmi_16_hsync     : out std_logic;                                        -- h16_hsync
			hdmi_16_vsync     : out std_logic;                                        -- h16_vsync
			hdmi_16_data_e    : out std_logic;                                        -- h16_data_e
			hdmi_16_data      : out std_logic_vector(15 downto 0);                    -- h16_data
			hdmi_16_es_data   : out std_logic_vector(15 downto 0);                    -- h16_es_data
			hdmi_24_hsync     : out std_logic;                                        -- h24_hsync
			hdmi_24_vsync     : out std_logic;                                        -- h24_vsync
			hdmi_24_data_e    : out std_logic;                                        -- h24_data_e
			hdmi_24_data      : out std_logic_vector(23 downto 0);                    -- h24_data
			hdmi_36_hsync     : out std_logic;                                        -- h36_hsync
			hdmi_36_vsync     : out std_logic;                                        -- h36_vsync
			hdmi_36_data_e    : out std_logic;                                        -- h36_data_e
			hdmi_36_data      : out std_logic_vector(35 downto 0);                    -- h36_data
			vdma_clk          : in  std_logic                     := 'X';             -- clk
			s_axi_aresetn     : in  std_logic                     := 'X';             -- reset_n
			vdma_end_of_frame : in  std_logic                     := 'X';             -- tlast
			vdma_valid        : in  std_logic                     := 'X';             -- tvalid
			vdma_data         : in  std_logic_vector(63 downto 0) := (others => 'X'); -- tdata
			vdma_ready        : out std_logic                                         -- tready
		);
	end component ghrd_hps_system_axi_hdmi_tx_0;

