
pcb-loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003640  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080037c8  080037c8  000047c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003800  08003800  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003800  08003800  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003800  08003800  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003800  08003800  00004800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003808  08003808  00004808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800380c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          00000168  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000174  20000174  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e154  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ecb  00000000  00000000  00013190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c40  00000000  00000000  00015060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000999  00000000  00000000  00015ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000213b2  00000000  00000000  00016639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ece0  00000000  00000000  000379eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0173  00000000  00000000  000466cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010683e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003380  00000000  00000000  00106884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00109c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080037b0 	.word	0x080037b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080037b0 	.word	0x080037b0

080001c8 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tt>:
#include "StepperMotorDriver.h"

StepperMotorDriver::StepperMotorDriver(GPIO_TypeDef* stepPort, uint16_t stepPin,
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	603b      	str	r3, [r7, #0]
 80001d4:	4613      	mov	r3, r2
 80001d6:	80fb      	strh	r3, [r7, #6]
                                       GPIO_TypeDef* dirPort,  uint16_t dirPin,
                                       GPIO_TypeDef* enPort,   uint16_t enPin,
                                       uint16_t divider)
    : _stepPort(stepPort),
 80001d8:	68fb      	ldr	r3, [r7, #12]
 80001da:	68ba      	ldr	r2, [r7, #8]
 80001dc:	601a      	str	r2, [r3, #0]
      _dirPort(dirPort),
 80001de:	68fb      	ldr	r3, [r7, #12]
 80001e0:	683a      	ldr	r2, [r7, #0]
 80001e2:	605a      	str	r2, [r3, #4]
      _enPort(enPort),
 80001e4:	68fb      	ldr	r3, [r7, #12]
 80001e6:	69fa      	ldr	r2, [r7, #28]
 80001e8:	609a      	str	r2, [r3, #8]
      _stepPin(stepPin),
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	88fa      	ldrh	r2, [r7, #6]
 80001ee:	819a      	strh	r2, [r3, #12]
      _dirPin(dirPin),
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	8b3a      	ldrh	r2, [r7, #24]
 80001f4:	81da      	strh	r2, [r3, #14]
      _enPin(enPin),
 80001f6:	68fb      	ldr	r3, [r7, #12]
 80001f8:	8c3a      	ldrh	r2, [r7, #32]
 80001fa:	821a      	strh	r2, [r3, #16]
      _divider(divider),
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000200:	825a      	strh	r2, [r3, #18]
      _counter(0),
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	2200      	movs	r2, #0
 8000206:	829a      	strh	r2, [r3, #20]
      _enabled(false),
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	2200      	movs	r2, #0
 800020c:	759a      	strb	r2, [r3, #22]
      _direction(true)
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	2201      	movs	r2, #1
 8000212:	75da      	strb	r2, [r3, #23]
{
}
 8000214:	68fb      	ldr	r3, [r7, #12]
 8000216:	4618      	mov	r0, r3
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000220:	4770      	bx	lr

08000222 <_ZN18StepperMotorDriver4InitEv>:

void StepperMotorDriver::Init()
{
 8000222:	b580      	push	{r7, lr}
 8000224:	b082      	sub	sp, #8
 8000226:	af00      	add	r7, sp, #0
 8000228:	6078      	str	r0, [r7, #4]
    // Grundzustand: alles deaktiviert
    HAL_GPIO_WritePin(_dirPort, _dirPin, GPIO_PIN_RESET);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	6858      	ldr	r0, [r3, #4]
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	89db      	ldrh	r3, [r3, #14]
 8000232:	2200      	movs	r2, #0
 8000234:	4619      	mov	r1, r3
 8000236:	f000 ff05 	bl	8001044 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	6818      	ldr	r0, [r3, #0]
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	899b      	ldrh	r3, [r3, #12]
 8000242:	2200      	movs	r2, #0
 8000244:	4619      	mov	r1, r3
 8000246:	f000 fefd 	bl	8001044 <HAL_GPIO_WritePin>
    EnableOutput(false);
 800024a:	2100      	movs	r1, #0
 800024c:	6878      	ldr	r0, [r7, #4]
 800024e:	f000 f804 	bl	800025a <_ZN18StepperMotorDriver12EnableOutputEb>
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}

0800025a <_ZN18StepperMotorDriver12EnableOutputEb>:
{
    _divider = (div > 0) ? div : 1;
}

void StepperMotorDriver::EnableOutput(bool en)
{
 800025a:	b580      	push	{r7, lr}
 800025c:	b082      	sub	sp, #8
 800025e:	af00      	add	r7, sp, #0
 8000260:	6078      	str	r0, [r7, #4]
 8000262:	460b      	mov	r3, r1
 8000264:	70fb      	strb	r3, [r7, #3]
    // Aktiv LOW: LOW = EIN, HIGH = AUS
    HAL_GPIO_WritePin(_enPort, _enPin, en ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	6898      	ldr	r0, [r3, #8]
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	8a19      	ldrh	r1, [r3, #16]
 800026e:	78fb      	ldrb	r3, [r7, #3]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <_ZN18StepperMotorDriver12EnableOutputEb+0x1e>
 8000274:	2300      	movs	r3, #0
 8000276:	e000      	b.n	800027a <_ZN18StepperMotorDriver12EnableOutputEb+0x20>
 8000278:	2301      	movs	r3, #1
 800027a:	461a      	mov	r2, r3
 800027c:	f000 fee2 	bl	8001044 <HAL_GPIO_WritePin>
}
 8000280:	bf00      	nop
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <_ZN18StepperMotorDriver5StartEv>:

void StepperMotorDriver::Start()
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
    _counter = 0;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2200      	movs	r2, #0
 8000294:	829a      	strh	r2, [r3, #20]
    _enabled = true;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2201      	movs	r2, #1
 800029a:	759a      	strb	r2, [r3, #22]
    EnableOutput(true);   // einschalten (LOW)
 800029c:	2101      	movs	r1, #1
 800029e:	6878      	ldr	r0, [r7, #4]
 80002a0:	f7ff ffdb 	bl	800025a <_ZN18StepperMotorDriver12EnableOutputEb>
}
 80002a4:	bf00      	nop
 80002a6:	3708      	adds	r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}

080002ac <_ZN18StepperMotorDriver9StepPulseEv>:
    _enabled = false;
    EnableOutput(false);  // abschalten (HIGH)
}

void StepperMotorDriver::StepPulse()
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_SET);
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	6818      	ldr	r0, [r3, #0]
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	899b      	ldrh	r3, [r3, #12]
 80002bc:	2201      	movs	r2, #1
 80002be:	4619      	mov	r1, r3
 80002c0:	f000 fec0 	bl	8001044 <HAL_GPIO_WritePin>
    for (volatile int i = 0; i < 60; ++i) { __NOP(); }
 80002c4:	2300      	movs	r3, #0
 80002c6:	60fb      	str	r3, [r7, #12]
 80002c8:	e003      	b.n	80002d2 <_ZN18StepperMotorDriver9StepPulseEv+0x26>
 80002ca:	bf00      	nop
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	3301      	adds	r3, #1
 80002d0:	60fb      	str	r3, [r7, #12]
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	2b3b      	cmp	r3, #59	@ 0x3b
 80002d6:	bfd4      	ite	le
 80002d8:	2301      	movle	r3, #1
 80002da:	2300      	movgt	r3, #0
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d1f3      	bne.n	80002ca <_ZN18StepperMotorDriver9StepPulseEv+0x1e>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	6818      	ldr	r0, [r3, #0]
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	899b      	ldrh	r3, [r3, #12]
 80002ea:	2200      	movs	r2, #0
 80002ec:	4619      	mov	r1, r3
 80002ee:	f000 fea9 	bl	8001044 <HAL_GPIO_WritePin>
}
 80002f2:	bf00      	nop
 80002f4:	3710      	adds	r7, #16
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}

080002fa <_ZN18StepperMotorDriver11OnTimerTickEv>:

void StepperMotorDriver::OnTimerTick()
{
 80002fa:	b580      	push	{r7, lr}
 80002fc:	b082      	sub	sp, #8
 80002fe:	af00      	add	r7, sp, #0
 8000300:	6078      	str	r0, [r7, #4]
    if (!_enabled)
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	7d9b      	ldrb	r3, [r3, #22]
 8000306:	f083 0301 	eor.w	r3, r3, #1
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2b00      	cmp	r3, #0
 800030e:	d112      	bne.n	8000336 <_ZN18StepperMotorDriver11OnTimerTickEv+0x3c>
        return;

    _counter++;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	8a9b      	ldrh	r3, [r3, #20]
 8000314:	3301      	adds	r3, #1
 8000316:	b29a      	uxth	r2, r3
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	829a      	strh	r2, [r3, #20]
    if (_counter >= _divider)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	8a9a      	ldrh	r2, [r3, #20]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	8a5b      	ldrh	r3, [r3, #18]
 8000324:	429a      	cmp	r2, r3
 8000326:	d307      	bcc.n	8000338 <_ZN18StepperMotorDriver11OnTimerTickEv+0x3e>
    {
        _counter = 0;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2200      	movs	r2, #0
 800032c:	829a      	strh	r2, [r3, #20]
        StepPulse();
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f7ff ffbc 	bl	80002ac <_ZN18StepperMotorDriver9StepPulseEv>
 8000334:	e000      	b.n	8000338 <_ZN18StepperMotorDriver11OnTimerTickEv+0x3e>
        return;
 8000336:	bf00      	nop
    }
}
 8000338:	3708      	adds	r7, #8
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}

0800033e <_ZN19StepperTimerManagerC1Ev>:
#include "StepperTimerManager.h"

StepperTimerManager::StepperTimerManager() : _count(0)
 800033e:	b480      	push	{r7}
 8000340:	b085      	sub	sp, #20
 8000342:	af00      	add	r7, sp, #0
 8000344:	6078      	str	r0, [r7, #4]
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2200      	movs	r2, #0
 800034a:	f883 2020 	strb.w	r2, [r3, #32]
{
    for (int i = 0; i < MAX_STEPPERS; ++i)
 800034e:	2300      	movs	r3, #0
 8000350:	60fb      	str	r3, [r7, #12]
 8000352:	e007      	b.n	8000364 <_ZN19StepperTimerManagerC1Ev+0x26>
        _steppers[i] = nullptr;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	68fa      	ldr	r2, [r7, #12]
 8000358:	2100      	movs	r1, #0
 800035a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MAX_STEPPERS; ++i)
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	3301      	adds	r3, #1
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	2b07      	cmp	r3, #7
 8000368:	ddf4      	ble.n	8000354 <_ZN19StepperTimerManagerC1Ev+0x16>
}
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4618      	mov	r0, r3
 800036e:	3714      	adds	r7, #20
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr

08000378 <_ZN19StepperTimerManager8InstanceEv>:

StepperTimerManager& StepperTimerManager::Instance()
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
    static StepperTimerManager instance;
 800037c:	4b10      	ldr	r3, [pc, #64]	@ (80003c0 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	f3bf 8f5b 	dmb	ish
 8000384:	f003 0301 	and.w	r3, r3, #1
 8000388:	2b00      	cmp	r3, #0
 800038a:	bf0c      	ite	eq
 800038c:	2301      	moveq	r3, #1
 800038e:	2300      	movne	r3, #0
 8000390:	b2db      	uxtb	r3, r3
 8000392:	2b00      	cmp	r3, #0
 8000394:	d010      	beq.n	80003b8 <_ZN19StepperTimerManager8InstanceEv+0x40>
 8000396:	480a      	ldr	r0, [pc, #40]	@ (80003c0 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 8000398:	f003 f9cf 	bl	800373a <__cxa_guard_acquire>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	bf14      	ite	ne
 80003a2:	2301      	movne	r3, #1
 80003a4:	2300      	moveq	r3, #0
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d005      	beq.n	80003b8 <_ZN19StepperTimerManager8InstanceEv+0x40>
 80003ac:	4805      	ldr	r0, [pc, #20]	@ (80003c4 <_ZN19StepperTimerManager8InstanceEv+0x4c>)
 80003ae:	f7ff ffc6 	bl	800033e <_ZN19StepperTimerManagerC1Ev>
 80003b2:	4803      	ldr	r0, [pc, #12]	@ (80003c0 <_ZN19StepperTimerManager8InstanceEv+0x48>)
 80003b4:	f003 f9cd 	bl	8003752 <__cxa_guard_release>
    return instance;
 80003b8:	4b02      	ldr	r3, [pc, #8]	@ (80003c4 <_ZN19StepperTimerManager8InstanceEv+0x4c>)
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	2000004c 	.word	0x2000004c
 80003c4:	20000028 	.word	0x20000028

080003c8 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>:

void StepperTimerManager::RegisterStepper(StepperMotorDriver* stepper)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	6039      	str	r1, [r7, #0]
    if (_count < MAX_STEPPERS)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003d8:	2b07      	cmp	r3, #7
 80003da:	d80c      	bhi.n	80003f6 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver+0x2e>
        _steppers[_count++] = stepper;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003e2:	1c5a      	adds	r2, r3, #1
 80003e4:	b2d1      	uxtb	r1, r2
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	f882 1020 	strb.w	r1, [r2, #32]
 80003ec:	4619      	mov	r1, r3
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	683a      	ldr	r2, [r7, #0]
 80003f2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80003f6:	bf00      	nop
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr

08000402 <_ZN19StepperTimerManager11OnTimerTickEv>:
        }
    }
}

void StepperTimerManager::OnTimerTick()
{
 8000402:	b580      	push	{r7, lr}
 8000404:	b084      	sub	sp, #16
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < _count; ++i)
 800040a:	2300      	movs	r3, #0
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	e009      	b.n	8000424 <_ZN19StepperTimerManager11OnTimerTickEv+0x22>
    {
        _steppers[i]->OnTimerTick();
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	68fa      	ldr	r2, [r7, #12]
 8000414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000418:	4618      	mov	r0, r3
 800041a:	f7ff ff6e 	bl	80002fa <_ZN18StepperMotorDriver11OnTimerTickEv>
    for (int i = 0; i < _count; ++i)
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	3301      	adds	r3, #1
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	f893 3020 	ldrb.w	r3, [r3, #32]
 800042a:	461a      	mov	r2, r3
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	4293      	cmp	r3, r2
 8000430:	dbee      	blt.n	8000410 <_ZN19StepperTimerManager11OnTimerTickEv+0xe>
    }
}
 8000432:	bf00      	nop
 8000434:	bf00      	nop
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
	char	buffer	=	'>' ;
 8000444:	233e      	movs	r3, #62	@ 0x3e
 8000446:	73fb      	strb	r3, [r7, #15]
	if (htim->Instance == TIM2) {
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000450:	d119      	bne.n	8000486 <HAL_TIM_PeriodElapsedCallback+0x4a>
		timerCounter++ ;
 8000452:	4b0f      	ldr	r3, [pc, #60]	@ (8000490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	3301      	adds	r3, #1
 8000458:	4a0d      	ldr	r2, [pc, #52]	@ (8000490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800045a:	6013      	str	r3, [r2, #0]
		if ( timerCounter > 100) {
 800045c:	4b0c      	ldr	r3, [pc, #48]	@ (8000490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	2b64      	cmp	r3, #100	@ 0x64
 8000462:	d910      	bls.n	8000486 <HAL_TIM_PeriodElapsedCallback+0x4a>
			timerCounter	=	0 ;
 8000464:	4b0a      	ldr	r3, [pc, #40]	@ (8000490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (const uint8_t *) &buffer, 1, HAL_MAX_DELAY);
 800046a:	f107 010f 	add.w	r1, r7, #15
 800046e:	f04f 33ff 	mov.w	r3, #4294967295
 8000472:	2201      	movs	r2, #1
 8000474:	4807      	ldr	r0, [pc, #28]	@ (8000494 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000476:	f002 fcbd 	bl	8002df4 <HAL_UART_Transmit>
			StepperTimerManager::Instance().OnTimerTick();		}
 800047a:	f7ff ff7d 	bl	8000378 <_ZN19StepperTimerManager8InstanceEv>
 800047e:	4603      	mov	r3, r0
 8000480:	4618      	mov	r0, r3
 8000482:	f7ff ffbe 	bl	8000402 <_ZN19StepperTimerManager11OnTimerTickEv>
	}
}
 8000486:	bf00      	nop
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	20000124 	.word	0x20000124
 8000494:	2000009c 	.word	0x2000009c

08000498 <_Z12InitSteppersv>:

StepperMotorDriver stepperLoad(GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_1, GPIOA, GPIO_PIN_0, 5);
StepperMotorDriver stepperUnload(GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_1, GPIOA, GPIO_PIN_0, 10);

void InitSteppers()
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
    stepperPreLoad.Init();
 800049c:	480f      	ldr	r0, [pc, #60]	@ (80004dc <_Z12InitSteppersv+0x44>)
 800049e:	f7ff fec0 	bl	8000222 <_ZN18StepperMotorDriver4InitEv>
    stepperLoad.Init();
 80004a2:	480f      	ldr	r0, [pc, #60]	@ (80004e0 <_Z12InitSteppersv+0x48>)
 80004a4:	f7ff febd 	bl	8000222 <_ZN18StepperMotorDriver4InitEv>
    stepperUnload.Init();
 80004a8:	480e      	ldr	r0, [pc, #56]	@ (80004e4 <_Z12InitSteppersv+0x4c>)
 80004aa:	f7ff feba 	bl	8000222 <_ZN18StepperMotorDriver4InitEv>

    // Beim Start werden sie registriert, aber sie bleiben deaktiviert,
    // bis du explizit Start() aufrufst.
    StepperTimerManager::Instance().RegisterStepper(&stepperPreLoad);
 80004ae:	f7ff ff63 	bl	8000378 <_ZN19StepperTimerManager8InstanceEv>
 80004b2:	4603      	mov	r3, r0
 80004b4:	4909      	ldr	r1, [pc, #36]	@ (80004dc <_Z12InitSteppersv+0x44>)
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff86 	bl	80003c8 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperLoad);
 80004bc:	f7ff ff5c 	bl	8000378 <_ZN19StepperTimerManager8InstanceEv>
 80004c0:	4603      	mov	r3, r0
 80004c2:	4907      	ldr	r1, [pc, #28]	@ (80004e0 <_Z12InitSteppersv+0x48>)
 80004c4:	4618      	mov	r0, r3
 80004c6:	f7ff ff7f 	bl	80003c8 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperUnload);
 80004ca:	f7ff ff55 	bl	8000378 <_ZN19StepperTimerManager8InstanceEv>
 80004ce:	4603      	mov	r3, r0
 80004d0:	4904      	ldr	r1, [pc, #16]	@ (80004e4 <_Z12InitSteppersv+0x4c>)
 80004d2:	4618      	mov	r0, r3
 80004d4:	f7ff ff78 	bl	80003c8 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
}
 80004d8:	bf00      	nop
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	20000128 	.word	0x20000128
 80004e0:	20000140 	.word	0x20000140
 80004e4:	20000158 	.word	0x20000158

080004e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ee:	f000 fabf 	bl	8000a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f2:	f000 f82b 	bl	800054c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f6:	f000 f909 	bl	800070c <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 80004fa:	f000 f8d3 	bl	80006a4 <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 80004fe:	f000 f875 	bl	80005ec <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
	InitSteppers() ;
 8000502:	f7ff ffc9 	bl	8000498 <_Z12InitSteppersv>
	HAL_TIM_Base_Start_IT(&htim2);		//	start TIM2 with interrupt
 8000506:	480e      	ldr	r0, [pc, #56]	@ (8000540 <main+0x58>)
 8000508:	f002 f82c 	bl	8002564 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t rx;
  stepperPreLoad.Start();
 800050c:	480d      	ldr	r0, [pc, #52]	@ (8000544 <main+0x5c>)
 800050e:	f7ff febb 	bl	8000288 <_ZN18StepperMotorDriver5StartEv>
  while (1)
  {
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 8000512:	1df9      	adds	r1, r7, #7
 8000514:	f04f 33ff 	mov.w	r3, #4294967295
 8000518:	2201      	movs	r2, #1
 800051a:	480b      	ldr	r0, [pc, #44]	@ (8000548 <main+0x60>)
 800051c:	f002 fcf3 	bl	8002f06 <HAL_UART_Receive>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	bf0c      	ite	eq
 8000526:	2301      	moveq	r3, #1
 8000528:	2300      	movne	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	2b00      	cmp	r3, #0
 800052e:	d0f0      	beq.n	8000512 <main+0x2a>
		HAL_UART_Transmit(&huart2, &rx, 1, HAL_MAX_DELAY);
 8000530:	1df9      	adds	r1, r7, #7
 8000532:	f04f 33ff 	mov.w	r3, #4294967295
 8000536:	2201      	movs	r2, #1
 8000538:	4803      	ldr	r0, [pc, #12]	@ (8000548 <main+0x60>)
 800053a:	f002 fc5b 	bl	8002df4 <HAL_UART_Transmit>
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 800053e:	e7e8      	b.n	8000512 <main+0x2a>
 8000540:	20000050 	.word	0x20000050
 8000544:	20000128 	.word	0x20000128
 8000548:	2000009c 	.word	0x2000009c

0800054c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b090      	sub	sp, #64	@ 0x40
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0318 	add.w	r3, r7, #24
 8000556:	2228      	movs	r2, #40	@ 0x28
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f003 f8fc 	bl	8003758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
 8000566:	605a      	str	r2, [r3, #4]
 8000568:	609a      	str	r2, [r3, #8]
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056e:	2301      	movs	r3, #1
 8000570:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000572:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000576:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057c:	2301      	movs	r3, #1
 800057e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000588:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800058a:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 800058e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000590:	f107 0318 	add.w	r3, r7, #24
 8000594:	4618      	mov	r0, r3
 8000596:	f000 fd6d 	bl	8001074 <HAL_RCC_OscConfig>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	bf14      	ite	ne
 80005a0:	2301      	movne	r3, #1
 80005a2:	2300      	moveq	r3, #0
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80005aa:	f000 f915 	bl	80007d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2302      	movs	r3, #2
 80005b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2102      	movs	r1, #2
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 fd61 	bl	8002090 <HAL_RCC_ClockConfig>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	bf14      	ite	ne
 80005d4:	2301      	movne	r3, #1
 80005d6:	2300      	moveq	r3, #0
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80005de:	f000 f8fb 	bl	80007d8 <Error_Handler>
  }
}
 80005e2:	bf00      	nop
 80005e4:	3740      	adds	r7, #64	@ 0x40
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005f2:	f107 0310 	add.w	r3, r7, #16
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800060a:	4b25      	ldr	r3, [pc, #148]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 800060c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000610:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8000612:	4b23      	ldr	r3, [pc, #140]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 8000614:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000618:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800061a:	4b21      	ldr	r3, [pc, #132]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000620:	4b1f      	ldr	r3, [pc, #124]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 8000622:	2264      	movs	r2, #100	@ 0x64
 8000624:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000626:	4b1e      	ldr	r3, [pc, #120]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800062c:	4b1c      	ldr	r3, [pc, #112]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 800062e:	2200      	movs	r2, #0
 8000630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000632:	481b      	ldr	r0, [pc, #108]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 8000634:	f001 ff3e 	bl	80024b4 <HAL_TIM_Base_Init>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	bf14      	ite	ne
 800063e:	2301      	movne	r3, #1
 8000640:	2300      	moveq	r3, #0
 8000642:	b2db      	uxtb	r3, r3
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8000648:	f000 f8c6 	bl	80007d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800064c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000650:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000652:	f107 0310 	add.w	r3, r7, #16
 8000656:	4619      	mov	r1, r3
 8000658:	4811      	ldr	r0, [pc, #68]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 800065a:	f002 f8e1 	bl	8002820 <HAL_TIM_ConfigClockSource>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	bf14      	ite	ne
 8000664:	2301      	movne	r3, #1
 8000666:	2300      	moveq	r3, #0
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 800066e:	f000 f8b3 	bl	80007d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000676:	2300      	movs	r3, #0
 8000678:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	4619      	mov	r1, r3
 800067e:	4808      	ldr	r0, [pc, #32]	@ (80006a0 <_ZL12MX_TIM2_Initv+0xb4>)
 8000680:	f002 fade 	bl	8002c40 <HAL_TIMEx_MasterConfigSynchronization>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	bf14      	ite	ne
 800068a:	2301      	movne	r3, #1
 800068c:	2300      	moveq	r3, #0
 800068e:	b2db      	uxtb	r3, r3
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8000694:	f000 f8a0 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000698:	bf00      	nop
 800069a:	3720      	adds	r7, #32
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000050 	.word	0x20000050

080006a4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006a8:	4b16      	ldr	r3, [pc, #88]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006aa:	4a17      	ldr	r2, [pc, #92]	@ (8000708 <_ZL19MX_USART2_UART_Initv+0x64>)
 80006ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80006ae:	4b15      	ldr	r3, [pc, #84]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006b0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80006b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006b6:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006bc:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006c2:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006ca:	220c      	movs	r2, #12
 80006cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006da:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006dc:	2200      	movs	r2, #0
 80006de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e0:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006e6:	4807      	ldr	r0, [pc, #28]	@ (8000704 <_ZL19MX_USART2_UART_Initv+0x60>)
 80006e8:	f002 fb36 	bl	8002d58 <HAL_UART_Init>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	bf14      	ite	ne
 80006f2:	2301      	movne	r3, #1
 80006f4:	2300      	moveq	r3, #0
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 80006fc:	f000 f86c 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	2000009c 	.word	0x2000009c
 8000708:	40004400 	.word	0x40004400

0800070c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	@ 0x28
 8000710:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000722:	4b2b      	ldr	r3, [pc, #172]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a2a      	ldr	r2, [pc, #168]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000728:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b28      	ldr	r3, [pc, #160]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800073a:	4b25      	ldr	r3, [pc, #148]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a24      	ldr	r2, [pc, #144]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000740:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000744:	6153      	str	r3, [r2, #20]
 8000746:	4b22      	ldr	r3, [pc, #136]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b1f      	ldr	r3, [pc, #124]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000754:	695b      	ldr	r3, [r3, #20]
 8000756:	4a1e      	ldr	r2, [pc, #120]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800075c:	6153      	str	r3, [r2, #20]
 800075e:	4b1c      	ldr	r3, [pc, #112]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	4b19      	ldr	r3, [pc, #100]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	4a18      	ldr	r2, [pc, #96]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000770:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000774:	6153      	str	r3, [r2, #20]
 8000776:	4b16      	ldr	r3, [pc, #88]	@ (80007d0 <_ZL12MX_GPIO_Initv+0xc4>)
 8000778:	695b      	ldr	r3, [r3, #20]
 800077a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078a:	f000 fc5b 	bl	8001044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800078e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000794:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	4619      	mov	r1, r3
 80007a4:	480b      	ldr	r0, [pc, #44]	@ (80007d4 <_ZL12MX_GPIO_Initv+0xc8>)
 80007a6:	f000 fadb 	bl	8000d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007aa:	2320      	movs	r3, #32
 80007ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ae:	2301      	movs	r3, #1
 80007b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	2300      	movs	r3, #0
 80007b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c4:	f000 facc 	bl	8000d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007c8:	bf00      	nop
 80007ca:	3728      	adds	r7, #40	@ 0x28
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40021000 	.word	0x40021000
 80007d4:	48000800 	.word	0x48000800

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <Error_Handler+0x8>

080007e4 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af04      	add	r7, sp, #16
                                  2);                  // Divider (Beispiel)
 80007ea:	2302      	movs	r3, #2
 80007ec:	9303      	str	r3, [sp, #12]
 80007ee:	2301      	movs	r3, #1
 80007f0:	9302      	str	r3, [sp, #8]
 80007f2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007f6:	9301      	str	r3, [sp, #4]
 80007f8:	2302      	movs	r3, #2
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000800:	2240      	movs	r2, #64	@ 0x40
 8000802:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000806:	4814      	ldr	r0, [pc, #80]	@ (8000858 <_Z41__static_initialization_and_destruction_0v+0x74>)
 8000808:	f7ff fcde 	bl	80001c8 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tt>
StepperMotorDriver stepperLoad(GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_1, GPIOA, GPIO_PIN_0, 5);
 800080c:	2305      	movs	r3, #5
 800080e:	9303      	str	r3, [sp, #12]
 8000810:	2301      	movs	r3, #1
 8000812:	9302      	str	r3, [sp, #8]
 8000814:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000818:	9301      	str	r3, [sp, #4]
 800081a:	2302      	movs	r3, #2
 800081c:	9300      	str	r3, [sp, #0]
 800081e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000822:	2240      	movs	r2, #64	@ 0x40
 8000824:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000828:	480c      	ldr	r0, [pc, #48]	@ (800085c <_Z41__static_initialization_and_destruction_0v+0x78>)
 800082a:	f7ff fccd 	bl	80001c8 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tt>
StepperMotorDriver stepperUnload(GPIOA, GPIO_PIN_6, GPIOA, GPIO_PIN_1, GPIOA, GPIO_PIN_0, 10);
 800082e:	230a      	movs	r3, #10
 8000830:	9303      	str	r3, [sp, #12]
 8000832:	2301      	movs	r3, #1
 8000834:	9302      	str	r3, [sp, #8]
 8000836:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	2302      	movs	r3, #2
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000844:	2240      	movs	r2, #64	@ 0x40
 8000846:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800084a:	4805      	ldr	r0, [pc, #20]	@ (8000860 <_Z41__static_initialization_and_destruction_0v+0x7c>)
 800084c:	f7ff fcbc 	bl	80001c8 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tt>
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000128 	.word	0x20000128
 800085c:	20000140 	.word	0x20000140
 8000860:	20000158 	.word	0x20000158

08000864 <_GLOBAL__sub_I_htim2>:
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
 8000868:	f7ff ffbc 	bl	80007e4 <_Z41__static_initialization_and_destruction_0v>
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <HAL_MspInit+0x44>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	4a0e      	ldr	r2, [pc, #56]	@ (80008b4 <HAL_MspInit+0x44>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6193      	str	r3, [r2, #24]
 8000882:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <HAL_MspInit+0x44>)
 8000884:	699b      	ldr	r3, [r3, #24]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088e:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <HAL_MspInit+0x44>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	4a08      	ldr	r2, [pc, #32]	@ (80008b4 <HAL_MspInit+0x44>)
 8000894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000898:	61d3      	str	r3, [r2, #28]
 800089a:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <HAL_MspInit+0x44>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008a6:	2007      	movs	r0, #7
 80008a8:	f000 fa18 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40021000 	.word	0x40021000

080008b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008c8:	d113      	bne.n	80008f2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008ca:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <HAL_TIM_Base_MspInit+0x44>)
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	4a0b      	ldr	r2, [pc, #44]	@ (80008fc <HAL_TIM_Base_MspInit+0x44>)
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	61d3      	str	r3, [r2, #28]
 80008d6:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <HAL_TIM_Base_MspInit+0x44>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2100      	movs	r1, #0
 80008e6:	201c      	movs	r0, #28
 80008e8:	f000 fa03 	bl	8000cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008ec:	201c      	movs	r0, #28
 80008ee:	f000 fa1c 	bl	8000d2a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008f2:	bf00      	nop
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40021000 	.word	0x40021000

08000900 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a17      	ldr	r2, [pc, #92]	@ (800097c <HAL_UART_MspInit+0x7c>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d128      	bne.n	8000974 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <HAL_UART_MspInit+0x80>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	4a16      	ldr	r2, [pc, #88]	@ (8000980 <HAL_UART_MspInit+0x80>)
 8000928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800092c:	61d3      	str	r3, [r2, #28]
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_UART_MspInit+0x80>)
 8000930:	69db      	ldr	r3, [r3, #28]
 8000932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <HAL_UART_MspInit+0x80>)
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	4a10      	ldr	r2, [pc, #64]	@ (8000980 <HAL_UART_MspInit+0x80>)
 8000940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000944:	6153      	str	r3, [r2, #20]
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <HAL_UART_MspInit+0x80>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000952:	230c      	movs	r3, #12
 8000954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000962:	2307      	movs	r3, #7
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f000 f9f6 	bl	8000d60 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000974:	bf00      	nop
 8000976:	3728      	adds	r7, #40	@ 0x28
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40004400 	.word	0x40004400
 8000980:	40021000 	.word	0x40021000

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <NMI_Handler+0x4>

0800098c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <HardFault_Handler+0x4>

08000994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <MemManage_Handler+0x4>

0800099c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <BusFault_Handler+0x4>

080009a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <UsageFault_Handler+0x4>

080009ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ba:	b480      	push	{r7}
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr

080009d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009da:	f000 f88f 	bl	8000afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009e8:	4802      	ldr	r0, [pc, #8]	@ (80009f4 <TIM2_IRQHandler+0x10>)
 80009ea:	f001 fe17 	bl	800261c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000050 	.word	0x20000050

080009f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <SystemInit+0x20>)
 80009fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a02:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <SystemInit+0x20>)
 8000a04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a54 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a20:	f7ff ffea 	bl	80009f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a24:	480c      	ldr	r0, [pc, #48]	@ (8000a58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a26:	490d      	ldr	r1, [pc, #52]	@ (8000a5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a28:	4a0d      	ldr	r2, [pc, #52]	@ (8000a60 <LoopForever+0xe>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a2c:	e002      	b.n	8000a34 <LoopCopyDataInit>

08000a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a32:	3304      	adds	r3, #4

08000a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a38:	d3f9      	bcc.n	8000a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a68 <LoopForever+0x16>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a40:	e001      	b.n	8000a46 <LoopFillZerobss>

08000a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a44:	3204      	adds	r2, #4

08000a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a48:	d3fb      	bcc.n	8000a42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a4a:	f002 fe8d 	bl	8003768 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a4e:	f7ff fd4b 	bl	80004e8 <main>

08000a52 <LoopForever>:

LoopForever:
    b LoopForever
 8000a52:	e7fe      	b.n	8000a52 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a54:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a5c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a60:	0800380c 	.word	0x0800380c
  ldr r2, =_sbss
 8000a64:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a68:	20000174 	.word	0x20000174

08000a6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a6c:	e7fe      	b.n	8000a6c <ADC1_2_IRQHandler>
	...

08000a70 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <HAL_Init+0x28>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a07      	ldr	r2, [pc, #28]	@ (8000a98 <HAL_Init+0x28>)
 8000a7a:	f043 0310 	orr.w	r3, r3, #16
 8000a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a80:	2003      	movs	r0, #3
 8000a82:	f000 f92b 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a86:	2000      	movs	r0, #0
 8000a88:	f000 f808 	bl	8000a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a8c:	f7ff fef0 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40022000 	.word	0x40022000

08000a9c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa4:	4b12      	ldr	r3, [pc, #72]	@ (8000af0 <HAL_InitTick+0x54>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b12      	ldr	r3, [pc, #72]	@ (8000af4 <HAL_InitTick+0x58>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	4619      	mov	r1, r3
 8000aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 f943 	bl	8000d46 <HAL_SYSTICK_Config>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e00e      	b.n	8000ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2b0f      	cmp	r3, #15
 8000ace:	d80a      	bhi.n	8000ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad8:	f000 f90b 	bl	8000cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000adc:	4a06      	ldr	r2, [pc, #24]	@ (8000af8 <HAL_InitTick+0x5c>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e000      	b.n	8000ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3708      	adds	r7, #8
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000000 	.word	0x20000000
 8000af4:	20000008 	.word	0x20000008
 8000af8:	20000004 	.word	0x20000004

08000afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_IncTick+0x20>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	461a      	mov	r2, r3
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <HAL_IncTick+0x24>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4a04      	ldr	r2, [pc, #16]	@ (8000b20 <HAL_IncTick+0x24>)
 8000b0e:	6013      	str	r3, [r2, #0]
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000170 	.word	0x20000170

08000b24 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b28:	4b03      	ldr	r3, [pc, #12]	@ (8000b38 <HAL_GetTick+0x14>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000170 	.word	0x20000170

08000b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6e:	4a04      	ldr	r2, [pc, #16]	@ (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	60d3      	str	r3, [r2, #12]
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b88:	4b04      	ldr	r3, [pc, #16]	@ (8000b9c <__NVIC_GetPriorityGrouping+0x18>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	0a1b      	lsrs	r3, r3, #8
 8000b8e:	f003 0307 	and.w	r3, r3, #7
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db0b      	blt.n	8000bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	f003 021f 	and.w	r2, r3, #31
 8000bb8:	4907      	ldr	r1, [pc, #28]	@ (8000bd8 <__NVIC_EnableIRQ+0x38>)
 8000bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbe:	095b      	lsrs	r3, r3, #5
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000e100 	.word	0xe000e100

08000bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	@ (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	@ (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b089      	sub	sp, #36	@ 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	f1c3 0307 	rsb	r3, r3, #7
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	bf28      	it	cs
 8000c4e:	2304      	movcs	r3, #4
 8000c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3304      	adds	r3, #4
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d902      	bls.n	8000c60 <NVIC_EncodePriority+0x30>
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3b03      	subs	r3, #3
 8000c5e:	e000      	b.n	8000c62 <NVIC_EncodePriority+0x32>
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 32ff 	mov.w	r2, #4294967295
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	401a      	ands	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	43d9      	mvns	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	4313      	orrs	r3, r2
         );
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3724      	adds	r7, #36	@ 0x24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ca8:	d301      	bcc.n	8000cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000caa:	2301      	movs	r3, #1
 8000cac:	e00f      	b.n	8000cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <SysTick_Config+0x40>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f7ff ff8e 	bl	8000bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <SysTick_Config+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc6:	4b04      	ldr	r3, [pc, #16]	@ (8000cd8 <SysTick_Config+0x40>)
 8000cc8:	2207      	movs	r2, #7
 8000cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	e000e010 	.word	0xe000e010

08000cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff ff29 	bl	8000b3c <__NVIC_SetPriorityGrouping>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff3e 	bl	8000b84 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff8e 	bl	8000c30 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5d 	bl	8000bdc <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ff31 	bl	8000ba0 <__NVIC_EnableIRQ>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ffa2 	bl	8000c98 <SysTick_Config>
 8000d54:	4603      	mov	r3, r0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b087      	sub	sp, #28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6e:	e14e      	b.n	800100e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	2101      	movs	r1, #1
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 8140 	beq.w	8001008 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d005      	beq.n	8000da0 <HAL_GPIO_Init+0x40>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0303 	and.w	r3, r3, #3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d130      	bne.n	8000e02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	091b      	lsrs	r3, r3, #4
 8000dec:	f003 0201 	and.w	r2, r3, #1
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0303 	and.w	r3, r3, #3
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d017      	beq.n	8000e3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	68db      	ldr	r3, [r3, #12]
 8000e12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	2203      	movs	r2, #3
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	689a      	ldr	r2, [r3, #8]
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f003 0303 	and.w	r3, r3, #3
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d123      	bne.n	8000e92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	08da      	lsrs	r2, r3, #3
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	3208      	adds	r2, #8
 8000e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	220f      	movs	r2, #15
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43db      	mvns	r3, r3
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	691a      	ldr	r2, [r3, #16]
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	08da      	lsrs	r2, r3, #3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3208      	adds	r2, #8
 8000e8c:	6939      	ldr	r1, [r7, #16]
 8000e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 0203 	and.w	r2, r3, #3
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f000 809a 	beq.w	8001008 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed4:	4b55      	ldr	r3, [pc, #340]	@ (800102c <HAL_GPIO_Init+0x2cc>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	4a54      	ldr	r2, [pc, #336]	@ (800102c <HAL_GPIO_Init+0x2cc>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6193      	str	r3, [r2, #24]
 8000ee0:	4b52      	ldr	r3, [pc, #328]	@ (800102c <HAL_GPIO_Init+0x2cc>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000eec:	4a50      	ldr	r2, [pc, #320]	@ (8001030 <HAL_GPIO_Init+0x2d0>)
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	089b      	lsrs	r3, r3, #2
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	220f      	movs	r2, #15
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f16:	d013      	beq.n	8000f40 <HAL_GPIO_Init+0x1e0>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a46      	ldr	r2, [pc, #280]	@ (8001034 <HAL_GPIO_Init+0x2d4>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d00d      	beq.n	8000f3c <HAL_GPIO_Init+0x1dc>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a45      	ldr	r2, [pc, #276]	@ (8001038 <HAL_GPIO_Init+0x2d8>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d007      	beq.n	8000f38 <HAL_GPIO_Init+0x1d8>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a44      	ldr	r2, [pc, #272]	@ (800103c <HAL_GPIO_Init+0x2dc>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d101      	bne.n	8000f34 <HAL_GPIO_Init+0x1d4>
 8000f30:	2303      	movs	r3, #3
 8000f32:	e006      	b.n	8000f42 <HAL_GPIO_Init+0x1e2>
 8000f34:	2305      	movs	r3, #5
 8000f36:	e004      	b.n	8000f42 <HAL_GPIO_Init+0x1e2>
 8000f38:	2302      	movs	r3, #2
 8000f3a:	e002      	b.n	8000f42 <HAL_GPIO_Init+0x1e2>
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e000      	b.n	8000f42 <HAL_GPIO_Init+0x1e2>
 8000f40:	2300      	movs	r3, #0
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	f002 0203 	and.w	r2, r2, #3
 8000f48:	0092      	lsls	r2, r2, #2
 8000f4a:	4093      	lsls	r3, r2
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f52:	4937      	ldr	r1, [pc, #220]	@ (8001030 <HAL_GPIO_Init+0x2d0>)
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	3302      	adds	r3, #2
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f60:	4b37      	ldr	r3, [pc, #220]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f84:	4a2e      	ldr	r2, [pc, #184]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	43db      	mvns	r3, r3
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	4013      	ands	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fae:	4a24      	ldr	r2, [pc, #144]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fb4:	4b22      	ldr	r3, [pc, #136]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fd8:	4a19      	ldr	r2, [pc, #100]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fde:	4b18      	ldr	r3, [pc, #96]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001002:	4a0f      	ldr	r2, [pc, #60]	@ (8001040 <HAL_GPIO_Init+0x2e0>)
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	3301      	adds	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	fa22 f303 	lsr.w	r3, r2, r3
 8001018:	2b00      	cmp	r3, #0
 800101a:	f47f aea9 	bne.w	8000d70 <HAL_GPIO_Init+0x10>
  }
}
 800101e:	bf00      	nop
 8001020:	bf00      	nop
 8001022:	371c      	adds	r7, #28
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40021000 	.word	0x40021000
 8001030:	40010000 	.word	0x40010000
 8001034:	48000400 	.word	0x48000400
 8001038:	48000800 	.word	0x48000800
 800103c:	48000c00 	.word	0x48000c00
 8001040:	40010400 	.word	0x40010400

08001044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	460b      	mov	r3, r1
 800104e:	807b      	strh	r3, [r7, #2]
 8001050:	4613      	mov	r3, r2
 8001052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001054:	787b      	ldrb	r3, [r7, #1]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d003      	beq.n	8001062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800105a:	887a      	ldrh	r2, [r7, #2]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001060:	e002      	b.n	8001068 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001062:	887a      	ldrh	r2, [r7, #2]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800107a:	af00      	add	r7, sp, #0
 800107c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001080:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001084:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001086:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800108a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d102      	bne.n	800109a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	f000 bff4 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800109e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 816d 	beq.w	800138a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010b0:	4bb4      	ldr	r3, [pc, #720]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 030c 	and.w	r3, r3, #12
 80010b8:	2b04      	cmp	r3, #4
 80010ba:	d00c      	beq.n	80010d6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010bc:	4bb1      	ldr	r3, [pc, #708]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 030c 	and.w	r3, r3, #12
 80010c4:	2b08      	cmp	r3, #8
 80010c6:	d157      	bne.n	8001178 <HAL_RCC_OscConfig+0x104>
 80010c8:	4bae      	ldr	r3, [pc, #696]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010d4:	d150      	bne.n	8001178 <HAL_RCC_OscConfig+0x104>
 80010d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010da:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80010e2:	fa93 f3a3 	rbit	r3, r3
 80010e6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ee:	fab3 f383 	clz	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80010f6:	d802      	bhi.n	80010fe <HAL_RCC_OscConfig+0x8a>
 80010f8:	4ba2      	ldr	r3, [pc, #648]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	e015      	b.n	800112a <HAL_RCC_OscConfig+0xb6>
 80010fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001102:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001112:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001116:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800111a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800111e:	fa93 f3a3 	rbit	r3, r3
 8001122:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001126:	4b97      	ldr	r3, [pc, #604]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 8001128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800112e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001132:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001136:	fa92 f2a2 	rbit	r2, r2
 800113a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800113e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001142:	fab2 f282 	clz	r2, r2
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	f042 0220 	orr.w	r2, r2, #32
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	f002 021f 	and.w	r2, r2, #31
 8001152:	2101      	movs	r1, #1
 8001154:	fa01 f202 	lsl.w	r2, r1, r2
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8114 	beq.w	8001388 <HAL_RCC_OscConfig+0x314>
 8001160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001164:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	f040 810b 	bne.w	8001388 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	f000 bf85 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800117c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001188:	d106      	bne.n	8001198 <HAL_RCC_OscConfig+0x124>
 800118a:	4b7e      	ldr	r3, [pc, #504]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a7d      	ldr	r2, [pc, #500]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 8001190:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	e036      	b.n	8001206 <HAL_RCC_OscConfig+0x192>
 8001198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800119c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d10c      	bne.n	80011c2 <HAL_RCC_OscConfig+0x14e>
 80011a8:	4b76      	ldr	r3, [pc, #472]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a75      	ldr	r2, [pc, #468]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b73      	ldr	r3, [pc, #460]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a72      	ldr	r2, [pc, #456]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011be:	6013      	str	r3, [r2, #0]
 80011c0:	e021      	b.n	8001206 <HAL_RCC_OscConfig+0x192>
 80011c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011d2:	d10c      	bne.n	80011ee <HAL_RCC_OscConfig+0x17a>
 80011d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a6a      	ldr	r2, [pc, #424]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b68      	ldr	r3, [pc, #416]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a67      	ldr	r2, [pc, #412]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011ea:	6013      	str	r3, [r2, #0]
 80011ec:	e00b      	b.n	8001206 <HAL_RCC_OscConfig+0x192>
 80011ee:	4b65      	ldr	r3, [pc, #404]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a64      	ldr	r2, [pc, #400]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	4b62      	ldr	r3, [pc, #392]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a61      	ldr	r2, [pc, #388]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 8001200:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001204:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001206:	4b5f      	ldr	r3, [pc, #380]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 8001208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800120a:	f023 020f 	bic.w	r2, r3, #15
 800120e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001212:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	495a      	ldr	r1, [pc, #360]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 800121c:	4313      	orrs	r3, r2
 800121e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001224:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d054      	beq.n	80012da <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001230:	f7ff fc78 	bl	8000b24 <HAL_GetTick>
 8001234:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001238:	e00a      	b.n	8001250 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123a:	f7ff fc73 	bl	8000b24 <HAL_GetTick>
 800123e:	4602      	mov	r2, r0
 8001240:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b64      	cmp	r3, #100	@ 0x64
 8001248:	d902      	bls.n	8001250 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	f000 bf19 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 8001250:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001254:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001258:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800125c:	fa93 f3a3 	rbit	r3, r3
 8001260:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001264:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001268:	fab3 f383 	clz	r3, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001270:	d802      	bhi.n	8001278 <HAL_RCC_OscConfig+0x204>
 8001272:	4b44      	ldr	r3, [pc, #272]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	e015      	b.n	80012a4 <HAL_RCC_OscConfig+0x230>
 8001278:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800127c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001280:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001284:	fa93 f3a3 	rbit	r3, r3
 8001288:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800128c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001290:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001294:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001298:	fa93 f3a3 	rbit	r3, r3
 800129c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80012a0:	4b38      	ldr	r3, [pc, #224]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 80012a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012a8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80012ac:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80012b0:	fa92 f2a2 	rbit	r2, r2
 80012b4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80012b8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80012bc:	fab2 f282 	clz	r2, r2
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	f042 0220 	orr.w	r2, r2, #32
 80012c6:	b2d2      	uxtb	r2, r2
 80012c8:	f002 021f 	and.w	r2, r2, #31
 80012cc:	2101      	movs	r1, #1
 80012ce:	fa01 f202 	lsl.w	r2, r1, r2
 80012d2:	4013      	ands	r3, r2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0b0      	beq.n	800123a <HAL_RCC_OscConfig+0x1c6>
 80012d8:	e057      	b.n	800138a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fc23 	bl	8000b24 <HAL_GetTick>
 80012de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012e2:	e00a      	b.n	80012fa <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012e4:	f7ff fc1e 	bl	8000b24 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b64      	cmp	r3, #100	@ 0x64
 80012f2:	d902      	bls.n	80012fa <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	f000 bec4 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 80012fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012fe:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001302:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001306:	fa93 f3a3 	rbit	r3, r3
 800130a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800130e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001312:	fab3 f383 	clz	r3, r3
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b3f      	cmp	r3, #63	@ 0x3f
 800131a:	d802      	bhi.n	8001322 <HAL_RCC_OscConfig+0x2ae>
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	e015      	b.n	800134e <HAL_RCC_OscConfig+0x2da>
 8001322:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001326:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800132a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800132e:	fa93 f3a3 	rbit	r3, r3
 8001332:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800133a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800133e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001342:	fa93 f3a3 	rbit	r3, r3
 8001346:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800134a:	4b0e      	ldr	r3, [pc, #56]	@ (8001384 <HAL_RCC_OscConfig+0x310>)
 800134c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001352:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001356:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800135a:	fa92 f2a2 	rbit	r2, r2
 800135e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001362:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001366:	fab2 f282 	clz	r2, r2
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	f042 0220 	orr.w	r2, r2, #32
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	f002 021f 	and.w	r2, r2, #31
 8001376:	2101      	movs	r1, #1
 8001378:	fa01 f202 	lsl.w	r2, r1, r2
 800137c:	4013      	ands	r3, r2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1b0      	bne.n	80012e4 <HAL_RCC_OscConfig+0x270>
 8001382:	e002      	b.n	800138a <HAL_RCC_OscConfig+0x316>
 8001384:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800138e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	f000 816c 	beq.w	8001678 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013a0:	4bcc      	ldr	r3, [pc, #816]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 030c 	and.w	r3, r3, #12
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00b      	beq.n	80013c4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013ac:	4bc9      	ldr	r3, [pc, #804]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 030c 	and.w	r3, r3, #12
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	d16d      	bne.n	8001494 <HAL_RCC_OscConfig+0x420>
 80013b8:	4bc6      	ldr	r3, [pc, #792]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d167      	bne.n	8001494 <HAL_RCC_OscConfig+0x420>
 80013c4:	2302      	movs	r3, #2
 80013c6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ca:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80013ce:	fa93 f3a3 	rbit	r3, r3
 80013d2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80013d6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013da:	fab3 f383 	clz	r3, r3
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80013e2:	d802      	bhi.n	80013ea <HAL_RCC_OscConfig+0x376>
 80013e4:	4bbb      	ldr	r3, [pc, #748]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	e013      	b.n	8001412 <HAL_RCC_OscConfig+0x39e>
 80013ea:	2302      	movs	r3, #2
 80013ec:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80013f4:	fa93 f3a3 	rbit	r3, r3
 80013f8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80013fc:	2302      	movs	r3, #2
 80013fe:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001402:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800140e:	4bb1      	ldr	r3, [pc, #708]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 8001410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001412:	2202      	movs	r2, #2
 8001414:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001418:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800141c:	fa92 f2a2 	rbit	r2, r2
 8001420:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001424:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001428:	fab2 f282 	clz	r2, r2
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	f042 0220 	orr.w	r2, r2, #32
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	f002 021f 	and.w	r2, r2, #31
 8001438:	2101      	movs	r1, #1
 800143a:	fa01 f202 	lsl.w	r2, r1, r2
 800143e:	4013      	ands	r3, r2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d00a      	beq.n	800145a <HAL_RCC_OscConfig+0x3e6>
 8001444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001448:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	691b      	ldr	r3, [r3, #16]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d002      	beq.n	800145a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	f000 be14 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145a:	4b9e      	ldr	r3, [pc, #632]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001466:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	21f8      	movs	r1, #248	@ 0xf8
 8001470:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001474:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001478:	fa91 f1a1 	rbit	r1, r1
 800147c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001480:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001484:	fab1 f181 	clz	r1, r1
 8001488:	b2c9      	uxtb	r1, r1
 800148a:	408b      	lsls	r3, r1
 800148c:	4991      	ldr	r1, [pc, #580]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 800148e:	4313      	orrs	r3, r2
 8001490:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001492:	e0f1      	b.n	8001678 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001498:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f000 8083 	beq.w	80015ac <HAL_RCC_OscConfig+0x538>
 80014a6:	2301      	movs	r3, #1
 80014a8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80014b0:	fa93 f3a3 	rbit	r3, r3
 80014b4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80014b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80014c6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	461a      	mov	r2, r3
 80014ce:	2301      	movs	r3, #1
 80014d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fb27 	bl	8000b24 <HAL_GetTick>
 80014d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014da:	e00a      	b.n	80014f2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014dc:	f7ff fb22 	bl	8000b24 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d902      	bls.n	80014f2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	f000 bdc8 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80014fc:	fa93 f3a3 	rbit	r3, r3
 8001500:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001504:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001508:	fab3 f383 	clz	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001510:	d802      	bhi.n	8001518 <HAL_RCC_OscConfig+0x4a4>
 8001512:	4b70      	ldr	r3, [pc, #448]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	e013      	b.n	8001540 <HAL_RCC_OscConfig+0x4cc>
 8001518:	2302      	movs	r3, #2
 800151a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800152a:	2302      	movs	r3, #2
 800152c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001530:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001534:	fa93 f3a3 	rbit	r3, r3
 8001538:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800153c:	4b65      	ldr	r3, [pc, #404]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 800153e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001540:	2202      	movs	r2, #2
 8001542:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001546:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800154a:	fa92 f2a2 	rbit	r2, r2
 800154e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001552:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001556:	fab2 f282 	clz	r2, r2
 800155a:	b2d2      	uxtb	r2, r2
 800155c:	f042 0220 	orr.w	r2, r2, #32
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	f002 021f 	and.w	r2, r2, #31
 8001566:	2101      	movs	r1, #1
 8001568:	fa01 f202 	lsl.w	r2, r1, r2
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0b4      	beq.n	80014dc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001572:	4b58      	ldr	r3, [pc, #352]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800157a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800157e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	21f8      	movs	r1, #248	@ 0xf8
 8001588:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001590:	fa91 f1a1 	rbit	r1, r1
 8001594:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001598:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800159c:	fab1 f181 	clz	r1, r1
 80015a0:	b2c9      	uxtb	r1, r1
 80015a2:	408b      	lsls	r3, r1
 80015a4:	494b      	ldr	r1, [pc, #300]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	600b      	str	r3, [r1, #0]
 80015aa:	e065      	b.n	8001678 <HAL_RCC_OscConfig+0x604>
 80015ac:	2301      	movs	r3, #1
 80015ae:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015b6:	fa93 f3a3 	rbit	r3, r3
 80015ba:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80015be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015c2:	fab3 f383 	clz	r3, r3
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80015cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	461a      	mov	r2, r3
 80015d4:	2300      	movs	r3, #0
 80015d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff faa4 	bl	8000b24 <HAL_GetTick>
 80015dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015e0:	e00a      	b.n	80015f8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e2:	f7ff fa9f 	bl	8000b24 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d902      	bls.n	80015f8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	f000 bd45 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 80015f8:	2302      	movs	r3, #2
 80015fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001602:	fa93 f3a3 	rbit	r3, r3
 8001606:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800160a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160e:	fab3 f383 	clz	r3, r3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b3f      	cmp	r3, #63	@ 0x3f
 8001616:	d802      	bhi.n	800161e <HAL_RCC_OscConfig+0x5aa>
 8001618:	4b2e      	ldr	r3, [pc, #184]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	e013      	b.n	8001646 <HAL_RCC_OscConfig+0x5d2>
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001624:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001630:	2302      	movs	r3, #2
 8001632:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001636:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800163a:	fa93 f3a3 	rbit	r3, r3
 800163e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <HAL_RCC_OscConfig+0x660>)
 8001644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001646:	2202      	movs	r2, #2
 8001648:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800164c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001650:	fa92 f2a2 	rbit	r2, r2
 8001654:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001658:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800165c:	fab2 f282 	clz	r2, r2
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	f042 0220 	orr.w	r2, r2, #32
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	f002 021f 	and.w	r2, r2, #31
 800166c:	2101      	movs	r1, #1
 800166e:	fa01 f202 	lsl.w	r2, r1, r2
 8001672:	4013      	ands	r3, r2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1b4      	bne.n	80015e2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800167c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 8115 	beq.w	80018b8 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800168e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001692:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d07e      	beq.n	800179c <HAL_RCC_OscConfig+0x728>
 800169e:	2301      	movs	r3, #1
 80016a0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016a8:	fa93 f3a3 	rbit	r3, r3
 80016ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80016b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016b4:	fab3 f383 	clz	r3, r3
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <HAL_RCC_OscConfig+0x664>)
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	461a      	mov	r2, r3
 80016c4:	2301      	movs	r3, #1
 80016c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c8:	f7ff fa2c 	bl	8000b24 <HAL_GetTick>
 80016cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016d0:	e00f      	b.n	80016f2 <HAL_RCC_OscConfig+0x67e>
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000
 80016d8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016dc:	f7ff fa22 	bl	8000b24 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d902      	bls.n	80016f2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	f000 bcc8 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 80016f2:	2302      	movs	r3, #2
 80016f4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80016fc:	fa93 f3a3 	rbit	r3, r3
 8001700:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800170c:	2202      	movs	r2, #2
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001714:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	fa93 f2a3 	rbit	r2, r3
 800171e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001722:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800172c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001730:	2202      	movs	r2, #2
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001738:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	fa93 f2a3 	rbit	r2, r3
 8001742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001746:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800174a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174c:	4bb0      	ldr	r3, [pc, #704]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 800174e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001754:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001758:	2102      	movs	r1, #2
 800175a:	6019      	str	r1, [r3, #0]
 800175c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001760:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	fa93 f1a3 	rbit	r1, r3
 800176a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800176e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001772:	6019      	str	r1, [r3, #0]
  return result;
 8001774:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001778:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	fab3 f383 	clz	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f003 031f 	and.w	r3, r3, #31
 800178e:	2101      	movs	r1, #1
 8001790:	fa01 f303 	lsl.w	r3, r1, r3
 8001794:	4013      	ands	r3, r2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0a0      	beq.n	80016dc <HAL_RCC_OscConfig+0x668>
 800179a:	e08d      	b.n	80018b8 <HAL_RCC_OscConfig+0x844>
 800179c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017a4:	2201      	movs	r2, #1
 80017a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017be:	601a      	str	r2, [r3, #0]
  return result;
 80017c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017c8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ca:	fab3 f383 	clz	r3, r3
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b90      	ldr	r3, [pc, #576]	@ (8001a14 <HAL_RCC_OscConfig+0x9a0>)
 80017d4:	4413      	add	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	461a      	mov	r2, r3
 80017da:	2300      	movs	r3, #0
 80017dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017de:	f7ff f9a1 	bl	8000b24 <HAL_GetTick>
 80017e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017e6:	e00a      	b.n	80017fe <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e8:	f7ff f99c 	bl	8000b24 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d902      	bls.n	80017fe <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	f000 bc42 	b.w	8002082 <HAL_RCC_OscConfig+0x100e>
 80017fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001802:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001806:	2202      	movs	r2, #2
 8001808:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800180a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	fa93 f2a3 	rbit	r2, r3
 8001818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001826:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800182a:	2202      	movs	r2, #2
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001832:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	fa93 f2a3 	rbit	r2, r3
 800183c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001840:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800184e:	2202      	movs	r2, #2
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001856:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001864:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001868:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800186a:	4b69      	ldr	r3, [pc, #420]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 800186c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800186e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001872:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001876:	2102      	movs	r1, #2
 8001878:	6019      	str	r1, [r3, #0]
 800187a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800187e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	fa93 f1a3 	rbit	r1, r3
 8001888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001890:	6019      	str	r1, [r3, #0]
  return result;
 8001892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001896:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	fab3 f383 	clz	r3, r3
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f003 031f 	and.w	r3, r3, #31
 80018ac:	2101      	movs	r1, #1
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	4013      	ands	r3, r2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d197      	bne.n	80017e8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 819e 	beq.w	8001c0a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80018d6:	69db      	ldr	r3, [r3, #28]
 80018d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d116      	bne.n	800190e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80018e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	61d3      	str	r3, [r2, #28]
 80018ec:	4b48      	ldr	r3, [pc, #288]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80018ee:	69db      	ldr	r3, [r3, #28]
 80018f0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80018f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001902:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001906:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001908:	2301      	movs	r3, #1
 800190a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190e:	4b42      	ldr	r3, [pc, #264]	@ (8001a18 <HAL_RCC_OscConfig+0x9a4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001916:	2b00      	cmp	r3, #0
 8001918:	d11a      	bne.n	8001950 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800191a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a18 <HAL_RCC_OscConfig+0x9a4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a18 <HAL_RCC_OscConfig+0x9a4>)
 8001920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001924:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001926:	f7ff f8fd 	bl	8000b24 <HAL_GetTick>
 800192a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800192e:	e009      	b.n	8001944 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001930:	f7ff f8f8 	bl	8000b24 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b64      	cmp	r3, #100	@ 0x64
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e39e      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001944:	4b34      	ldr	r3, [pc, #208]	@ (8001a18 <HAL_RCC_OscConfig+0x9a4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194c:	2b00      	cmp	r3, #0
 800194e:	d0ef      	beq.n	8001930 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001954:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x8fa>
 8001960:	4b2b      	ldr	r3, [pc, #172]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	4a2a      	ldr	r2, [pc, #168]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	6213      	str	r3, [r2, #32]
 800196c:	e035      	b.n	80019da <HAL_RCC_OscConfig+0x966>
 800196e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001972:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d10c      	bne.n	8001998 <HAL_RCC_OscConfig+0x924>
 800197e:	4b24      	ldr	r3, [pc, #144]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	4a23      	ldr	r2, [pc, #140]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	6213      	str	r3, [r2, #32]
 800198a:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	4a20      	ldr	r2, [pc, #128]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 8001990:	f023 0304 	bic.w	r3, r3, #4
 8001994:	6213      	str	r3, [r2, #32]
 8001996:	e020      	b.n	80019da <HAL_RCC_OscConfig+0x966>
 8001998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800199c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	2b05      	cmp	r3, #5
 80019a6:	d10c      	bne.n	80019c2 <HAL_RCC_OscConfig+0x94e>
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019aa:	6a1b      	ldr	r3, [r3, #32]
 80019ac:	4a18      	ldr	r2, [pc, #96]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019ae:	f043 0304 	orr.w	r3, r3, #4
 80019b2:	6213      	str	r3, [r2, #32]
 80019b4:	4b16      	ldr	r3, [pc, #88]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019b6:	6a1b      	ldr	r3, [r3, #32]
 80019b8:	4a15      	ldr	r2, [pc, #84]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019ba:	f043 0301 	orr.w	r3, r3, #1
 80019be:	6213      	str	r3, [r2, #32]
 80019c0:	e00b      	b.n	80019da <HAL_RCC_OscConfig+0x966>
 80019c2:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019c8:	f023 0301 	bic.w	r3, r3, #1
 80019cc:	6213      	str	r3, [r2, #32]
 80019ce:	4b10      	ldr	r3, [pc, #64]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001a10 <HAL_RCC_OscConfig+0x99c>)
 80019d4:	f023 0304 	bic.w	r3, r3, #4
 80019d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 8087 	beq.w	8001afa <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ec:	f7ff f89a 	bl	8000b24 <HAL_GetTick>
 80019f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f4:	e012      	b.n	8001a1c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff f895 	bl	8000b24 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d908      	bls.n	8001a1c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e339      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8001a0e:	bf00      	nop
 8001a10:	40021000 	.word	0x40021000
 8001a14:	10908120 	.word	0x10908120
 8001a18:	40007000 	.word	0x40007000
 8001a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a20:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a24:	2202      	movs	r2, #2
 8001a26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	fa93 f2a3 	rbit	r2, r3
 8001a36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a44:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001a48:	2202      	movs	r2, #2
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a50:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	fa93 f2a3 	rbit	r2, r3
 8001a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a5e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a62:	601a      	str	r2, [r3, #0]
  return result;
 8001a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a68:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001a6c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6e:	fab3 f383 	clz	r3, r3
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d102      	bne.n	8001a84 <HAL_RCC_OscConfig+0xa10>
 8001a7e:	4b98      	ldr	r3, [pc, #608]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001a80:	6a1b      	ldr	r3, [r3, #32]
 8001a82:	e013      	b.n	8001aac <HAL_RCC_OscConfig+0xa38>
 8001a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a88:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a94:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	fa93 f2a3 	rbit	r2, r3
 8001a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	4b8d      	ldr	r3, [pc, #564]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ab0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	6011      	str	r1, [r2, #0]
 8001ab8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001abc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001ac0:	6812      	ldr	r2, [r2, #0]
 8001ac2:	fa92 f1a2 	rbit	r1, r2
 8001ac6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001aca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001ace:	6011      	str	r1, [r2, #0]
  return result;
 8001ad0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ad4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001ad8:	6812      	ldr	r2, [r2, #0]
 8001ada:	fab2 f282 	clz	r2, r2
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	f002 021f 	and.w	r2, r2, #31
 8001aea:	2101      	movs	r1, #1
 8001aec:	fa01 f202 	lsl.w	r2, r1, r2
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f43f af7f 	beq.w	80019f6 <HAL_RCC_OscConfig+0x982>
 8001af8:	e07d      	b.n	8001bf6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001afa:	f7ff f813 	bl	8000b24 <HAL_GetTick>
 8001afe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b02:	e00b      	b.n	8001b1c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b04:	f7ff f80e 	bl	8000b24 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e2b2      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8001b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b20:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001b24:	2202      	movs	r2, #2
 8001b26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	fa93 f2a3 	rbit	r2, r3
 8001b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b3a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b44:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001b48:	2202      	movs	r2, #2
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b50:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	fa93 f2a3 	rbit	r2, r3
 8001b5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b5e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b62:	601a      	str	r2, [r3, #0]
  return result;
 8001b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b68:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001b6c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6e:	fab3 f383 	clz	r3, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d102      	bne.n	8001b84 <HAL_RCC_OscConfig+0xb10>
 8001b7e:	4b58      	ldr	r3, [pc, #352]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	e013      	b.n	8001bac <HAL_RCC_OscConfig+0xb38>
 8001b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b88:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b94:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	fa93 f2a3 	rbit	r2, r3
 8001b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bb0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001bb4:	2102      	movs	r1, #2
 8001bb6:	6011      	str	r1, [r2, #0]
 8001bb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bbc:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	fa92 f1a2 	rbit	r1, r2
 8001bc6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bca:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001bce:	6011      	str	r1, [r2, #0]
  return result;
 8001bd0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bd4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001bd8:	6812      	ldr	r2, [r2, #0]
 8001bda:	fab2 f282 	clz	r2, r2
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	f002 021f 	and.w	r2, r2, #31
 8001bea:	2101      	movs	r1, #1
 8001bec:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d186      	bne.n	8001b04 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bf6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d105      	bne.n	8001c0a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfe:	4b38      	ldr	r3, [pc, #224]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	4a37      	ldr	r2, [pc, #220]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001c04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c08:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 8232 	beq.w	8002080 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c1c:	4b30      	ldr	r3, [pc, #192]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 030c 	and.w	r3, r3, #12
 8001c24:	2b08      	cmp	r3, #8
 8001c26:	f000 8201 	beq.w	800202c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	f040 8157 	bne.w	8001eea <HAL_RCC_OscConfig+0xe76>
 8001c3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c40:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001c44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c4e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	fa93 f2a3 	rbit	r2, r3
 8001c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c5c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c60:	601a      	str	r2, [r3, #0]
  return result;
 8001c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c66:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001c6a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2300      	movs	r3, #0
 8001c80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7fe ff4f 	bl	8000b24 <HAL_GetTick>
 8001c86:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8a:	e009      	b.n	8001ca0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c8c:	f7fe ff4a 	bl	8000b24 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e1f0      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8001ca0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ca4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001ca8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	fa93 f2a3 	rbit	r2, r3
 8001cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001cc4:	601a      	str	r2, [r3, #0]
  return result;
 8001cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cca:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001cce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd0:	fab3 f383 	clz	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cd8:	d804      	bhi.n	8001ce4 <HAL_RCC_OscConfig+0xc70>
 8001cda:	4b01      	ldr	r3, [pc, #4]	@ (8001ce0 <HAL_RCC_OscConfig+0xc6c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	e029      	b.n	8001d34 <HAL_RCC_OscConfig+0xcc0>
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ce8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	fa93 f2a3 	rbit	r2, r3
 8001d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d04:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d0e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001d12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	fa93 f2a3 	rbit	r2, r3
 8001d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d2a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	4bc3      	ldr	r3, [pc, #780]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d34:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d38:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001d3c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d40:	6011      	str	r1, [r2, #0]
 8001d42:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d46:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	fa92 f1a2 	rbit	r1, r2
 8001d50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d54:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d58:	6011      	str	r1, [r2, #0]
  return result;
 8001d5a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d5e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	fab2 f282 	clz	r2, r2
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	f042 0220 	orr.w	r2, r2, #32
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	f002 021f 	and.w	r2, r2, #31
 8001d74:	2101      	movs	r1, #1
 8001d76:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d185      	bne.n	8001c8c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d80:	4baf      	ldr	r3, [pc, #700]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	430b      	orrs	r3, r1
 8001da2:	49a7      	ldr	r1, [pc, #668]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
 8001da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dac:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001db0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001db4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dba:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	fa93 f2a3 	rbit	r2, r3
 8001dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dc8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001dcc:	601a      	str	r2, [r3, #0]
  return result;
 8001dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dd2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001dd6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001de2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	461a      	mov	r2, r3
 8001dea:	2301      	movs	r3, #1
 8001dec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dee:	f7fe fe99 	bl	8000b24 <HAL_GetTick>
 8001df2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df6:	e009      	b.n	8001e0c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df8:	f7fe fe94 	bl	8000b24 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e13a      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8001e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e10:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001e14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	fa93 f2a3 	rbit	r2, r3
 8001e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e30:	601a      	str	r2, [r3, #0]
  return result;
 8001e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e36:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001e3a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e3c:	fab3 f383 	clz	r3, r3
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e44:	d802      	bhi.n	8001e4c <HAL_RCC_OscConfig+0xdd8>
 8001e46:	4b7e      	ldr	r3, [pc, #504]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	e027      	b.n	8001e9c <HAL_RCC_OscConfig+0xe28>
 8001e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e50:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e5e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	fa93 f2a3 	rbit	r2, r3
 8001e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e6c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e76:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001e7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e84:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	fa93 f2a3 	rbit	r2, r3
 8001e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e92:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	4b69      	ldr	r3, [pc, #420]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ea0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001ea4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ea8:	6011      	str	r1, [r2, #0]
 8001eaa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001eae:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	fa92 f1a2 	rbit	r1, r2
 8001eb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ebc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001ec0:	6011      	str	r1, [r2, #0]
  return result;
 8001ec2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ec6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001eca:	6812      	ldr	r2, [r2, #0]
 8001ecc:	fab2 f282 	clz	r2, r2
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	f042 0220 	orr.w	r2, r2, #32
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	f002 021f 	and.w	r2, r2, #31
 8001edc:	2101      	movs	r1, #1
 8001ede:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d087      	beq.n	8001df8 <HAL_RCC_OscConfig+0xd84>
 8001ee8:	e0ca      	b.n	8002080 <HAL_RCC_OscConfig+0x100c>
 8001eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eee:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001ef2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	fa93 f2a3 	rbit	r2, r3
 8001f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f0a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f0e:	601a      	str	r2, [r3, #0]
  return result;
 8001f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f14:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001f18:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f24:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f30:	f7fe fdf8 	bl	8000b24 <HAL_GetTick>
 8001f34:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f38:	e009      	b.n	8001f4e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7fe fdf3 	bl	8000b24 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e099      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8001f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f52:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f60:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	fa93 f2a3 	rbit	r2, r3
 8001f6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f6e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f72:	601a      	str	r2, [r3, #0]
  return result;
 8001f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f78:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001f7c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f86:	d802      	bhi.n	8001f8e <HAL_RCC_OscConfig+0xf1a>
 8001f88:	4b2d      	ldr	r3, [pc, #180]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	e027      	b.n	8001fde <HAL_RCC_OscConfig+0xf6a>
 8001f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f92:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001f96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	fa93 f2a3 	rbit	r2, r3
 8001faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fae:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001fbc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fc6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	fa93 f2a3 	rbit	r2, r3
 8001fd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	4b19      	ldr	r3, [pc, #100]	@ (8002040 <HAL_RCC_OscConfig+0xfcc>)
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fde:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001fe2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001fe6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001fea:	6011      	str	r1, [r2, #0]
 8001fec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ff0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	fa92 f1a2 	rbit	r1, r2
 8001ffa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ffe:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002002:	6011      	str	r1, [r2, #0]
  return result;
 8002004:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002008:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800200c:	6812      	ldr	r2, [r2, #0]
 800200e:	fab2 f282 	clz	r2, r2
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	f042 0220 	orr.w	r2, r2, #32
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	f002 021f 	and.w	r2, r2, #31
 800201e:	2101      	movs	r1, #1
 8002020:	fa01 f202 	lsl.w	r2, r1, r2
 8002024:	4013      	ands	r3, r2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d187      	bne.n	8001f3a <HAL_RCC_OscConfig+0xec6>
 800202a:	e029      	b.n	8002080 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800202c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002030:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d103      	bne.n	8002044 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e020      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
 8002040:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002044:	4b11      	ldr	r3, [pc, #68]	@ (800208c <HAL_RCC_OscConfig+0x1018>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800204c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002050:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002058:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	429a      	cmp	r2, r3
 8002062:	d10b      	bne.n	800207c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002064:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002068:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800206c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002070:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002078:	429a      	cmp	r2, r3
 800207a:	d001      	beq.n	8002080 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e000      	b.n	8002082 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40021000 	.word	0x40021000

08002090 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b09e      	sub	sp, #120	@ 0x78
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d101      	bne.n	80020a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e154      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020a8:	4b89      	ldr	r3, [pc, #548]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d910      	bls.n	80020d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b6:	4b86      	ldr	r3, [pc, #536]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f023 0207 	bic.w	r2, r3, #7
 80020be:	4984      	ldr	r1, [pc, #528]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c6:	4b82      	ldr	r3, [pc, #520]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d001      	beq.n	80020d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e13c      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d008      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e4:	4b7b      	ldr	r3, [pc, #492]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	4978      	ldr	r1, [pc, #480]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80cd 	beq.w	800229e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d137      	bne.n	800217c <HAL_RCC_ClockConfig+0xec>
 800210c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002110:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002114:	fa93 f3a3 	rbit	r3, r3
 8002118:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800211a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211c:	fab3 f383 	clz	r3, r3
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b3f      	cmp	r3, #63	@ 0x3f
 8002124:	d802      	bhi.n	800212c <HAL_RCC_ClockConfig+0x9c>
 8002126:	4b6b      	ldr	r3, [pc, #428]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	e00f      	b.n	800214c <HAL_RCC_ClockConfig+0xbc>
 800212c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002130:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002132:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002134:	fa93 f3a3 	rbit	r3, r3
 8002138:	667b      	str	r3, [r7, #100]	@ 0x64
 800213a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800213e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002140:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002142:	fa93 f3a3 	rbit	r3, r3
 8002146:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002148:	4b62      	ldr	r3, [pc, #392]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002150:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002152:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002154:	fa92 f2a2 	rbit	r2, r2
 8002158:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800215a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800215c:	fab2 f282 	clz	r2, r2
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	f042 0220 	orr.w	r2, r2, #32
 8002166:	b2d2      	uxtb	r2, r2
 8002168:	f002 021f 	and.w	r2, r2, #31
 800216c:	2101      	movs	r1, #1
 800216e:	fa01 f202 	lsl.w	r2, r1, r2
 8002172:	4013      	ands	r3, r2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d171      	bne.n	800225c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0ea      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d137      	bne.n	80021f4 <HAL_RCC_ClockConfig+0x164>
 8002184:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002188:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800218c:	fa93 f3a3 	rbit	r3, r3
 8002190:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002192:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002194:	fab3 f383 	clz	r3, r3
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b3f      	cmp	r3, #63	@ 0x3f
 800219c:	d802      	bhi.n	80021a4 <HAL_RCC_ClockConfig+0x114>
 800219e:	4b4d      	ldr	r3, [pc, #308]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	e00f      	b.n	80021c4 <HAL_RCC_ClockConfig+0x134>
 80021a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021ac:	fa93 f3a3 	rbit	r3, r3
 80021b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80021b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80021b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021ba:	fa93 f3a3 	rbit	r3, r3
 80021be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021c0:	4b44      	ldr	r3, [pc, #272]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 80021c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80021c8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80021ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80021cc:	fa92 f2a2 	rbit	r2, r2
 80021d0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80021d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80021d4:	fab2 f282 	clz	r2, r2
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	f042 0220 	orr.w	r2, r2, #32
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	f002 021f 	and.w	r2, r2, #31
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d135      	bne.n	800225c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e0ae      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
 80021f4:	2302      	movs	r3, #2
 80021f6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fa:	fa93 f3a3 	rbit	r3, r3
 80021fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002202:	fab3 f383 	clz	r3, r3
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b3f      	cmp	r3, #63	@ 0x3f
 800220a:	d802      	bhi.n	8002212 <HAL_RCC_ClockConfig+0x182>
 800220c:	4b31      	ldr	r3, [pc, #196]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	e00d      	b.n	800222e <HAL_RCC_ClockConfig+0x19e>
 8002212:	2302      	movs	r3, #2
 8002214:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002218:	fa93 f3a3 	rbit	r3, r3
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
 800221e:	2302      	movs	r3, #2
 8002220:	623b      	str	r3, [r7, #32]
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	61fb      	str	r3, [r7, #28]
 800222a:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	2202      	movs	r2, #2
 8002230:	61ba      	str	r2, [r7, #24]
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	fa92 f2a2 	rbit	r2, r2
 8002238:	617a      	str	r2, [r7, #20]
  return result;
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	fab2 f282 	clz	r2, r2
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	f042 0220 	orr.w	r2, r2, #32
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	f002 021f 	and.w	r2, r2, #31
 800224c:	2101      	movs	r1, #1
 800224e:	fa01 f202 	lsl.w	r2, r1, r2
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e07a      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800225c:	4b1d      	ldr	r3, [pc, #116]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f023 0203 	bic.w	r2, r3, #3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	491a      	ldr	r1, [pc, #104]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800226a:	4313      	orrs	r3, r2
 800226c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800226e:	f7fe fc59 	bl	8000b24 <HAL_GetTick>
 8002272:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002274:	e00a      	b.n	800228c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002276:	f7fe fc55 	bl	8000b24 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002284:	4293      	cmp	r3, r2
 8002286:	d901      	bls.n	800228c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e062      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <HAL_RCC_ClockConfig+0x244>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 020c 	and.w	r2, r3, #12
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	429a      	cmp	r2, r3
 800229c:	d1eb      	bne.n	8002276 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800229e:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d215      	bcs.n	80022d8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ac:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f023 0207 	bic.w	r2, r3, #7
 80022b4:	4906      	ldr	r1, [pc, #24]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022bc:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <HAL_RCC_ClockConfig+0x240>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d006      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e041      	b.n	8002352 <HAL_RCC_ClockConfig+0x2c2>
 80022ce:	bf00      	nop
 80022d0:	40022000 	.word	0x40022000
 80022d4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d008      	beq.n	80022f6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022e4:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <HAL_RCC_ClockConfig+0x2cc>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	491a      	ldr	r1, [pc, #104]	@ (800235c <HAL_RCC_ClockConfig+0x2cc>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d009      	beq.n	8002316 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002302:	4b16      	ldr	r3, [pc, #88]	@ (800235c <HAL_RCC_ClockConfig+0x2cc>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	4912      	ldr	r1, [pc, #72]	@ (800235c <HAL_RCC_ClockConfig+0x2cc>)
 8002312:	4313      	orrs	r3, r2
 8002314:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002316:	f000 f829 	bl	800236c <HAL_RCC_GetSysClockFreq>
 800231a:	4601      	mov	r1, r0
 800231c:	4b0f      	ldr	r3, [pc, #60]	@ (800235c <HAL_RCC_ClockConfig+0x2cc>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002324:	22f0      	movs	r2, #240	@ 0xf0
 8002326:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	fa92 f2a2 	rbit	r2, r2
 800232e:	60fa      	str	r2, [r7, #12]
  return result;
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	fab2 f282 	clz	r2, r2
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	40d3      	lsrs	r3, r2
 800233a:	4a09      	ldr	r2, [pc, #36]	@ (8002360 <HAL_RCC_ClockConfig+0x2d0>)
 800233c:	5cd3      	ldrb	r3, [r2, r3]
 800233e:	fa21 f303 	lsr.w	r3, r1, r3
 8002342:	4a08      	ldr	r2, [pc, #32]	@ (8002364 <HAL_RCC_ClockConfig+0x2d4>)
 8002344:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002346:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <HAL_RCC_ClockConfig+0x2d8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe fba6 	bl	8000a9c <HAL_InitTick>
  
  return HAL_OK;
 8002350:	2300      	movs	r3, #0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3778      	adds	r7, #120	@ 0x78
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000
 8002360:	080037c8 	.word	0x080037c8
 8002364:	20000000 	.word	0x20000000
 8002368:	20000004 	.word	0x20000004

0800236c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800236c:	b480      	push	{r7}
 800236e:	b087      	sub	sp, #28
 8002370:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002386:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <HAL_RCC_GetSysClockFreq+0x94>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f003 030c 	and.w	r3, r3, #12
 8002392:	2b04      	cmp	r3, #4
 8002394:	d002      	beq.n	800239c <HAL_RCC_GetSysClockFreq+0x30>
 8002396:	2b08      	cmp	r3, #8
 8002398:	d003      	beq.n	80023a2 <HAL_RCC_GetSysClockFreq+0x36>
 800239a:	e026      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800239c:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x98>)
 800239e:	613b      	str	r3, [r7, #16]
      break;
 80023a0:	e026      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	0c9b      	lsrs	r3, r3, #18
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	4a17      	ldr	r2, [pc, #92]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023ac:	5cd3      	ldrb	r3, [r2, r3]
 80023ae:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80023b0:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <HAL_RCC_GetSysClockFreq+0x94>)
 80023b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b4:	f003 030f 	and.w	r3, r3, #15
 80023b8:	4a14      	ldr	r2, [pc, #80]	@ (800240c <HAL_RCC_GetSysClockFreq+0xa0>)
 80023ba:	5cd3      	ldrb	r3, [r2, r3]
 80023bc:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d008      	beq.n	80023da <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	fb02 f303 	mul.w	r3, r2, r3
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	e004      	b.n	80023e4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002410 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023de:	fb02 f303 	mul.w	r3, r2, r3
 80023e2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	613b      	str	r3, [r7, #16]
      break;
 80023e8:	e002      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <HAL_RCC_GetSysClockFreq+0x98>)
 80023ec:	613b      	str	r3, [r7, #16]
      break;
 80023ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023f0:	693b      	ldr	r3, [r7, #16]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	371c      	adds	r7, #28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40021000 	.word	0x40021000
 8002404:	007a1200 	.word	0x007a1200
 8002408:	080037e0 	.word	0x080037e0
 800240c:	080037f0 	.word	0x080037f0
 8002410:	003d0900 	.word	0x003d0900

08002414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b03      	ldr	r3, [pc, #12]	@ (8002428 <HAL_RCC_GetHCLKFreq+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000000 	.word	0x20000000

0800242c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002432:	f7ff ffef 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002436:	4601      	mov	r1, r0
 8002438:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002440:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002444:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	fa92 f2a2 	rbit	r2, r2
 800244c:	603a      	str	r2, [r7, #0]
  return result;
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	fab2 f282 	clz	r2, r2
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	40d3      	lsrs	r3, r2
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <HAL_RCC_GetPCLK1Freq+0x40>)
 800245a:	5cd3      	ldrb	r3, [r2, r3]
 800245c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40021000 	.word	0x40021000
 800246c:	080037d8 	.word	0x080037d8

08002470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002476:	f7ff ffcd 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 800247a:	4601      	mov	r1, r0
 800247c:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <HAL_RCC_GetPCLK2Freq+0x3c>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002484:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002488:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	fa92 f2a2 	rbit	r2, r2
 8002490:	603a      	str	r2, [r7, #0]
  return result;
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	fab2 f282 	clz	r2, r2
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	40d3      	lsrs	r3, r2
 800249c:	4a04      	ldr	r2, [pc, #16]	@ (80024b0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800249e:	5cd3      	ldrb	r3, [r2, r3]
 80024a0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000
 80024b0:	080037d8 	.word	0x080037d8

080024b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e049      	b.n	800255a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d106      	bne.n	80024e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7fe f9ec 	bl	80008b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3304      	adds	r3, #4
 80024f0:	4619      	mov	r1, r3
 80024f2:	4610      	mov	r0, r2
 80024f4:	f000 fa86 	bl	8002a04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b01      	cmp	r3, #1
 8002576:	d001      	beq.n	800257c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e040      	b.n	80025fe <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2202      	movs	r2, #2
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a1c      	ldr	r2, [pc, #112]	@ (800260c <HAL_TIM_Base_Start_IT+0xa8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00e      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025a6:	d009      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a18      	ldr	r2, [pc, #96]	@ (8002610 <HAL_TIM_Base_Start_IT+0xac>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d004      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a17      	ldr	r2, [pc, #92]	@ (8002614 <HAL_TIM_Base_Start_IT+0xb0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d115      	bne.n	80025e8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	4b15      	ldr	r3, [pc, #84]	@ (8002618 <HAL_TIM_Base_Start_IT+0xb4>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b06      	cmp	r3, #6
 80025cc:	d015      	beq.n	80025fa <HAL_TIM_Base_Start_IT+0x96>
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025d4:	d011      	beq.n	80025fa <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 0201 	orr.w	r2, r2, #1
 80025e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025e6:	e008      	b.n	80025fa <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	e000      	b.n	80025fc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40012c00 	.word	0x40012c00
 8002610:	40000400 	.word	0x40000400
 8002614:	40014000 	.word	0x40014000
 8002618:	00010007 	.word	0x00010007

0800261c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d020      	beq.n	8002680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01b      	beq.n	8002680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f06f 0202 	mvn.w	r2, #2
 8002650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2201      	movs	r2, #1
 8002656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	f003 0303 	and.w	r3, r3, #3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f9ad 	bl	80029c6 <HAL_TIM_IC_CaptureCallback>
 800266c:	e005      	b.n	800267a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f99f 	bl	80029b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f9b0 	bl	80029da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	d020      	beq.n	80026cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d01b      	beq.n	80026cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f06f 0204 	mvn.w	r2, #4
 800269c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2202      	movs	r2, #2
 80026a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f987 	bl	80029c6 <HAL_TIM_IC_CaptureCallback>
 80026b8:	e005      	b.n	80026c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f979 	bl	80029b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f98a 	bl	80029da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d020      	beq.n	8002718 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d01b      	beq.n	8002718 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f06f 0208 	mvn.w	r2, #8
 80026e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2204      	movs	r2, #4
 80026ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	f003 0303 	and.w	r3, r3, #3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f961 	bl	80029c6 <HAL_TIM_IC_CaptureCallback>
 8002704:	e005      	b.n	8002712 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f953 	bl	80029b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f964 	bl	80029da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	f003 0310 	and.w	r3, r3, #16
 800271e:	2b00      	cmp	r3, #0
 8002720:	d020      	beq.n	8002764 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01b      	beq.n	8002764 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0210 	mvn.w	r2, #16
 8002734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2208      	movs	r2, #8
 800273a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f93b 	bl	80029c6 <HAL_TIM_IC_CaptureCallback>
 8002750:	e005      	b.n	800275e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f92d 	bl	80029b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f93e 	bl	80029da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00c      	beq.n	8002788 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d007      	beq.n	8002788 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f06f 0201 	mvn.w	r2, #1
 8002780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7fd fe5a 	bl	800043c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00c      	beq.n	80027ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002798:	2b00      	cmp	r3, #0
 800279a:	d007      	beq.n	80027ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 fac2 	bl	8002d30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00c      	beq.n	80027d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d007      	beq.n	80027d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80027c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 faba 	bl	8002d44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00c      	beq.n	80027f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d007      	beq.n	80027f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80027ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f8fd 	bl	80029ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00c      	beq.n	8002818 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f003 0320 	and.w	r3, r3, #32
 8002804:	2b00      	cmp	r3, #0
 8002806:	d007      	beq.n	8002818 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0220 	mvn.w	r2, #32
 8002810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fa82 	bl	8002d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002818:	bf00      	nop
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_TIM_ConfigClockSource+0x1c>
 8002838:	2302      	movs	r3, #2
 800283a:	e0b6      	b.n	80029aa <HAL_TIM_ConfigClockSource+0x18a>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800285e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002878:	d03e      	beq.n	80028f8 <HAL_TIM_ConfigClockSource+0xd8>
 800287a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800287e:	f200 8087 	bhi.w	8002990 <HAL_TIM_ConfigClockSource+0x170>
 8002882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002886:	f000 8086 	beq.w	8002996 <HAL_TIM_ConfigClockSource+0x176>
 800288a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800288e:	d87f      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 8002890:	2b70      	cmp	r3, #112	@ 0x70
 8002892:	d01a      	beq.n	80028ca <HAL_TIM_ConfigClockSource+0xaa>
 8002894:	2b70      	cmp	r3, #112	@ 0x70
 8002896:	d87b      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 8002898:	2b60      	cmp	r3, #96	@ 0x60
 800289a:	d050      	beq.n	800293e <HAL_TIM_ConfigClockSource+0x11e>
 800289c:	2b60      	cmp	r3, #96	@ 0x60
 800289e:	d877      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 80028a0:	2b50      	cmp	r3, #80	@ 0x50
 80028a2:	d03c      	beq.n	800291e <HAL_TIM_ConfigClockSource+0xfe>
 80028a4:	2b50      	cmp	r3, #80	@ 0x50
 80028a6:	d873      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 80028a8:	2b40      	cmp	r3, #64	@ 0x40
 80028aa:	d058      	beq.n	800295e <HAL_TIM_ConfigClockSource+0x13e>
 80028ac:	2b40      	cmp	r3, #64	@ 0x40
 80028ae:	d86f      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 80028b0:	2b30      	cmp	r3, #48	@ 0x30
 80028b2:	d064      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x15e>
 80028b4:	2b30      	cmp	r3, #48	@ 0x30
 80028b6:	d86b      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 80028b8:	2b20      	cmp	r3, #32
 80028ba:	d060      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x15e>
 80028bc:	2b20      	cmp	r3, #32
 80028be:	d867      	bhi.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d05c      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x15e>
 80028c4:	2b10      	cmp	r3, #16
 80028c6:	d05a      	beq.n	800297e <HAL_TIM_ConfigClockSource+0x15e>
 80028c8:	e062      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028da:	f000 f991 	bl	8002c00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80028ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	609a      	str	r2, [r3, #8]
      break;
 80028f6:	e04f      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002908:	f000 f97a 	bl	8002c00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800291a:	609a      	str	r2, [r3, #8]
      break;
 800291c:	e03c      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800292a:	461a      	mov	r2, r3
 800292c:	f000 f8ee 	bl	8002b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2150      	movs	r1, #80	@ 0x50
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f947 	bl	8002bca <TIM_ITRx_SetConfig>
      break;
 800293c:	e02c      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800294a:	461a      	mov	r2, r3
 800294c:	f000 f90d 	bl	8002b6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2160      	movs	r1, #96	@ 0x60
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f937 	bl	8002bca <TIM_ITRx_SetConfig>
      break;
 800295c:	e01c      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800296a:	461a      	mov	r2, r3
 800296c:	f000 f8ce 	bl	8002b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2140      	movs	r1, #64	@ 0x40
 8002976:	4618      	mov	r0, r3
 8002978:	f000 f927 	bl	8002bca <TIM_ITRx_SetConfig>
      break;
 800297c:	e00c      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4619      	mov	r1, r3
 8002988:	4610      	mov	r0, r2
 800298a:	f000 f91e 	bl	8002bca <TIM_ITRx_SetConfig>
      break;
 800298e:	e003      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	73fb      	strb	r3, [r7, #15]
      break;
 8002994:	e000      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b083      	sub	sp, #12
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a38      	ldr	r2, [pc, #224]	@ (8002af8 <TIM_Base_SetConfig+0xf4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d007      	beq.n	8002a2c <TIM_Base_SetConfig+0x28>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a22:	d003      	beq.n	8002a2c <TIM_Base_SetConfig+0x28>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a35      	ldr	r2, [pc, #212]	@ (8002afc <TIM_Base_SetConfig+0xf8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d108      	bne.n	8002a3e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a2d      	ldr	r2, [pc, #180]	@ (8002af8 <TIM_Base_SetConfig+0xf4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d013      	beq.n	8002a6e <TIM_Base_SetConfig+0x6a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a4c:	d00f      	beq.n	8002a6e <TIM_Base_SetConfig+0x6a>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a2a      	ldr	r2, [pc, #168]	@ (8002afc <TIM_Base_SetConfig+0xf8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d00b      	beq.n	8002a6e <TIM_Base_SetConfig+0x6a>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a29      	ldr	r2, [pc, #164]	@ (8002b00 <TIM_Base_SetConfig+0xfc>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d007      	beq.n	8002a6e <TIM_Base_SetConfig+0x6a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a28      	ldr	r2, [pc, #160]	@ (8002b04 <TIM_Base_SetConfig+0x100>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d003      	beq.n	8002a6e <TIM_Base_SetConfig+0x6a>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a27      	ldr	r2, [pc, #156]	@ (8002b08 <TIM_Base_SetConfig+0x104>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d108      	bne.n	8002a80 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a14      	ldr	r2, [pc, #80]	@ (8002af8 <TIM_Base_SetConfig+0xf4>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00b      	beq.n	8002ac4 <TIM_Base_SetConfig+0xc0>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a14      	ldr	r2, [pc, #80]	@ (8002b00 <TIM_Base_SetConfig+0xfc>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d007      	beq.n	8002ac4 <TIM_Base_SetConfig+0xc0>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a13      	ldr	r2, [pc, #76]	@ (8002b04 <TIM_Base_SetConfig+0x100>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d003      	beq.n	8002ac4 <TIM_Base_SetConfig+0xc0>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a12      	ldr	r2, [pc, #72]	@ (8002b08 <TIM_Base_SetConfig+0x104>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d103      	bne.n	8002acc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	691a      	ldr	r2, [r3, #16]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d105      	bne.n	8002aea <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	f023 0201 	bic.w	r2, r3, #1
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	611a      	str	r2, [r3, #16]
  }
}
 8002aea:	bf00      	nop
 8002aec:	3714      	adds	r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40012c00 	.word	0x40012c00
 8002afc:	40000400 	.word	0x40000400
 8002b00:	40014000 	.word	0x40014000
 8002b04:	40014400 	.word	0x40014400
 8002b08:	40014800 	.word	0x40014800

08002b0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	f023 0201 	bic.w	r2, r3, #1
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f023 030a 	bic.w	r3, r3, #10
 8002b48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	621a      	str	r2, [r3, #32]
}
 8002b5e:	bf00      	nop
 8002b60:	371c      	adds	r7, #28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b087      	sub	sp, #28
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f023 0210 	bic.w	r2, r3, #16
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	031b      	lsls	r3, r3, #12
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ba6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	621a      	str	r2, [r3, #32]
}
 8002bbe:	bf00      	nop
 8002bc0:	371c      	adds	r7, #28
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b085      	sub	sp, #20
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002be0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	f043 0307 	orr.w	r3, r3, #7
 8002bec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	609a      	str	r2, [r3, #8]
}
 8002bf4:	bf00      	nop
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b087      	sub	sp, #28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
 8002c0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	021a      	lsls	r2, r3, #8
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	609a      	str	r2, [r3, #8]
}
 8002c34:	bf00      	nop
 8002c36:	371c      	adds	r7, #28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e054      	b.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a24      	ldr	r2, [pc, #144]	@ (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d108      	bne.n	8002c94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002c88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a17      	ldr	r2, [pc, #92]	@ (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d00e      	beq.n	8002cd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cc0:	d009      	beq.n	8002cd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a13      	ldr	r2, [pc, #76]	@ (8002d14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d004      	beq.n	8002cd6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a11      	ldr	r2, [pc, #68]	@ (8002d18 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40012c00 	.word	0x40012c00
 8002d14:	40000400 	.word	0x40000400
 8002d18:	40014000 	.word	0x40014000

08002d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e040      	b.n	8002dec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d106      	bne.n	8002d80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fd fdc0 	bl	8000900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2224      	movs	r2, #36	@ 0x24
 8002d84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0201 	bic.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d002      	beq.n	8002da4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fab0 	bl	8003304 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 f977 	bl	8003098 <UART_SetConfig>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d101      	bne.n	8002db4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e01b      	b.n	8002dec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685a      	ldr	r2, [r3, #4]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fb2f 	bl	8003448 <UART_CheckIdleState>
 8002dea:	4603      	mov	r3, r0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	@ 0x28
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	603b      	str	r3, [r7, #0]
 8002e00:	4613      	mov	r3, r2
 8002e02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e08:	2b20      	cmp	r3, #32
 8002e0a:	d177      	bne.n	8002efc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_UART_Transmit+0x24>
 8002e12:	88fb      	ldrh	r3, [r7, #6]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e070      	b.n	8002efe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2221      	movs	r2, #33	@ 0x21
 8002e28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e2a:	f7fd fe7b 	bl	8000b24 <HAL_GetTick>
 8002e2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	88fa      	ldrh	r2, [r7, #6]
 8002e34:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	88fa      	ldrh	r2, [r7, #6]
 8002e3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e48:	d108      	bne.n	8002e5c <HAL_UART_Transmit+0x68>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d104      	bne.n	8002e5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	61bb      	str	r3, [r7, #24]
 8002e5a:	e003      	b.n	8002e64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e64:	e02f      	b.n	8002ec6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2180      	movs	r1, #128	@ 0x80
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 fb91 	bl	8003598 <UART_WaitOnFlagUntilTimeout>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e03b      	b.n	8002efe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	881a      	ldrh	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	61bb      	str	r3, [r7, #24]
 8002ea2:	e007      	b.n	8002eb4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	781a      	ldrb	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1c9      	bne.n	8002e66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2140      	movs	r1, #64	@ 0x40
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 fb5b 	bl	8003598 <UART_WaitOnFlagUntilTimeout>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d004      	beq.n	8002ef2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2220      	movs	r2, #32
 8002eec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e005      	b.n	8002efe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e000      	b.n	8002efe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002efc:	2302      	movs	r3, #2
  }
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3720      	adds	r7, #32
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b08a      	sub	sp, #40	@ 0x28
 8002f0a:	af02      	add	r7, sp, #8
 8002f0c:	60f8      	str	r0, [r7, #12]
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	603b      	str	r3, [r7, #0]
 8002f12:	4613      	mov	r3, r2
 8002f14:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	f040 80b6 	bne.w	800308e <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <HAL_UART_Receive+0x28>
 8002f28:	88fb      	ldrh	r3, [r7, #6]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0ae      	b.n	8003090 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2222      	movs	r2, #34	@ 0x22
 8002f3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f48:	f7fd fdec 	bl	8000b24 <HAL_GetTick>
 8002f4c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	88fa      	ldrh	r2, [r7, #6]
 8002f52:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f66:	d10e      	bne.n	8002f86 <HAL_UART_Receive+0x80>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d105      	bne.n	8002f7c <HAL_UART_Receive+0x76>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002f76:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002f7a:	e02d      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	22ff      	movs	r2, #255	@ 0xff
 8002f80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002f84:	e028      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10d      	bne.n	8002faa <HAL_UART_Receive+0xa4>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d104      	bne.n	8002fa0 <HAL_UART_Receive+0x9a>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	22ff      	movs	r2, #255	@ 0xff
 8002f9a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002f9e:	e01b      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	227f      	movs	r2, #127	@ 0x7f
 8002fa4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fa8:	e016      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fb2:	d10d      	bne.n	8002fd0 <HAL_UART_Receive+0xca>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d104      	bne.n	8002fc6 <HAL_UART_Receive+0xc0>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	227f      	movs	r2, #127	@ 0x7f
 8002fc0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fc4:	e008      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	223f      	movs	r2, #63	@ 0x3f
 8002fca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002fce:	e003      	b.n	8002fd8 <HAL_UART_Receive+0xd2>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002fde:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe8:	d108      	bne.n	8002ffc <HAL_UART_Receive+0xf6>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d104      	bne.n	8002ffc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	e003      	b.n	8003004 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003000:	2300      	movs	r3, #0
 8003002:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003004:	e037      	b.n	8003076 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	2120      	movs	r1, #32
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fac1 	bl	8003598 <UART_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e033      	b.n	8003090 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10c      	bne.n	8003048 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003034:	b29a      	uxth	r2, r3
 8003036:	8a7b      	ldrh	r3, [r7, #18]
 8003038:	4013      	ands	r3, r2
 800303a:	b29a      	uxth	r2, r3
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	3302      	adds	r3, #2
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	e00d      	b.n	8003064 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800304e:	b29b      	uxth	r3, r3
 8003050:	b2da      	uxtb	r2, r3
 8003052:	8a7b      	ldrh	r3, [r7, #18]
 8003054:	b2db      	uxtb	r3, r3
 8003056:	4013      	ands	r3, r2
 8003058:	b2da      	uxtb	r2, r3
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3301      	adds	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800306a:	b29b      	uxth	r3, r3
 800306c:	3b01      	subs	r3, #1
 800306e:	b29a      	uxth	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1c1      	bne.n	8003006 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2220      	movs	r2, #32
 8003086:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	e000      	b.n	8003090 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800308e:	2302      	movs	r3, #2
  }
}
 8003090:	4618      	mov	r0, r3
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	4b8a      	ldr	r3, [pc, #552]	@ (80032ec <UART_SetConfig+0x254>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	6979      	ldr	r1, [r7, #20]
 80030cc:	430b      	orrs	r3, r1
 80030ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	430a      	orrs	r2, r1
 8003108:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a78      	ldr	r2, [pc, #480]	@ (80032f0 <UART_SetConfig+0x258>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d120      	bne.n	8003156 <UART_SetConfig+0xbe>
 8003114:	4b77      	ldr	r3, [pc, #476]	@ (80032f4 <UART_SetConfig+0x25c>)
 8003116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	2b03      	cmp	r3, #3
 800311e:	d817      	bhi.n	8003150 <UART_SetConfig+0xb8>
 8003120:	a201      	add	r2, pc, #4	@ (adr r2, 8003128 <UART_SetConfig+0x90>)
 8003122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003126:	bf00      	nop
 8003128:	08003139 	.word	0x08003139
 800312c:	08003145 	.word	0x08003145
 8003130:	0800314b 	.word	0x0800314b
 8003134:	0800313f 	.word	0x0800313f
 8003138:	2300      	movs	r3, #0
 800313a:	77fb      	strb	r3, [r7, #31]
 800313c:	e01d      	b.n	800317a <UART_SetConfig+0xe2>
 800313e:	2302      	movs	r3, #2
 8003140:	77fb      	strb	r3, [r7, #31]
 8003142:	e01a      	b.n	800317a <UART_SetConfig+0xe2>
 8003144:	2304      	movs	r3, #4
 8003146:	77fb      	strb	r3, [r7, #31]
 8003148:	e017      	b.n	800317a <UART_SetConfig+0xe2>
 800314a:	2308      	movs	r3, #8
 800314c:	77fb      	strb	r3, [r7, #31]
 800314e:	e014      	b.n	800317a <UART_SetConfig+0xe2>
 8003150:	2310      	movs	r3, #16
 8003152:	77fb      	strb	r3, [r7, #31]
 8003154:	e011      	b.n	800317a <UART_SetConfig+0xe2>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a67      	ldr	r2, [pc, #412]	@ (80032f8 <UART_SetConfig+0x260>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d102      	bne.n	8003166 <UART_SetConfig+0xce>
 8003160:	2300      	movs	r3, #0
 8003162:	77fb      	strb	r3, [r7, #31]
 8003164:	e009      	b.n	800317a <UART_SetConfig+0xe2>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a64      	ldr	r2, [pc, #400]	@ (80032fc <UART_SetConfig+0x264>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d102      	bne.n	8003176 <UART_SetConfig+0xde>
 8003170:	2300      	movs	r3, #0
 8003172:	77fb      	strb	r3, [r7, #31]
 8003174:	e001      	b.n	800317a <UART_SetConfig+0xe2>
 8003176:	2310      	movs	r3, #16
 8003178:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003182:	d15a      	bne.n	800323a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003184:	7ffb      	ldrb	r3, [r7, #31]
 8003186:	2b08      	cmp	r3, #8
 8003188:	d827      	bhi.n	80031da <UART_SetConfig+0x142>
 800318a:	a201      	add	r2, pc, #4	@ (adr r2, 8003190 <UART_SetConfig+0xf8>)
 800318c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003190:	080031b5 	.word	0x080031b5
 8003194:	080031bd 	.word	0x080031bd
 8003198:	080031c5 	.word	0x080031c5
 800319c:	080031db 	.word	0x080031db
 80031a0:	080031cb 	.word	0x080031cb
 80031a4:	080031db 	.word	0x080031db
 80031a8:	080031db 	.word	0x080031db
 80031ac:	080031db 	.word	0x080031db
 80031b0:	080031d3 	.word	0x080031d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031b4:	f7ff f93a 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 80031b8:	61b8      	str	r0, [r7, #24]
        break;
 80031ba:	e013      	b.n	80031e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031bc:	f7ff f958 	bl	8002470 <HAL_RCC_GetPCLK2Freq>
 80031c0:	61b8      	str	r0, [r7, #24]
        break;
 80031c2:	e00f      	b.n	80031e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031c4:	4b4e      	ldr	r3, [pc, #312]	@ (8003300 <UART_SetConfig+0x268>)
 80031c6:	61bb      	str	r3, [r7, #24]
        break;
 80031c8:	e00c      	b.n	80031e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ca:	f7ff f8cf 	bl	800236c <HAL_RCC_GetSysClockFreq>
 80031ce:	61b8      	str	r0, [r7, #24]
        break;
 80031d0:	e008      	b.n	80031e4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031d6:	61bb      	str	r3, [r7, #24]
        break;
 80031d8:	e004      	b.n	80031e4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80031da:	2300      	movs	r3, #0
 80031dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	77bb      	strb	r3, [r7, #30]
        break;
 80031e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d074      	beq.n	80032d4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	005a      	lsls	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	085b      	lsrs	r3, r3, #1
 80031f4:	441a      	add	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	2b0f      	cmp	r3, #15
 8003204:	d916      	bls.n	8003234 <UART_SetConfig+0x19c>
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800320c:	d212      	bcs.n	8003234 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	b29b      	uxth	r3, r3
 8003212:	f023 030f 	bic.w	r3, r3, #15
 8003216:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	085b      	lsrs	r3, r3, #1
 800321c:	b29b      	uxth	r3, r3
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	b29a      	uxth	r2, r3
 8003224:	89fb      	ldrh	r3, [r7, #14]
 8003226:	4313      	orrs	r3, r2
 8003228:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	89fa      	ldrh	r2, [r7, #14]
 8003230:	60da      	str	r2, [r3, #12]
 8003232:	e04f      	b.n	80032d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	77bb      	strb	r3, [r7, #30]
 8003238:	e04c      	b.n	80032d4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800323a:	7ffb      	ldrb	r3, [r7, #31]
 800323c:	2b08      	cmp	r3, #8
 800323e:	d828      	bhi.n	8003292 <UART_SetConfig+0x1fa>
 8003240:	a201      	add	r2, pc, #4	@ (adr r2, 8003248 <UART_SetConfig+0x1b0>)
 8003242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003246:	bf00      	nop
 8003248:	0800326d 	.word	0x0800326d
 800324c:	08003275 	.word	0x08003275
 8003250:	0800327d 	.word	0x0800327d
 8003254:	08003293 	.word	0x08003293
 8003258:	08003283 	.word	0x08003283
 800325c:	08003293 	.word	0x08003293
 8003260:	08003293 	.word	0x08003293
 8003264:	08003293 	.word	0x08003293
 8003268:	0800328b 	.word	0x0800328b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800326c:	f7ff f8de 	bl	800242c <HAL_RCC_GetPCLK1Freq>
 8003270:	61b8      	str	r0, [r7, #24]
        break;
 8003272:	e013      	b.n	800329c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003274:	f7ff f8fc 	bl	8002470 <HAL_RCC_GetPCLK2Freq>
 8003278:	61b8      	str	r0, [r7, #24]
        break;
 800327a:	e00f      	b.n	800329c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800327c:	4b20      	ldr	r3, [pc, #128]	@ (8003300 <UART_SetConfig+0x268>)
 800327e:	61bb      	str	r3, [r7, #24]
        break;
 8003280:	e00c      	b.n	800329c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003282:	f7ff f873 	bl	800236c <HAL_RCC_GetSysClockFreq>
 8003286:	61b8      	str	r0, [r7, #24]
        break;
 8003288:	e008      	b.n	800329c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800328a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800328e:	61bb      	str	r3, [r7, #24]
        break;
 8003290:	e004      	b.n	800329c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	77bb      	strb	r3, [r7, #30]
        break;
 800329a:	bf00      	nop
    }

    if (pclk != 0U)
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d018      	beq.n	80032d4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	085a      	lsrs	r2, r3, #1
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	441a      	add	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	2b0f      	cmp	r3, #15
 80032ba:	d909      	bls.n	80032d0 <UART_SetConfig+0x238>
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c2:	d205      	bcs.n	80032d0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	e001      	b.n	80032d4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032e0:	7fbb      	ldrb	r3, [r7, #30]
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3720      	adds	r7, #32
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	efff69f3 	.word	0xefff69f3
 80032f0:	40013800 	.word	0x40013800
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40004400 	.word	0x40004400
 80032fc:	40004800 	.word	0x40004800
 8003300:	007a1200 	.word	0x007a1200

08003304 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	f003 0308 	and.w	r3, r3, #8
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00a      	beq.n	800332e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00a      	beq.n	8003350 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00a      	beq.n	8003394 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00a      	beq.n	80033b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	f003 0320 	and.w	r3, r3, #32
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00a      	beq.n	80033d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d01a      	beq.n	800341a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003402:	d10a      	bne.n	800341a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	605a      	str	r2, [r3, #4]
  }
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b098      	sub	sp, #96	@ 0x60
 800344c:	af02      	add	r7, sp, #8
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003458:	f7fd fb64 	bl	8000b24 <HAL_GetTick>
 800345c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0308 	and.w	r3, r3, #8
 8003468:	2b08      	cmp	r3, #8
 800346a:	d12e      	bne.n	80034ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800346c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003474:	2200      	movs	r2, #0
 8003476:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f88c 	bl	8003598 <UART_WaitOnFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d021      	beq.n	80034ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348e:	e853 3f00 	ldrex	r3, [r3]
 8003492:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003496:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800349a:	653b      	str	r3, [r7, #80]	@ 0x50
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	461a      	mov	r2, r3
 80034a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034ac:	e841 2300 	strex	r3, r2, [r1]
 80034b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1e6      	bne.n	8003486 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2220      	movs	r2, #32
 80034bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e062      	b.n	8003590 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d149      	bne.n	800356c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e0:	2200      	movs	r2, #0
 80034e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f856 	bl	8003598 <UART_WaitOnFlagUntilTimeout>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d03c      	beq.n	800356c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fa:	e853 3f00 	ldrex	r3, [r3]
 80034fe:	623b      	str	r3, [r7, #32]
   return(result);
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003510:	633b      	str	r3, [r7, #48]	@ 0x30
 8003512:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003518:	e841 2300 	strex	r3, r2, [r1]
 800351c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800351e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1e6      	bne.n	80034f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	3308      	adds	r3, #8
 800352a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	e853 3f00 	ldrex	r3, [r3]
 8003532:	60fb      	str	r3, [r7, #12]
   return(result);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f023 0301 	bic.w	r3, r3, #1
 800353a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	3308      	adds	r3, #8
 8003542:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003544:	61fa      	str	r2, [r7, #28]
 8003546:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003548:	69b9      	ldr	r1, [r7, #24]
 800354a:	69fa      	ldr	r2, [r7, #28]
 800354c:	e841 2300 	strex	r3, r2, [r1]
 8003550:	617b      	str	r3, [r7, #20]
   return(result);
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1e5      	bne.n	8003524 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2220      	movs	r2, #32
 800355c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e011      	b.n	8003590 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2220      	movs	r2, #32
 8003576:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3758      	adds	r7, #88	@ 0x58
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	603b      	str	r3, [r7, #0]
 80035a4:	4613      	mov	r3, r2
 80035a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035a8:	e04f      	b.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b0:	d04b      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b2:	f7fd fab7 	bl	8000b24 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d302      	bcc.n	80035c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e04e      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d037      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	2b80      	cmp	r3, #128	@ 0x80
 80035de:	d034      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b40      	cmp	r3, #64	@ 0x40
 80035e4:	d031      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d110      	bne.n	8003616 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2208      	movs	r2, #8
 80035fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 f838 	bl	8003672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2208      	movs	r2, #8
 8003606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e029      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003624:	d111      	bne.n	800364a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800362e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f81e 	bl	8003672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2220      	movs	r2, #32
 800363a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e00f      	b.n	800366a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	69da      	ldr	r2, [r3, #28]
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	4013      	ands	r3, r2
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	429a      	cmp	r2, r3
 8003658:	bf0c      	ite	eq
 800365a:	2301      	moveq	r3, #1
 800365c:	2300      	movne	r3, #0
 800365e:	b2db      	uxtb	r3, r3
 8003660:	461a      	mov	r2, r3
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	429a      	cmp	r2, r3
 8003666:	d0a0      	beq.n	80035aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003672:	b480      	push	{r7}
 8003674:	b095      	sub	sp, #84	@ 0x54
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003682:	e853 3f00 	ldrex	r3, [r3]
 8003686:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800368e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	461a      	mov	r2, r3
 8003696:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003698:	643b      	str	r3, [r7, #64]	@ 0x40
 800369a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800369e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036a0:	e841 2300 	strex	r3, r2, [r1]
 80036a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1e6      	bne.n	800367a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3308      	adds	r3, #8
 80036b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b4:	6a3b      	ldr	r3, [r7, #32]
 80036b6:	e853 3f00 	ldrex	r3, [r3]
 80036ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	f023 0301 	bic.w	r3, r3, #1
 80036c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3308      	adds	r3, #8
 80036ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036d4:	e841 2300 	strex	r3, r2, [r1]
 80036d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e5      	bne.n	80036ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d118      	bne.n	800371a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	e853 3f00 	ldrex	r3, [r3]
 80036f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f023 0310 	bic.w	r3, r3, #16
 80036fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370a:	6979      	ldr	r1, [r7, #20]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	613b      	str	r3, [r7, #16]
   return(result);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1e6      	bne.n	80036e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800372e:	bf00      	nop
 8003730:	3754      	adds	r7, #84	@ 0x54
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <__cxa_guard_acquire>:
 800373a:	6802      	ldr	r2, [r0, #0]
 800373c:	07d2      	lsls	r2, r2, #31
 800373e:	4603      	mov	r3, r0
 8003740:	d405      	bmi.n	800374e <__cxa_guard_acquire+0x14>
 8003742:	7842      	ldrb	r2, [r0, #1]
 8003744:	b102      	cbz	r2, 8003748 <__cxa_guard_acquire+0xe>
 8003746:	deff      	udf	#255	@ 0xff
 8003748:	2001      	movs	r0, #1
 800374a:	7058      	strb	r0, [r3, #1]
 800374c:	4770      	bx	lr
 800374e:	2000      	movs	r0, #0
 8003750:	4770      	bx	lr

08003752 <__cxa_guard_release>:
 8003752:	2301      	movs	r3, #1
 8003754:	6003      	str	r3, [r0, #0]
 8003756:	4770      	bx	lr

08003758 <memset>:
 8003758:	4402      	add	r2, r0
 800375a:	4603      	mov	r3, r0
 800375c:	4293      	cmp	r3, r2
 800375e:	d100      	bne.n	8003762 <memset+0xa>
 8003760:	4770      	bx	lr
 8003762:	f803 1b01 	strb.w	r1, [r3], #1
 8003766:	e7f9      	b.n	800375c <memset+0x4>

08003768 <__libc_init_array>:
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	4d0d      	ldr	r5, [pc, #52]	@ (80037a0 <__libc_init_array+0x38>)
 800376c:	4c0d      	ldr	r4, [pc, #52]	@ (80037a4 <__libc_init_array+0x3c>)
 800376e:	1b64      	subs	r4, r4, r5
 8003770:	10a4      	asrs	r4, r4, #2
 8003772:	2600      	movs	r6, #0
 8003774:	42a6      	cmp	r6, r4
 8003776:	d109      	bne.n	800378c <__libc_init_array+0x24>
 8003778:	4d0b      	ldr	r5, [pc, #44]	@ (80037a8 <__libc_init_array+0x40>)
 800377a:	4c0c      	ldr	r4, [pc, #48]	@ (80037ac <__libc_init_array+0x44>)
 800377c:	f000 f818 	bl	80037b0 <_init>
 8003780:	1b64      	subs	r4, r4, r5
 8003782:	10a4      	asrs	r4, r4, #2
 8003784:	2600      	movs	r6, #0
 8003786:	42a6      	cmp	r6, r4
 8003788:	d105      	bne.n	8003796 <__libc_init_array+0x2e>
 800378a:	bd70      	pop	{r4, r5, r6, pc}
 800378c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003790:	4798      	blx	r3
 8003792:	3601      	adds	r6, #1
 8003794:	e7ee      	b.n	8003774 <__libc_init_array+0xc>
 8003796:	f855 3b04 	ldr.w	r3, [r5], #4
 800379a:	4798      	blx	r3
 800379c:	3601      	adds	r6, #1
 800379e:	e7f2      	b.n	8003786 <__libc_init_array+0x1e>
 80037a0:	08003800 	.word	0x08003800
 80037a4:	08003800 	.word	0x08003800
 80037a8:	08003800 	.word	0x08003800
 80037ac:	08003808 	.word	0x08003808

080037b0 <_init>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	bf00      	nop
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr

080037bc <_fini>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	bf00      	nop
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr
