// Seed: 1857308266
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri1 id_0
    , id_7,
    input supply0 id_1,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5
);
  wire id_8;
  assign id_8 = 1;
  xor primCall (id_2, id_8, id_1, id_7, id_5, id_0, id_3);
  module_0 modCall_1 (id_8);
  wire id_9;
endmodule
module module_2 #(
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd89
);
  supply0 id_1;
  wor id_2 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  defparam id_6.id_7 = 1;
  assign id_1 = id_7;
  wire id_8;
endmodule
