
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103562                       # Number of seconds simulated
sim_ticks                                103561834491                       # Number of ticks simulated
final_tick                               633199551801                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286983                       # Simulator instruction rate (inst/s)
host_op_rate                                   369222                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6886765                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933688                       # Number of bytes of host memory used
host_seconds                                 15037.81                       # Real time elapsed on the host
sim_insts                                  4315590495                       # Number of instructions simulated
sim_ops                                    5552288947                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2029568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1557376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       748800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1253120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5595648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2033280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2033280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15856                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12167                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9790                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43716                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15885                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15885                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19597644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15038127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7230463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12100211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54031951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              65507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19633488                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19633488                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19633488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19597644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15038127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7230463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12100211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               73665439                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248349724                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21407574                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431011                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1916196                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8820601                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8133498                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2234913                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87072                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193647962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120492807                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21407574                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10368411                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25466561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5734440                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7709191                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11846018                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1915826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230610559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205143998     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725787      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139485      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310495      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952735      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1104063      0.48%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757895      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1928951      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547150      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230610559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086199                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485174                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191312864                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10082873                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25325828                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108685                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3780305                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650398                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6540                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145417101                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51776                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3780305                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191568458                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6507627                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2433820                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25179919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1140418                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145203612                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1101                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419765                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        29935                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203186414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676722496                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676722496                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34735708                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34092                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18012                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3597862                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13975279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296722                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695964                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144690058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137388778                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83450                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20199290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41295364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1932                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230610559                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595761                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172589748     74.84%     74.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24481160     10.62%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12385275      5.37%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985141      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6567559      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582951      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186689      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779768      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52268      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230610559                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961951     75.32%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146420     11.46%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168743     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113905159     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015490      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13646434      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805615      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137388778                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553207                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277114                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009296                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506748679                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164924129                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133577775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138665892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154085                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1823679                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141858                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3780305                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5787355                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       280156                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144724150                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13975279                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851424                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18012                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        216858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12635                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2213186                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134804323                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13515319                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320335                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19240581                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805016                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542800                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133580328                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133577775                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79372305                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213635900                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537862                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371531                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22266931                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1940506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226830254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177042706     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23325534     10.28%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837665      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819965      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657888      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544631      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533892      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096239      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971734      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226830254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971734                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368591814                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293246936                       # The number of ROB writes
system.switch_cpus0.timesIdled                2862720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17739165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.483497                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.483497                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402658                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402658                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609514358                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184055624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138133375                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248349724                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18720937                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16617159                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1613621                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9799002                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9564328                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1192882                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46740                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201499676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105956352                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18720937                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10757210                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21433258                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4935167                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1979287                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12325303                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1608303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228225323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206792065     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          976270      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1810344      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1571330      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3168665      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3817694      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          918500      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          505058      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8665397      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228225323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075381                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.426642                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200007919                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3486330                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21400067                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22236                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3308770                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1840083                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119375032                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3308770                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200249340                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1635535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1121297                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21171285                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       739088                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119275103                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77171                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       456809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157577785                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    539406278                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    539406278                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130306087                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27271691                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16468                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8240                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2294477                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20692083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3689488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65668                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       829046                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118824920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112856143                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71626                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17904329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37601368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228225323                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494494                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    179932349     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20254154      8.87%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10374230      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5974668      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6655184      2.92%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3329184      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1335724      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       310115      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59715      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228225323                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209245     48.10%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158971     36.54%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66835     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88647636     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       896923      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8228      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19632703     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3670653      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112856143                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454424                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             435051                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    454444286                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136745981                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110253557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113291194                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       199476                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3427755                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98711                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3308770                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1107895                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57781                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118841388                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5089                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20692083                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3689488                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8240                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       727259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       972679                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1699938                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111856744                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19387145                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       999399                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23057764                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17279315                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3670619                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.450400                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110282691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110253557                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63072299                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145815008                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.443945                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432550                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88699961                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99989349                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18854400                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1617531                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224916553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187424892     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14229023      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11087775      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2194361      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2775844      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941077      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4014150      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       887416      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1362015      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224916553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88699961                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99989349                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20855102                       # Number of memory references committed
system.switch_cpus1.commit.loads             17264325                       # Number of loads committed
system.switch_cpus1.commit.membars               8228                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15766134                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         86994341                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1267449                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1362015                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           342398287                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          240996332                       # The number of ROB writes
system.switch_cpus1.timesIdled                5313253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20124401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88699961                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99989349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88699961                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.799885                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.799885                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357157                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357157                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       517866497                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      143898707                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126155995                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16456                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248349723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22203551                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18221249                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2076915                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9315942                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8735539                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2215425                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97243                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    199017234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121782408                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22203551                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10950964                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26262023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5761406                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5877570                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12038915                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2067587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    234823365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.636360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208561342     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1955895      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3539728      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2093418      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1716374      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1533771      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          846863      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2106843      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12469131      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    234823365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089404                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490367                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197380123                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7527871                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26184126                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        64981                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3666261                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3648127                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     149364052                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3666261                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197673662                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         683985                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5949029                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25938611                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       911814                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149314570                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         99550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526203                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    210361682                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    692950515                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    692950515                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178680370                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        31681312                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35547                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17797                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2639722                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13888689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7471994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72683                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1690344                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148176980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141280057                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66073                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17565840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36322496                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    234823365                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.601644                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.288888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175996641     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23407517      9.97%     84.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12250432      5.22%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8632089      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8638058      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3091310      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2358472      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       274973      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       173873      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    234823365                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          51785     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168613     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157659     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119214374     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1932334      1.37%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17750      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12662631      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7452968      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141280057                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.568875                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             378057                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    517827609                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    165778607                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138868880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141658114                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       287197                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2278423                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        89048                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3666261                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         478708                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56000                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148212527                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        15868                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13888689                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7471994                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17797                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1195354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1087224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2282578                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139668786                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12566178                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1611271                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20019141                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19792622                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7452963                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.562388                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138868944                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138868880                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81272984                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221357170                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.559167                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367158                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103889228                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128057818                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20154926                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2094435                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231157104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.553986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.405651                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178876948     77.38%     77.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25503325     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9782549      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5149236      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4373929      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2074328      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       981379      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1537223      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2878187      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231157104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103889228                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128057818                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18993212                       # Number of memory references committed
system.switch_cpus2.commit.loads             11610266                       # Number of loads committed
system.switch_cpus2.commit.membars              17750                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18579816                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115284951                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2648551                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2878187                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           376491661                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300091751                       # The number of ROB writes
system.switch_cpus2.timesIdled                2938169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13526358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103889228                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128057818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103889228                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.390524                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.390524                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418318                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418318                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628005718                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193984081                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138281608                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35500                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               248349724                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20430763                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16704813                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1991316                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8322371                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8010325                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2089413                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89524                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    196661572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             114792109                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20430763                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10099738                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23906064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5539679                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4470895                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12049961                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1992488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    228553884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204647820     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1145915      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1744984      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2390297      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2457813      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2053481      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1160730      0.51%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1718108      0.75%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11234736      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    228553884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082266                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462220                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       194416881                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6734434                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23840880                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        46563                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3515117                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3371354                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     140656578                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3515117                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       194967959                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1332899                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4012353                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23345368                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1380179                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     140566686                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1438                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        312802                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1182                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    195329723                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    654205236                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    654205236                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168625886                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26703837                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38532                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22071                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4016941                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13355441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7312787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       129395                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1591184                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140369103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133048043                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25699                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16121703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38379640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5596                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    228553884                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582130                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271183                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    172296152     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22928110     10.03%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11864676      5.19%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8945075      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6947933      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2790612      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1771897      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896250      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    228553884                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23643      9.94%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         89640     37.68%     47.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       124587     52.38%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111472800     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2064572      1.55%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12237257      9.20%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7256953      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133048043                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535729                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             237870                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001788                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    494913539                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156529670                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131043113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133285913                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       308466                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2227989                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       180482                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3515117                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1060690                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       127152                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140407623                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13355441                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7312787                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22058                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         93689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1155741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1137831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293572                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131231132                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11537548                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1816911                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18793008                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18550407                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7255460                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.528413                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131043320                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131043113                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75441432                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        202117153                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.527656                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373256                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98755579                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121374784                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19040371                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2023763                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    225038767                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.539351                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389239                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    175415321     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24473989     10.88%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9297558      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4478642      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3717866      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2214277      0.98%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1884480      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       833048      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2723586      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    225038767                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98755579                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121374784                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18259757                       # Number of memory references committed
system.switch_cpus3.commit.loads             11127452                       # Number of loads committed
system.switch_cpus3.commit.membars              16462                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17407934                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109402974                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2476581                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2723586                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           362730336                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284345658                       # The number of ROB writes
system.switch_cpus3.timesIdled                3064782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19795840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98755579                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121374784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98755579                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.514792                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.514792                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.397647                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.397647                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591421780                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181829612                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130883015                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32924                       # number of misc regfile writes
system.l2.replacements                          43716                       # number of replacements
system.l2.tagsinuse                      32767.981625                       # Cycle average of tags in use
system.l2.total_refs                          1358779                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76484                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.765533                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           513.545208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.309703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6525.271523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.015498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4763.420788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.596220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2343.453528                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.037836                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3914.396699                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4887.437505                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3914.296394                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2177.730124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3697.470599                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015672                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.199135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.145368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.119458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.149153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.119455                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.066459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.112838                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80700                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32930                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28163                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42097                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  183890                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57817                       # number of Writeback hits
system.l2.Writeback_hits::total                 57817                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32930                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42097                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183890                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80700                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32930                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28163                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42097                       # number of overall hits
system.l2.overall_hits::total                  183890                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12167                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5850                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9786                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43712                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12167                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5850                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9790                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43716                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15856                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12167                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5850                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9790                       # number of overall misses
system.l2.overall_misses::total                 43716                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1488971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2611610629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2058956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1995469479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2482366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    986219994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1952219                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1611756544                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7213039158                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       603503                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        603503                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1488971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2611610629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2058956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1995469479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2482366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    986219994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1952219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1612360047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7213642661                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1488971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2611610629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2058956                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1995469479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2482366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    986219994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1952219                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1612360047                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7213642661                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51883                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227602                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57817                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57817                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45097                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               227606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45097                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              227606                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.164216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.269796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.171993                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.188617                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192055                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.164216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.269796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.171993                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.188679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192069                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.164216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.269796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.171993                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.188679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192069                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148897.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164708.036642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147068.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164006.696721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155147.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168584.614359                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150170.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164700.239526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165012.791865                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 150875.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150875.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148897.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164708.036642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147068.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164006.696721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155147.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168584.614359                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150170.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164694.591113                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165011.498330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148897.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164708.036642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147068.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164006.696721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155147.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168584.614359                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150170.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164694.591113                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165011.498330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15885                       # number of writebacks
system.l2.writebacks::total                     15885                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5850                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            43712                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43716                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       905871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1688331460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1286444521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1550295                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    645496481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1041471940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4666637216                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       370460                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       370460                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       905871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1688331460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1242379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1286444521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1550295                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    645496481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1041842400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4667007676                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       905871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1688331460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1242379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1286444521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1550295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    645496481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1041842400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4667007676                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.164216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.171993                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.188617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192055                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.164216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.269796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.171993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.164216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.269796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.171993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192069                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90587.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106479.027497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88741.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105732.269335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96893.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110341.278803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106424.682199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106758.721083                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        92615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        92615                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90587.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106479.027497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88741.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105732.269335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96893.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 110341.278803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106419.039837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106757.426938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90587.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106479.027497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88741.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105732.269335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96893.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 110341.278803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106419.039837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106757.426938                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.612352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011853657                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849823.870201                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.612352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015404                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11846007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11846007                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11846007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11846007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11846007                       # number of overall hits
system.cpu0.icache.overall_hits::total       11846007                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1788327                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1788327                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1788327                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1788327                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1788327                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1788327                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11846018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11846018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11846018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11846018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11846018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11846018                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162575.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162575.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162575.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162575.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162575.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162575.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1580571                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1580571                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1580571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1580571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1580571                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1580571                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158057.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158057.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158057.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158057.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158057.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158057.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96556                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190994226                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96812                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.836281                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.591856                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.408144                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916374                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083626                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10408946                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10408946                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17465                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18086188                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18086188                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18086188                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18086188                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399689                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399759                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399759                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37181990943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37181990943                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6557039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6557039                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37188547982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37188547982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37188547982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37188547982                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10808635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10808635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18485947                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18485947                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18485947                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18485947                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036979                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036979                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021625                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021625                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021625                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021625                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93027.306088                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93027.306088                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 93671.985714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93671.985714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93027.418975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93027.418975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93027.418975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93027.418975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17727                       # number of writebacks
system.cpu0.dcache.writebacks::total            17727                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303133                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303133                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96556                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96556                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8142008992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8142008992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8142008992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8142008992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8142008992                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8142008992                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005223                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005223                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005223                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005223                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84324.215916                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84324.215916                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84324.215916                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84324.215916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84324.215916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84324.215916                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.991950                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926868420                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713250.314233                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.991950                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022423                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866974                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12325286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12325286                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12325286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12325286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12325286                       # number of overall hits
system.cpu1.icache.overall_hits::total       12325286                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2628032                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2628032                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2628032                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2628032                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2628032                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2628032                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12325303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12325303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12325303                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12325303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12325303                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12325303                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154590.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154590.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154590.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154590.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154590.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154590.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2175156                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2175156                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2175156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2175156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2175156                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2175156                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155368.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155368.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155368.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155368.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155368.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155368.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45097                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227608629                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45353                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5018.601394                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.983714                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.016286                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.820249                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.179751                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17689121                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17689121                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3574272                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3574272                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8240                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8240                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8228                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8228                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21263393                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21263393                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21263393                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21263393                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165128                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165128                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165128                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165128                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165128                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17298596027                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17298596027                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17298596027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17298596027                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17298596027                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17298596027                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17854249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17854249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3574272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3574272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21428521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21428521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21428521                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21428521                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007706                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007706                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007706                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007706                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104758.708559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104758.708559                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104758.708559                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104758.708559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104758.708559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104758.708559                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8639                       # number of writebacks
system.cpu1.dcache.writebacks::total             8639                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120031                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120031                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120031                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120031                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120031                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45097                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45097                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45097                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45097                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45097                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4259780423                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4259780423                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4259780423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4259780423                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4259780423                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4259780423                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94458.177329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94458.177329                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94458.177329                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94458.177329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94458.177329                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94458.177329                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.039371                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018476612                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2204494.831169                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.039371                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024102                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738845                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12038899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12038899                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12038899                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12038899                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12038899                       # number of overall hits
system.cpu2.icache.overall_hits::total       12038899                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2821166                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2821166                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2821166                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2821166                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2821166                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2821166                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12038915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12038915                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12038915                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12038915                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12038915                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12038915                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 176322.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 176322.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 176322.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 176322.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 176322.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 176322.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2653766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2653766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2653766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2653766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2653766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2653766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165860.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165860.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165860.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165860.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165860.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165860.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34013                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163977240                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34269                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4785.002189                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.448231                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.551769                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904095                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095905                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9364916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9364916                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7347446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7347446                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17781                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17781                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17750                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16712362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16712362                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16712362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16712362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87423                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87423                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87423                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87423                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87423                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87423                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8137552732                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8137552732                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8137552732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8137552732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8137552732                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8137552732                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9452339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9452339                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7347446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7347446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17750                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16799785                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16799785                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16799785                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16799785                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009249                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 93082.515265                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93082.515265                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93082.515265                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93082.515265                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93082.515265                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93082.515265                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7989                       # number of writebacks
system.cpu2.dcache.writebacks::total             7989                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53410                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53410                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53410                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53410                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53410                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34013                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34013                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34013                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2881953545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2881953545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2881953545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2881953545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2881953545                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2881953545                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003598                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002025                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002025                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84730.942434                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84730.942434                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84730.942434                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84730.942434                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84730.942434                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84730.942434                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997014                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015362209                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059558.233266                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997014                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12049942                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12049942                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12049942                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12049942                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12049942                       # number of overall hits
system.cpu3.icache.overall_hits::total       12049942                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2813135                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2813135                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2813135                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2813135                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2813135                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2813135                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12049961                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12049961                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12049961                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12049961                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12049961                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12049961                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 148059.736842                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 148059.736842                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 148059.736842                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 148059.736842                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 148059.736842                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 148059.736842                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2060888                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2060888                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2060888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2060888                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2060888                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2060888                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158529.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158529.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158529.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158529.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158529.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158529.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51887                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172158285                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52143                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3301.656694                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.217551                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.782449                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911006                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088994                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8470557                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8470557                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7095544                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7095544                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17278                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17278                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16462                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16462                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15566101                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15566101                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15566101                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15566101                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       146269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       146269                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2845                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2845                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       149114                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        149114                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       149114                       # number of overall misses
system.cpu3.dcache.overall_misses::total       149114                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15280701509                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15280701509                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    412711504                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    412711504                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15693413013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15693413013                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15693413013                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15693413013                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8616826                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8616826                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7098389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7098389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16462                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15715215                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15715215                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15715215                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15715215                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016975                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009489                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009489                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009489                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 104469.856969                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104469.856969                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 145065.555009                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 145065.555009                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105244.396992                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105244.396992                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105244.396992                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105244.396992                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       264681                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        88227                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23462                       # number of writebacks
system.cpu3.dcache.writebacks::total            23462                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        94386                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        94386                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2841                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2841                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        97227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        97227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        97227                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        97227                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51883                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51883                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51887                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51887                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4474549044                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4474549044                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       636703                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       636703                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4475185747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4475185747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4475185747                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4475185747                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003302                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003302                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003302                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003302                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86243.066978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86243.066978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 159175.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 159175.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86248.689402                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86248.689402                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86248.689402                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86248.689402                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
