{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 17:42:16 2019 " "Info: Processing started: Mon Nov 25 17:42:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Alu:Alu1\|A\[1\] register Alu:Alu1\|AO\[6\] 158.6 MHz 6.305 ns Internal " "Info: Clock \"clock\" has Internal fmax of 158.6 MHz between source register \"Alu:Alu1\|A\[1\]\" and destination register \"Alu:Alu1\|AO\[6\]\" (period= 6.305 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.066 ns + Longest register register " "Info: + Longest register to register delay is 6.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Alu:Alu1\|A\[1\] 1 REG LCFF_X27_Y21_N11 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N11; Fanout = 19; REG Node = 'Alu:Alu1\|A\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Alu:Alu1|A[1] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(3.049 ns) 3.898 ns Alu:Alu1\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_mult1~DATAOUT6 2 COMB DSPMULT_X28_Y21_N0 1 " "Info: 2: + IC(0.849 ns) + CELL(3.049 ns) = 3.898 ns; Loc. = DSPMULT_X28_Y21_N0; Fanout = 1; COMB Node = 'Alu:Alu1\|lpm_mult:Mult0\|mult_cs01:auto_generated\|mac_mult1~DATAOUT6'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.898 ns" { Alu:Alu1|A[1] Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 } "NODE_NAME" } } { "db/mult_cs01.tdf" "" { Text "H:/DigitalProgrammingLab5/db/mult_cs01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 4.202 ns Alu:Alu1\|lpm_mult:Mult0\|mult_cs01:auto_generated\|result\[6\] 3 COMB DSPOUT_X28_Y21_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 4.202 ns; Loc. = DSPOUT_X28_Y21_N2; Fanout = 1; COMB Node = 'Alu:Alu1\|lpm_mult:Mult0\|mult_cs01:auto_generated\|result\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] } "NODE_NAME" } } { "db/mult_cs01.tdf" "" { Text "H:/DigitalProgrammingLab5/db/mult_cs01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.322 ns) 5.304 ns Alu:Alu1\|Mux1~172 4 COMB LCCOMB_X26_Y21_N14 1 " "Info: 4: + IC(0.780 ns) + CELL(0.322 ns) = 5.304 ns; Loc. = LCCOMB_X26_Y21_N14; Fanout = 1; COMB Node = 'Alu:Alu1\|Mux1~172'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] Alu:Alu1|Mux1~172 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.178 ns) 5.970 ns Alu:Alu1\|Mux1~173 5 COMB LCCOMB_X27_Y21_N28 1 " "Info: 5: + IC(0.488 ns) + CELL(0.178 ns) = 5.970 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'Alu:Alu1\|Mux1~173'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { Alu:Alu1|Mux1~172 Alu:Alu1|Mux1~173 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.066 ns Alu:Alu1\|AO\[6\] 6 REG LCFF_X27_Y21_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 6.066 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'Alu:Alu1\|AO\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Alu:Alu1|Mux1~173 Alu:Alu1|AO[6] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.949 ns ( 65.10 % ) " "Info: Total cell delay = 3.949 ns ( 65.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 34.90 % ) " "Info: Total interconnect delay = 2.117 ns ( 34.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.066 ns" { Alu:Alu1|A[1] Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] Alu:Alu1|Mux1~172 Alu:Alu1|Mux1~173 Alu:Alu1|AO[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.066 ns" { Alu:Alu1|A[1] Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] Alu:Alu1|Mux1~172 Alu:Alu1|Mux1~173 Alu:Alu1|AO[6] } { 0.000ns 0.849ns 0.000ns 0.780ns 0.488ns 0.000ns } { 0.000ns 3.049ns 0.304ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.841 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 112 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 112; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns Alu:Alu1\|AO\[6\] 3 REG LCFF_X27_Y21_N29 2 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'Alu:Alu1\|AO\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl Alu:Alu1|AO[6] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|AO[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|AO[6] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.841 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 112 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 112; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns Alu:Alu1\|A\[1\] 3 REG LCFF_X27_Y21_N11 19 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y21_N11; Fanout = 19; REG Node = 'Alu:Alu1\|A\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl Alu:Alu1|A[1] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|A[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|A[1] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|AO[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|AO[6] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|A[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|A[1] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.066 ns" { Alu:Alu1|A[1] Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] Alu:Alu1|Mux1~172 Alu:Alu1|Mux1~173 Alu:Alu1|AO[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.066 ns" { Alu:Alu1|A[1] Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6 Alu:Alu1|lpm_mult:Mult0|mult_cs01:auto_generated|result[6] Alu:Alu1|Mux1~172 Alu:Alu1|Mux1~173 Alu:Alu1|AO[6] } { 0.000ns 0.849ns 0.000ns 0.780ns 0.488ns 0.000ns } { 0.000ns 3.049ns 0.304ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|AO[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|AO[6] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Alu:Alu1|A[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Alu:Alu1|A[1] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Alu:Alu1\|AO\[5\] ALUop\[0\] clock 8.826 ns register " "Info: tsu for register \"Alu:Alu1\|AO\[5\]\" (data pin = \"ALUop\[0\]\", clock pin = \"clock\") is 8.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.708 ns + Longest pin register " "Info: + Longest pin to register delay is 11.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns ALUop\[0\] 1 PIN PIN_B10 21 " "Info: 1: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = PIN_B10; Fanout = 21; PIN Node = 'ALUop\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.547 ns) + CELL(0.545 ns) 7.915 ns Alu:Alu1\|Add0~649 2 COMB LCCOMB_X26_Y21_N24 2 " "Info: 2: + IC(6.547 ns) + CELL(0.545 ns) = 7.915 ns; Loc. = LCCOMB_X26_Y21_N24; Fanout = 2; COMB Node = 'Alu:Alu1\|Add0~649'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { ALUop[0] Alu:Alu1|Add0~649 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.620 ns) 9.704 ns Alu:Alu1\|Add0~651 3 COMB LCCOMB_X27_Y21_N14 2 " "Info: 3: + IC(1.169 ns) + CELL(0.620 ns) = 9.704 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 2; COMB Node = 'Alu:Alu1\|Add0~651'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { Alu:Alu1|Add0~649 Alu:Alu1|Add0~651 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.784 ns Alu:Alu1\|Add0~654 4 COMB LCCOMB_X27_Y21_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.784 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 2; COMB Node = 'Alu:Alu1\|Add0~654'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Alu:Alu1|Add0~651 Alu:Alu1|Add0~654 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.242 ns Alu:Alu1\|Add0~656 5 COMB LCCOMB_X27_Y21_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 10.242 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 1; COMB Node = 'Alu:Alu1\|Add0~656'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Alu:Alu1|Add0~654 Alu:Alu1|Add0~656 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.545 ns) 11.612 ns Alu:Alu1\|Mux2~173 6 COMB LCCOMB_X29_Y21_N0 1 " "Info: 6: + IC(0.825 ns) + CELL(0.545 ns) = 11.612 ns; Loc. = LCCOMB_X29_Y21_N0; Fanout = 1; COMB Node = 'Alu:Alu1\|Mux2~173'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { Alu:Alu1|Add0~656 Alu:Alu1|Mux2~173 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.708 ns Alu:Alu1\|AO\[5\] 7 REG LCFF_X29_Y21_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 11.708 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 2; REG Node = 'Alu:Alu1\|AO\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Alu:Alu1|Mux2~173 Alu:Alu1|AO[5] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.167 ns ( 27.05 % ) " "Info: Total cell delay = 3.167 ns ( 27.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.541 ns ( 72.95 % ) " "Info: Total interconnect delay = 8.541 ns ( 72.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.708 ns" { ALUop[0] Alu:Alu1|Add0~649 Alu:Alu1|Add0~651 Alu:Alu1|Add0~654 Alu:Alu1|Add0~656 Alu:Alu1|Mux2~173 Alu:Alu1|AO[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "11.708 ns" { ALUop[0] ALUop[0]~combout Alu:Alu1|Add0~649 Alu:Alu1|Add0~651 Alu:Alu1|Add0~654 Alu:Alu1|Add0~656 Alu:Alu1|Mux2~173 Alu:Alu1|AO[5] } { 0.000ns 0.000ns 6.547ns 1.169ns 0.000ns 0.000ns 0.825ns 0.000ns } { 0.000ns 0.823ns 0.545ns 0.620ns 0.080ns 0.458ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 112 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 112; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns Alu:Alu1\|AO\[5\] 3 REG LCFF_X29_Y21_N1 2 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 2; REG Node = 'Alu:Alu1\|AO\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clock~clkctrl Alu:Alu1|AO[5] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl Alu:Alu1|AO[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock clock~combout clock~clkctrl Alu:Alu1|AO[5] } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.708 ns" { ALUop[0] Alu:Alu1|Add0~649 Alu:Alu1|Add0~651 Alu:Alu1|Add0~654 Alu:Alu1|Add0~656 Alu:Alu1|Mux2~173 Alu:Alu1|AO[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "11.708 ns" { ALUop[0] ALUop[0]~combout Alu:Alu1|Add0~649 Alu:Alu1|Add0~651 Alu:Alu1|Add0~654 Alu:Alu1|Add0~656 Alu:Alu1|Mux2~173 Alu:Alu1|AO[5] } { 0.000ns 0.000ns 6.547ns 1.169ns 0.000ns 0.000ns 0.825ns 0.000ns } { 0.000ns 0.823ns 0.545ns 0.620ns 0.080ns 0.458ns 0.545ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl Alu:Alu1|AO[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock clock~combout clock~clkctrl Alu:Alu1|AO[5] } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Register_out\[0\] Reg:Reg1\|DataOut\[0\] 9.547 ns register " "Info: tco from clock \"clock\" to destination pin \"Register_out\[0\]\" through register \"Reg:Reg1\|DataOut\[0\]\" is 9.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 112 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 112; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns Reg:Reg1\|DataOut\[0\] 3 REG LCFF_X32_Y23_N29 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl Reg:Reg1|DataOut[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl Reg:Reg1|DataOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[0] } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.413 ns + Longest register pin " "Info: + Longest register to pin delay is 6.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:Reg1\|DataOut\[0\] 1 REG LCFF_X32_Y23_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:Reg1|DataOut[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.553 ns) + CELL(2.860 ns) 6.413 ns Register_out\[0\] 2 PIN PIN_D1 0 " "Info: 2: + IC(3.553 ns) + CELL(2.860 ns) = 6.413 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'Register_out\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { Reg:Reg1|DataOut[0] Register_out[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 44.60 % ) " "Info: Total cell delay = 2.860 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.553 ns ( 55.40 % ) " "Info: Total interconnect delay = 3.553 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { Reg:Reg1|DataOut[0] Register_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { Reg:Reg1|DataOut[0] Register_out[0] } { 0.000ns 3.553ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl Reg:Reg1|DataOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[0] } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { Reg:Reg1|DataOut[0] Register_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { Reg:Reg1|DataOut[0] Register_out[0] } { 0.000ns 3.553ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Mux:Mux1\|muxOut\[0\] BS\[1\] clock -3.822 ns register " "Info: th for register \"Mux:Mux1\|muxOut\[0\]\" (data pin = \"BS\[1\]\", clock pin = \"clock\") is -3.822 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.841 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 112 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 112; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns Mux:Mux1\|muxOut\[0\] 3 REG LCFF_X26_Y21_N17 12 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X26_Y21_N17; Fanout = 12; REG Node = 'Mux:Mux1\|muxOut\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Mux:Mux1|muxOut[0] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.949 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns BS\[1\] 1 PIN PIN_E11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_E11; Fanout = 8; PIN Node = 'BS\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[1] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.698 ns) + CELL(0.322 ns) 6.853 ns Mux:Mux1\|Mux7~165 2 COMB LCCOMB_X26_Y21_N16 1 " "Info: 2: + IC(5.698 ns) + CELL(0.322 ns) = 6.853 ns; Loc. = LCCOMB_X26_Y21_N16; Fanout = 1; COMB Node = 'Mux:Mux1\|Mux7~165'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.020 ns" { BS[1] Mux:Mux1|Mux7~165 } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.949 ns Mux:Mux1\|muxOut\[0\] 3 REG LCFF_X26_Y21_N17 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.949 ns; Loc. = LCFF_X26_Y21_N17; Fanout = 12; REG Node = 'Mux:Mux1\|muxOut\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux:Mux1|Mux7~165 Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "Lab5.v" "" { Text "H:/DigitalProgrammingLab5/Lab5.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 18.00 % ) " "Info: Total cell delay = 1.251 ns ( 18.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.698 ns ( 82.00 % ) " "Info: Total interconnect delay = 5.698 ns ( 82.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { BS[1] Mux:Mux1|Mux7~165 Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { BS[1] BS[1]~combout Mux:Mux1|Mux7~165 Mux:Mux1|muxOut[0] } { 0.000ns 0.000ns 5.698ns 0.000ns } { 0.000ns 0.833ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock clock~combout clock~clkctrl Mux:Mux1|muxOut[0] } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { BS[1] Mux:Mux1|Mux7~165 Mux:Mux1|muxOut[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.949 ns" { BS[1] BS[1]~combout Mux:Mux1|Mux7~165 Mux:Mux1|muxOut[0] } { 0.000ns 0.000ns 5.698ns 0.000ns } { 0.000ns 0.833ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Allocated 233 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 17:42:17 2019 " "Info: Processing ended: Mon Nov 25 17:42:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
