============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:51:33 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8087 instances
RUN-0007 : 5969 luts, 1897 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8512 nets
RUN-1001 : 4681 nets have 2 pins
RUN-1001 : 2759 nets have [3 - 5] pins
RUN-1001 : 585 nets have [6 - 10] pins
RUN-1001 : 256 nets have [11 - 20] pins
RUN-1001 : 226 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     553     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8085 instances, 5969 luts, 1897 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06267e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8085.
PHY-3001 : Level 1 #clusters 1002.
PHY-3001 : End clustering;  0.077579s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 589343, overlap = 311.344
PHY-3002 : Step(2): len = 514755, overlap = 345.625
PHY-3002 : Step(3): len = 355652, overlap = 447.406
PHY-3002 : Step(4): len = 309532, overlap = 493.875
PHY-3002 : Step(5): len = 246086, overlap = 559.812
PHY-3002 : Step(6): len = 220376, overlap = 600.031
PHY-3002 : Step(7): len = 180795, overlap = 642.469
PHY-3002 : Step(8): len = 160489, overlap = 661.219
PHY-3002 : Step(9): len = 135230, overlap = 693.719
PHY-3002 : Step(10): len = 122933, overlap = 707.594
PHY-3002 : Step(11): len = 110514, overlap = 725.625
PHY-3002 : Step(12): len = 99424.7, overlap = 739.656
PHY-3002 : Step(13): len = 94665.8, overlap = 751.656
PHY-3002 : Step(14): len = 87894.9, overlap = 772.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.76469e-07
PHY-3002 : Step(15): len = 101694, overlap = 752.75
PHY-3002 : Step(16): len = 128478, overlap = 730.969
PHY-3002 : Step(17): len = 129360, overlap = 669.375
PHY-3002 : Step(18): len = 134938, overlap = 651.844
PHY-3002 : Step(19): len = 133525, overlap = 625.469
PHY-3002 : Step(20): len = 136269, overlap = 611.125
PHY-3002 : Step(21): len = 134040, overlap = 611.938
PHY-3002 : Step(22): len = 134796, overlap = 602.156
PHY-3002 : Step(23): len = 133794, overlap = 615.812
PHY-3002 : Step(24): len = 131688, overlap = 617.188
PHY-3002 : Step(25): len = 129753, overlap = 618.719
PHY-3002 : Step(26): len = 128546, overlap = 626.562
PHY-3002 : Step(27): len = 127391, overlap = 628.938
PHY-3002 : Step(28): len = 126255, overlap = 618.812
PHY-3002 : Step(29): len = 125211, overlap = 627.844
PHY-3002 : Step(30): len = 124686, overlap = 623.438
PHY-3002 : Step(31): len = 124100, overlap = 625.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35294e-06
PHY-3002 : Step(32): len = 139805, overlap = 612.875
PHY-3002 : Step(33): len = 146642, overlap = 598.125
PHY-3002 : Step(34): len = 147994, overlap = 583.969
PHY-3002 : Step(35): len = 147998, overlap = 585.156
PHY-3002 : Step(36): len = 147081, overlap = 593.469
PHY-3002 : Step(37): len = 146581, overlap = 592.844
PHY-3002 : Step(38): len = 145384, overlap = 594.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.70588e-06
PHY-3002 : Step(39): len = 160555, overlap = 567.031
PHY-3002 : Step(40): len = 167233, overlap = 515.438
PHY-3002 : Step(41): len = 169845, overlap = 485.594
PHY-3002 : Step(42): len = 170825, overlap = 475.625
PHY-3002 : Step(43): len = 171947, overlap = 462.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.41175e-06
PHY-3002 : Step(44): len = 193794, overlap = 423.5
PHY-3002 : Step(45): len = 207243, overlap = 406.219
PHY-3002 : Step(46): len = 211298, overlap = 368.719
PHY-3002 : Step(47): len = 212688, overlap = 352.219
PHY-3002 : Step(48): len = 211838, overlap = 346.406
PHY-3002 : Step(49): len = 210474, overlap = 347.281
PHY-3002 : Step(50): len = 207917, overlap = 353.469
PHY-3002 : Step(51): len = 206531, overlap = 363.25
PHY-3002 : Step(52): len = 206140, overlap = 367.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.08235e-05
PHY-3002 : Step(53): len = 226728, overlap = 314.031
PHY-3002 : Step(54): len = 240504, overlap = 294.344
PHY-3002 : Step(55): len = 247424, overlap = 276.156
PHY-3002 : Step(56): len = 249849, overlap = 257.5
PHY-3002 : Step(57): len = 249129, overlap = 254.156
PHY-3002 : Step(58): len = 248044, overlap = 256.906
PHY-3002 : Step(59): len = 246711, overlap = 256.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.13693e-05
PHY-3002 : Step(60): len = 267491, overlap = 229.031
PHY-3002 : Step(61): len = 282741, overlap = 194.719
PHY-3002 : Step(62): len = 289600, overlap = 186.938
PHY-3002 : Step(63): len = 290142, overlap = 184.125
PHY-3002 : Step(64): len = 289254, overlap = 172.688
PHY-3002 : Step(65): len = 289068, overlap = 170.375
PHY-3002 : Step(66): len = 288486, overlap = 165.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.12055e-05
PHY-3002 : Step(67): len = 303946, overlap = 162.438
PHY-3002 : Step(68): len = 321030, overlap = 164.875
PHY-3002 : Step(69): len = 326392, overlap = 157.188
PHY-3002 : Step(70): len = 327587, overlap = 152.781
PHY-3002 : Step(71): len = 327660, overlap = 145.031
PHY-3002 : Step(72): len = 327327, overlap = 144.906
PHY-3002 : Step(73): len = 326738, overlap = 145.438
PHY-3002 : Step(74): len = 326662, overlap = 147.781
PHY-3002 : Step(75): len = 326849, overlap = 153.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 8.1131e-05
PHY-3002 : Step(76): len = 336670, overlap = 142.875
PHY-3002 : Step(77): len = 355394, overlap = 136.812
PHY-3002 : Step(78): len = 361203, overlap = 140.562
PHY-3002 : Step(79): len = 362965, overlap = 126.375
PHY-3002 : Step(80): len = 364216, overlap = 127.188
PHY-3002 : Step(81): len = 365567, overlap = 127.094
PHY-3002 : Step(82): len = 366121, overlap = 124.219
PHY-3002 : Step(83): len = 366344, overlap = 122.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000151661
PHY-3002 : Step(84): len = 371983, overlap = 121.344
PHY-3002 : Step(85): len = 384225, overlap = 119.719
PHY-3002 : Step(86): len = 387086, overlap = 122.219
PHY-3002 : Step(87): len = 387439, overlap = 121.094
PHY-3002 : Step(88): len = 388631, overlap = 113.344
PHY-3002 : Step(89): len = 390604, overlap = 114.156
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8512.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 547224, over cnt = 1055(2%), over = 5920, worst = 29
PHY-1001 : End global iterations;  0.327695s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (33.4%)

PHY-1001 : Congestion index: top1 = 81.81, top5 = 61.71, top10 = 51.24, top15 = 44.63.
PHY-3001 : End congestion estimation;  0.425709s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (33.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.73291e-05
PHY-3002 : Step(90): len = 468262, overlap = 13.8438
PHY-3002 : Step(91): len = 472200, overlap = 8.28125
PHY-3002 : Step(92): len = 437061, overlap = 8.625
PHY-3002 : Step(93): len = 425605, overlap = 8.90625
PHY-3002 : Step(94): len = 416076, overlap = 9.34375
PHY-3002 : Step(95): len = 407583, overlap = 8.625
PHY-3002 : Step(96): len = 407545, overlap = 9.15625
PHY-3002 : Step(97): len = 404542, overlap = 8.09375
PHY-3002 : Step(98): len = 400801, overlap = 8.53125
PHY-3002 : Step(99): len = 400155, overlap = 8.46875
PHY-3002 : Step(100): len = 399261, overlap = 9.15625
PHY-3002 : Step(101): len = 399319, overlap = 8.9375
PHY-3002 : Step(102): len = 398714, overlap = 9.96875
PHY-3002 : Step(103): len = 399249, overlap = 9.4375
PHY-3002 : Step(104): len = 398262, overlap = 9.34375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114658
PHY-3002 : Step(105): len = 412704, overlap = 6.25
PHY-3002 : Step(106): len = 418014, overlap = 4.25
PHY-3002 : Step(107): len = 424984, overlap = 3.125
PHY-3002 : Step(108): len = 424686, overlap = 2.75
PHY-3002 : Step(109): len = 425943, overlap = 3.25
PHY-3002 : Step(110): len = 426909, overlap = 3
PHY-3002 : Step(111): len = 427927, overlap = 3.625
PHY-3002 : Step(112): len = 429530, overlap = 3.6875
PHY-3002 : Step(113): len = 428568, overlap = 3.875
PHY-3002 : Step(114): len = 427178, overlap = 4.0625
PHY-3002 : Step(115): len = 427853, overlap = 5.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222797
PHY-3002 : Step(116): len = 437249, overlap = 6.15625
PHY-3002 : Step(117): len = 443379, overlap = 6.09375
PHY-3002 : Step(118): len = 448258, overlap = 5.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000445594
PHY-3002 : Step(119): len = 452853, overlap = 4.21875
PHY-3002 : Step(120): len = 457409, overlap = 5.0625
PHY-3002 : Step(121): len = 467470, overlap = 6
PHY-3002 : Step(122): len = 470933, overlap = 6.46875
PHY-3002 : Step(123): len = 471744, overlap = 7.125
PHY-3002 : Step(124): len = 468102, overlap = 6.65625
PHY-3002 : Step(125): len = 465761, overlap = 5.3125
PHY-3002 : Step(126): len = 466062, overlap = 3.84375
PHY-3002 : Step(127): len = 468167, overlap = 2.96875
PHY-3002 : Step(128): len = 468692, overlap = 3.0625
PHY-3002 : Step(129): len = 467694, overlap = 3.5
PHY-3002 : Step(130): len = 467810, overlap = 3.8125
PHY-3002 : Step(131): len = 467891, overlap = 5.46875
PHY-3002 : Step(132): len = 467751, overlap = 6.59375
PHY-3002 : Step(133): len = 465990, overlap = 7.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000874028
PHY-3002 : Step(134): len = 469286, overlap = 7.15625
PHY-3002 : Step(135): len = 471792, overlap = 7.3125
PHY-3002 : Step(136): len = 474394, overlap = 7.40625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00174806
PHY-3002 : Step(137): len = 475820, overlap = 7.53125
PHY-3002 : Step(138): len = 477344, overlap = 7.28125
PHY-3002 : Step(139): len = 480173, overlap = 7.34375
PHY-3002 : Step(140): len = 481845, overlap = 7.25
PHY-3002 : Step(141): len = 481970, overlap = 6.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22/8512.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 597936, over cnt = 1415(4%), over = 5433, worst = 60
PHY-1001 : End global iterations;  0.451755s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (38.0%)

PHY-1001 : Congestion index: top1 = 67.69, top5 = 51.64, top10 = 44.75, top15 = 40.43.
PHY-3001 : End congestion estimation;  0.575055s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (38.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000153657
PHY-3002 : Step(142): len = 473181, overlap = 17.6562
PHY-3002 : Step(143): len = 470178, overlap = 15.1562
PHY-3002 : Step(144): len = 459859, overlap = 9.3125
PHY-3002 : Step(145): len = 451491, overlap = 6.78125
PHY-3002 : Step(146): len = 444956, overlap = 7.75
PHY-3002 : Step(147): len = 433403, overlap = 11.0938
PHY-3002 : Step(148): len = 428318, overlap = 10.8438
PHY-3002 : Step(149): len = 422854, overlap = 10.5625
PHY-3002 : Step(150): len = 417283, overlap = 14.5625
PHY-3002 : Step(151): len = 414630, overlap = 16.2812
PHY-3002 : Step(152): len = 411016, overlap = 15
PHY-3002 : Step(153): len = 408130, overlap = 16.4688
PHY-3002 : Step(154): len = 406333, overlap = 16.875
PHY-3002 : Step(155): len = 403649, overlap = 20.1562
PHY-3002 : Step(156): len = 402028, overlap = 19.0312
PHY-3002 : Step(157): len = 400491, overlap = 21.2812
PHY-3002 : Step(158): len = 398425, overlap = 20.0938
PHY-3002 : Step(159): len = 396049, overlap = 19.0312
PHY-3002 : Step(160): len = 395659, overlap = 19.875
PHY-3002 : Step(161): len = 393984, overlap = 21.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000307315
PHY-3002 : Step(162): len = 400356, overlap = 16.75
PHY-3002 : Step(163): len = 404182, overlap = 13.625
PHY-3002 : Step(164): len = 410340, overlap = 16.9375
PHY-3002 : Step(165): len = 413225, overlap = 17.875
PHY-3002 : Step(166): len = 414836, overlap = 14.9062
PHY-3002 : Step(167): len = 415456, overlap = 13.9062
PHY-3002 : Step(168): len = 415670, overlap = 14.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000614629
PHY-3002 : Step(169): len = 419422, overlap = 13.3438
PHY-3002 : Step(170): len = 422256, overlap = 11.7188
PHY-3002 : Step(171): len = 426722, overlap = 11.3438
PHY-3002 : Step(172): len = 430760, overlap = 8.90625
PHY-3002 : Step(173): len = 432853, overlap = 9.1875
PHY-3002 : Step(174): len = 432332, overlap = 8.0625
PHY-3002 : Step(175): len = 431660, overlap = 7.9375
PHY-3002 : Step(176): len = 430297, overlap = 8.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0011711
PHY-3002 : Step(177): len = 432827, overlap = 7.59375
PHY-3002 : Step(178): len = 435406, overlap = 7.8125
PHY-3002 : Step(179): len = 437817, overlap = 7.625
PHY-3002 : Step(180): len = 440972, overlap = 8.53125
PHY-3002 : Step(181): len = 444556, overlap = 6.96875
PHY-3002 : Step(182): len = 448612, overlap = 6.78125
PHY-3002 : Step(183): len = 449697, overlap = 6.28125
PHY-3002 : Step(184): len = 450052, overlap = 6.28125
PHY-3002 : Step(185): len = 450170, overlap = 6.59375
PHY-3002 : Step(186): len = 449659, overlap = 7.34375
PHY-3002 : Step(187): len = 449080, overlap = 6.3125
PHY-3002 : Step(188): len = 448626, overlap = 6.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00211677
PHY-3002 : Step(189): len = 449739, overlap = 5.875
PHY-3002 : Step(190): len = 450928, overlap = 4.96875
PHY-3002 : Step(191): len = 452349, overlap = 4.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 93.16 peak overflow 1.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 111/8512.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 583576, over cnt = 1405(3%), over = 4365, worst = 24
PHY-1001 : End global iterations;  0.495860s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 51.29, top5 = 43.56, top10 = 38.89, top15 = 36.00.
PHY-1001 : End incremental global routing;  0.605813s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (56.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38010, tnet num: 8510, tinst num: 8085, tnode num: 44245, tedge num: 61126.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.503229s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (49.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.250933s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (52.5%)

OPT-1001 : Current memory(MB): used = 377, reserve = 353, peak = 377.
OPT-1001 : End physical optimization;  1.306149s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (55.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5969 LUT to BLE ...
SYN-4008 : Packed 5969 LUT and 944 SEQ to BLE.
SYN-4003 : Packing 953 remaining SEQ's ...
SYN-4005 : Packed 896 SEQ with LUT/SLICE
SYN-4006 : 4135 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 6026/6247 primitive instances ...
PHY-3001 : End packing;  0.356814s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (43.8%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3576 instances
RUN-1001 : 1729 mslices, 1728 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7783 nets
RUN-1001 : 3628 nets have 2 pins
RUN-1001 : 2963 nets have [3 - 5] pins
RUN-1001 : 697 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3574 instances, 3457 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 469728, Over = 25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3954/7783.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 605048, over cnt = 1177(3%), over = 2647, worst = 18
PHY-1002 : len = 614624, over cnt = 743(2%), over = 1332, worst = 10
PHY-1002 : len = 622912, over cnt = 255(0%), over = 415, worst = 9
PHY-1002 : len = 625424, over cnt = 128(0%), over = 214, worst = 9
PHY-1002 : len = 626392, over cnt = 52(0%), over = 87, worst = 7
PHY-1001 : End global iterations;  0.727558s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 48.28, top5 = 40.99, top10 = 36.93, top15 = 34.46.
PHY-3001 : End congestion estimation;  0.894063s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (54.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.05412e-05
PHY-3002 : Step(192): len = 450179, overlap = 25.5
PHY-3002 : Step(193): len = 433422, overlap = 45
PHY-3002 : Step(194): len = 423013, overlap = 50.5
PHY-3002 : Step(195): len = 417557, overlap = 45.25
PHY-3002 : Step(196): len = 412963, overlap = 48
PHY-3002 : Step(197): len = 409516, overlap = 54.5
PHY-3002 : Step(198): len = 406969, overlap = 54.5
PHY-3002 : Step(199): len = 404177, overlap = 57.25
PHY-3002 : Step(200): len = 403508, overlap = 57.5
PHY-3002 : Step(201): len = 401129, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.10824e-05
PHY-3002 : Step(202): len = 413918, overlap = 43.25
PHY-3002 : Step(203): len = 422578, overlap = 31.5
PHY-3002 : Step(204): len = 423485, overlap = 33.75
PHY-3002 : Step(205): len = 424187, overlap = 33
PHY-3002 : Step(206): len = 426308, overlap = 29
PHY-3002 : Step(207): len = 426734, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162165
PHY-3002 : Step(208): len = 437424, overlap = 23.75
PHY-3002 : Step(209): len = 449526, overlap = 19
PHY-3002 : Step(210): len = 456196, overlap = 16.5
PHY-3002 : Step(211): len = 456974, overlap = 14.75
PHY-3002 : Step(212): len = 458592, overlap = 14.25
PHY-3002 : Step(213): len = 460126, overlap = 13.25
PHY-3002 : Step(214): len = 460706, overlap = 15
PHY-3002 : Step(215): len = 460050, overlap = 12.5
PHY-3002 : Step(216): len = 460111, overlap = 14.75
PHY-3002 : Step(217): len = 460552, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000320626
PHY-3002 : Step(218): len = 467144, overlap = 13.25
PHY-3002 : Step(219): len = 472786, overlap = 13
PHY-3002 : Step(220): len = 476156, overlap = 11.25
PHY-3002 : Step(221): len = 475869, overlap = 11
PHY-3002 : Step(222): len = 475594, overlap = 11.75
PHY-3002 : Step(223): len = 475250, overlap = 12.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000518979
PHY-3002 : Step(224): len = 479651, overlap = 11.25
PHY-3002 : Step(225): len = 482129, overlap = 11
PHY-3002 : Step(226): len = 485788, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.056004s wall, 0.109375s user + 0.359375s system = 0.468750s CPU (44.4%)

PHY-3001 : Trial Legalized: Len = 503299
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 306/7783.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 625408, over cnt = 1034(2%), over = 1766, worst = 8
PHY-1002 : len = 631192, over cnt = 594(1%), over = 904, worst = 6
PHY-1002 : len = 636824, over cnt = 275(0%), over = 383, worst = 6
PHY-1002 : len = 638704, over cnt = 150(0%), over = 200, worst = 5
PHY-1002 : len = 640616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.856535s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (38.3%)

PHY-1001 : Congestion index: top1 = 48.15, top5 = 42.09, top10 = 38.76, top15 = 36.34.
PHY-3001 : End congestion estimation;  1.029737s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (37.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104449
PHY-3002 : Step(227): len = 475434, overlap = 7.5
PHY-3002 : Step(228): len = 464332, overlap = 10.5
PHY-3002 : Step(229): len = 458826, overlap = 14.75
PHY-3002 : Step(230): len = 454589, overlap = 16.75
PHY-3002 : Step(231): len = 453271, overlap = 18.75
PHY-3002 : Step(232): len = 451212, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208898
PHY-3002 : Step(233): len = 458905, overlap = 15.5
PHY-3002 : Step(234): len = 465061, overlap = 15
PHY-3002 : Step(235): len = 465425, overlap = 12.25
PHY-3002 : Step(236): len = 465144, overlap = 11.75
PHY-3002 : Step(237): len = 465689, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 475161, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017805s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.8%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 475273, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1268/7783.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 604432, over cnt = 1004(2%), over = 1627, worst = 6
PHY-1002 : len = 609144, over cnt = 573(1%), over = 831, worst = 6
PHY-1002 : len = 613184, over cnt = 298(0%), over = 408, worst = 5
PHY-1002 : len = 615136, over cnt = 179(0%), over = 247, worst = 5
PHY-1002 : len = 616568, over cnt = 58(0%), over = 83, worst = 3
PHY-1001 : End global iterations;  0.791326s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (41.5%)

PHY-1001 : Congestion index: top1 = 48.34, top5 = 40.57, top10 = 36.91, top15 = 34.51.
PHY-1001 : End incremental global routing;  0.942740s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (41.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37138, tnet num: 7781, tinst num: 3574, tnode num: 42386, tedge num: 62021.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.685854s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (52.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.795061s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (45.3%)

OPT-1001 : Current memory(MB): used = 408, reserve = 386, peak = 408.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7270/7783.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 616568, over cnt = 58(0%), over = 83, worst = 3
PHY-1002 : len = 616752, over cnt = 18(0%), over = 21, worst = 2
PHY-1002 : len = 616912, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 616936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.235744s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 48.25, top5 = 40.53, top10 = 36.87, top15 = 34.46.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.254853s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (43.7%)

RUN-1003 : finish command "place" in  12.996660s wall, 4.906250s user + 1.000000s system = 5.906250s CPU (45.4%)

RUN-1004 : used memory is 356 MB, reserved memory is 338 MB, peak memory is 416 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3576 instances
RUN-1001 : 1729 mslices, 1728 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7783 nets
RUN-1001 : 3628 nets have 2 pins
RUN-1001 : 2963 nets have [3 - 5] pins
RUN-1001 : 697 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37138, tnet num: 7781, tinst num: 3574, tnode num: 42386, tedge num: 62021.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1729 mslices, 1728 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7781 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3068 clock pins, and constraint 5214 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 594032, over cnt = 1029(2%), over = 1743, worst = 8
PHY-1002 : len = 598816, over cnt = 635(1%), over = 996, worst = 8
PHY-1002 : len = 604872, over cnt = 277(0%), over = 425, worst = 6
PHY-1002 : len = 609176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.746232s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (48.2%)

PHY-1001 : Congestion index: top1 = 48.73, top5 = 40.45, top10 = 36.59, top15 = 34.18.
PHY-1001 : End global routing;  0.913669s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (46.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 465, reserve = 444, peak = 465.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 719, reserve = 703, peak = 719.
PHY-1001 : End build detailed router design. 2.881519s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (42.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 84104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.514289s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (33.4%)

PHY-1001 : Current memory(MB): used = 754, reserve = 739, peak = 754.
PHY-1001 : End phase 1; 0.519100s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (33.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.89139e+06, over cnt = 421(0%), over = 423, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 760, reserve = 744, peak = 760.
PHY-1001 : End initial routed; 21.870218s wall, 10.203125s user + 0.078125s system = 10.281250s CPU (47.0%)

PHY-1001 : Current memory(MB): used = 760, reserve = 744, peak = 760.
PHY-1001 : End phase 2; 21.870256s wall, 10.203125s user + 0.078125s system = 10.281250s CPU (47.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88457e+06, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.564846s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (49.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8844e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.135965s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.88429e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.100100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.88418e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.275352s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.88418e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.385565s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.88415e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.588136s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (21.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.88415e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.705997s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (28.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.88414e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.091422s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (85.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.88405e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.085360s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.88405e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.086889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 96 feed throughs used by 73 nets
PHY-1001 : End commit to database; 1.223762s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (49.8%)

PHY-1001 : Current memory(MB): used = 818, reserve = 804, peak = 818.
PHY-1001 : End phase 3; 4.417182s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (39.6%)

PHY-1003 : Routed, final wirelength = 1.88405e+06
PHY-1001 : Current memory(MB): used = 820, reserve = 807, peak = 820.
PHY-1001 : End export database. 0.025436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  29.929327s wall, 13.406250s user + 0.140625s system = 13.546875s CPU (45.3%)

RUN-1003 : finish command "route" in  31.862599s wall, 14.312500s user + 0.156250s system = 14.468750s CPU (45.4%)

RUN-1004 : used memory is 696 MB, reserved memory is 694 MB, peak memory is 820 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6620   out of  19600   33.78%
#reg                     1897   out of  19600    9.68%
#le                      6677
  #lut only              4780   out of   6677   71.59%
  #reg only                57   out of   6677    0.85%
  #lut&reg               1840   out of   6677   27.56%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1460
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           74
#3        clk_dup_1                         GeneralRouting     io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         G1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT         J4        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        C16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         G3        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT        T15        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT         T8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT        A13        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        L14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         K6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        M16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         F4        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT        R14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT        K12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        L13        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        F14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         M2        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        H11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT         E1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        L16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT         F2        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         P1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        E11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        T12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT        H13        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT        P15        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        T14        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT         F5        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT         L3        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT        N14        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT        R16        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        E15        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6677   |6518    |102     |1953    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6626   |6483    |93      |1865    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |16     |16      |0       |12      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |48     |48      |0       |29      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |120    |120     |0       |47      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |47     |24      |9       |31      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5785   |5689    |65      |1420    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5785   |5689    |65      |1420    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |195    |195     |0       |121     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |10     |10      |0       |10      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |185    |185     |0       |111     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |241    |224     |12      |145     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |205    |188     |12      |111     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |36     |36      |0       |34      |0       |0       |
|    dtcm_u0                       |dtcm                    |39     |39      |0       |10      |32      |0       |
|    itcm_u0                       |itcm                    |49     |49      |0       |10      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |76     |69      |7       |35      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |76     |69      |7       |35      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |24     |17      |7       |2       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |50     |50      |0       |31      |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3564  
    #2         2       1863  
    #3         3       612   
    #4         4       488   
    #5        5-10     733   
    #6       11-50     427   
    #7       51-100     27   
    #8        >500      1    
  Average     3.60           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.254002s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (74.8%)

RUN-1004 : used memory is 703 MB, reserved memory is 705 MB, peak memory is 820 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3574
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7783, pip num: 106190
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 96
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3171 valid insts, and 278700 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  8.483707s wall, 72.406250s user + 0.187500s system = 72.593750s CPU (855.7%)

RUN-1004 : used memory is 707 MB, reserved memory is 702 MB, peak memory is 908 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_135133.log"
