

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'
================================================================
* Date:           Fri May 24 13:18:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.178 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_6  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     310|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     310|    939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U25  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_fu_253_p2               |         +|   0|  0|   14|           9|           8|
    |add_ln42_fu_183_p2                |         +|   0|  0|   38|          31|           1|
    |result_2_fu_290_p2                |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_267_p2                |         -|   0|  0|   15|           7|           8|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln42_fu_177_p2               |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln43_fu_201_p2               |      icmp|   0|  0|   38|          31|           2|
    |icmp_ln45_fu_311_p2               |      icmp|   0|  0|   31|          24|           1|
    |lshr_ln18_fu_367_p2               |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |or_ln45_fu_334_p2                 |        or|   0|  0|    2|           1|           1|
    |result_fu_295_p3                  |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_277_p3             |    select|   0|  0|    9|           1|           9|
    |select_ln45_1_fu_327_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln45_fu_339_p3             |    select|   0|  0|    8|           1|           8|
    |val_1_fu_399_p3                   |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_373_p2                |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  793|         304|         332|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_155  |  14|          3|    8|         24|
    |ap_sig_allocacmp_ch_1                          |   9|          2|   31|         62|
    |ch_fu_102                                      |   9|          2|   31|         62|
    |input_r_blk_n_R                                |   9|          2|    1|          2|
    |output_r_blk_n_W                               |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  68|         15|   74|        156|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ch_fu_102                                      |  31|   0|   31|          0|
    |icmp_ln42_reg_413                              |   1|   0|    1|          0|
    |icmp_ln43_reg_427                              |   1|   0|    1|          0|
    |icmp_ln45_reg_462                              |   1|   0|    1|          0|
    |input_r_addr_read_reg_451                      |   8|   0|    8|          0|
    |result_reg_456                                 |  32|   0|   32|          0|
    |select_ln18_reg_446                            |   9|   0|    9|          0|
    |tmp_reg_441                                    |   1|   0|    1|          0|
    |trunc_ln342_reg_436                            |  23|   0|   23|          0|
    |val_1_reg_473                                  |  32|   0|   32|          0|
    |xs_sign_reg_431                                |   1|   0|    1|          0|
    |xs_sign_reg_431_pp0_iter1_reg                  |   1|   0|    1|          0|
    |icmp_ln42_reg_413                              |  64|  32|    1|          0|
    |icmp_ln43_reg_427                              |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 310|  64|  184|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|   32|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WDATA      |  out|    8|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|   32|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RDATA      |   in|    8|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RFIFONUM   |   in|   11|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|   32|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WDATA     |  out|    8|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|   32|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RDATA     |   in|    8|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RFIFONUM  |   in|   11|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|                                   output_r|       pointer|
|channels                 |   in|   32|     ap_none|                                   channels|        scalar|
|sum_0_5                  |   in|   32|     ap_none|                                    sum_0_5|        scalar|
|sum_1_5                  |   in|   32|     ap_none|                                    sum_1_5|        scalar|
|sum_2_5                  |   in|   32|     ap_none|                                    sum_2_5|        scalar|
|output_r_offset          |   in|   64|     ap_none|                            output_r_offset|        scalar|
|add_ln26_1               |   in|   64|     ap_none|                                 add_ln26_1|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

