{"meta":{"title":"Jachin","subtitle":"Impossible is I’m possible!!!","description":"openwrt  嵌入式  学习总结  思考感悟  知识管理","author":"PN结","url":"https://ygcaicn.github.io"},"pages":[{"title":"","date":"2017-07-26T16:55:17.041Z","updated":"2017-07-26T16:55:17.041Z","comments":true,"path":"dmflz113z8l5eshh4.html","permalink":"https://ygcaicn.github.io/dmflz113z8l5eshh4.html","excerpt":"","text":"dailymotion-domain-verification=dmflz113z8l5eshh4","raw":null,"content":null},{"title":"关于我以及本博客","date":"2016-10-15T18:57:20.000Z","updated":"2017-11-11T18:41:41.766Z","comments":true,"path":"about/index.html","permalink":"https://ygcaicn.github.io/about/index.html","excerpt":"\n现状\n山东大学 控制科学与工程研究生\n中国矿业大学（物理系应用物理学）本科四年级在读生\n基于WIFI的室内定位技术\n恋爱ing\n\n\n","text":"现状 山东大学 控制科学与工程研究生 中国矿业大学（物理系应用物理学）本科四年级在读生 基于WIFI的室内定位技术 恋爱ing 奖项 幼儿园时多次获得小红花 兴趣 跑步（长跑，马拉松） 收藏癖（各种收藏，金石玉玩，代码软件无所不收） 偶尔会无聊（感觉太没意思，不如研究研究代码） 代码（沉浸在代码中会有安静的感觉） 软件（喜欢尝鲜，欢迎推荐） 嵌入式设备（比如STM32、路由器等） 技能 语言类 C/C++，QT python PHP html，css，js python Keil C（Stm32,51）,Linux c 工具类 git MATLAB EDA类Multisim AltiumDesigner 等 Linux 最近ing Qt&amp;PyQt深入学习 智能餐柜项目 超声波定位 硬改路由 科学上网最佳方案 基于STM32+ESP8266的远程温度监控系统 其实现在我是用51 ~ThinkPHP(已经放弃PHP)~ 博客更新日志 2017/10/24 00:26:00 2017年10月24日: 好好珍惜身边的人，因为你不知道意外和明天哪一个会先到来。——【南茜的早晨】 . . . 2017年10月24日：TCP/IP 详解卷I 2017年05月04日：大三学习任务繁重，很久没update了。 2016年10月24日：C++复习，记录 学习笔记 ，估计要持续更新一段时间了。 2016年10月22日：搭建了manyuser的SS和SS panel，记录了Centos7.2的lamp服务器环境搭建 ，防火墙端口管理 2016年10月15日: 配置Next主题，完善主页，About 2016年10月14日: 闲来无事，偶遇hexo，便擦出了火花，此博客诞生了！ Emial:ygcaicn@gmail.com Facebook: Follow me 微信扫一扫找到我：","raw":null,"content":null},{"title":"categories","date":"2017-05-03T11:18:25.785Z","updated":"2017-05-03T11:18:25.785Z","comments":true,"path":"categories/index.html","permalink":"https://ygcaicn.github.io/categories/index.html","excerpt":"","text":"","raw":null,"content":null},{"title":"gallery","date":"2017-05-04T17:59:38.000Z","updated":"2017-05-04T06:35:21.463Z","comments":true,"path":"gallery/index.html","permalink":"https://ygcaicn.github.io/gallery/index.html","excerpt":"","text":"风景合集","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.371Z","comments":true,"path":"gghappybirthday/index.html","permalink":"https://ygcaicn.github.io/gghappybirthday/index.html","excerpt":"","text":"祝鸽鸽生日快乐！ @font-face { font-family: digit; src: url('digital-7_mono.ttf') format(\"truetype\"); } --> $(function(){ $.fn.snow({ minSize: 5, //雪花的最小尺寸 maxSize: 50, //雪花的最大尺寸 newOn: 1500 //雪花出现的频率 这个数值越小雪花越多 }); }); 鸽鸽,我已经相爱了： --From CY /** * 菜芽：今天是2016年3月5日。 * 今天是个特殊的日子，早上起来开始写这个网站。 * 虽然，我不是一个很擅长表达言语的人。 * 但是，我是一个用心的人。 * 鸽鸽，19岁生日快乐！越来越漂亮！ */ Girl u = new Girl(\"gg\"); Boy i = new Boy(\"cy\"); // 今天是一月二十七日。 // 祝鸽鸽生日快乐！ // 这些天，我总是很忙 // 从开学开始都没有好好的陪过你 // 我知道是我不好，搞得你天天并不那么开心 // 没关系，我知道你会理解我的。 // 就像你看到这个网页以后，就不会怪我敲代码了对不对？鸽鸽 // 我告诉你我会比昨天多爱你一点 // 那是因为我并不相信我会爱一个人，会照顾一个人 // 所以，对不…… // 噢不，你说你不需要对不起 // 那就让我学着爱一个人，学着照顾一个人，好不好鸽鸽？ // 不管我们距离有多远 // 当我想到你的时候你就在我身边 // 谢谢你鸽鸽！ // 你老让我夸你，可是我总是嫌弃你又傻又笨 // 都怪我好不好？ // AAL IZZ WELL! // 我爱你 gg 我想你 gg // 你在我心中最美。 我想照顾你 // 你是我今生的唯一！ // 所以我有信心，你会有一天为我生个大胖儿子。 我会 永远 爱你; 一直 爱你 爱你 = 想你 = 你笨 =…… 我非常高兴能认识你 // 这个钟会一直记录着我们相爱的时刻，直到永远！ // -----------来自爱你菜芽！ Copyright &copy;2016 PN结 Allrights reserved.Used with permission. var offsetX = $(\"#loveHeart\").width() / 2; var offsetY = $(\"#loveHeart\").height() / 2 - 55; var together = new Date(); together.setFullYear(2016, 1-1, 1-1); together.setHours(11); together.setMinutes(30); together.setSeconds(0); together.setMilliseconds(0); if (!document.createElement('canvas').getContext) { var msg = document.createElement(\"div\"); msg.id = \"errorMsg\"; msg.innerHTML = \"Your browser doesn't support HTML5!Recommend use Chrome 14+/IE 9+/Firefox 7+/Safari 4+\"; document.body.appendChild(msg); $(\"#code\").css(\"display\", \"none\") $(\"#copyright\").css(\"position\", \"absolute\"); $(\"#copyright\").css(\"bottom\", \"10px\"); document.execCommand(\"stop\"); } else { setTimeout(function () { startHeartAnimation(); }, 5000); timeElapse(together); setInterval(function () { timeElapse(together); }, 500); adjustCodePosition(); $(\"#code\").typewriter(); }","raw":null,"content":null},{"title":"友情链接","date":"2017-05-04T18:55:31.000Z","updated":"2017-05-04T07:13:17.867Z","comments":false,"path":"link/index.html","permalink":"https://ygcaicn.github.io/link/index.html","excerpt":"","text":"YinZi haoakun Hexo","raw":null,"content":null},{"title":"Tags","date":"2016-10-15T05:44:41.000Z","updated":"2017-05-04T04:59:46.097Z","comments":true,"path":"tags/index.html","permalink":"https://ygcaicn.github.io/tags/index.html","excerpt":"","text":"","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.502Z","comments":true,"path":"gghappybirthday/css/default.css","permalink":"https://ygcaicn.github.io/gghappybirthday/css/default.css","excerpt":"","text":"body{margin:0;padding:0;background:#000;font-size:12px;overflow:auto}#mainDiv{width:100%;height:100%}#loveHeart{float:left;width:670px;height:625px}#garden{width:100%;height:100%}#elapseClock{text-align:right;font-size:18px;margin-top:10px;margin-bottom:10px}#words{font-family:\"sans-serif\";width:500px;font-size:24px;color:#666}#messages{display:none}#elapseClock .digit{font-family:\"digit\";font-size:36px}#loveu{padding:5px;font-size:22px;margin-top:80px;margin-right:120px;text-align:right;display:none}#loveu .signature{margin-top:10px;font-size:20px;font-style:italic}#clickSound{display:none}#code{float:left;width:440px;height:400px;color:#333;font-family:\"Consolas\",\"Monaco\",\"Bitstream Vera Sans Mono\",\"Courier New\",\"sans-serif\";font-size:12px}#code .string{color:#2a36ff}#code .keyword{color:#7f0055;font-weight:bold}#code .placeholder{margin-left:15px}#code .space{margin-left:7px}#code .comments{color:#3f7f5f}#copyright{margin-top:20px;text-align:center;width:100%;color:#666}#errorMsg{width:100%;text-align:center;font-size:24px;position:absolute;top:100px;left:0}#copyright a{color:#666}","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.493Z","comments":true,"path":"gghappybirthday/css/default_dev.css","permalink":"https://ygcaicn.github.io/gghappybirthday/css/default_dev.css","excerpt":"","text":"body { margin: 0; padding: 0; background: #FFE4C4; font-size: 16px; overflow: auto; } #mainDiv{ margin:0px auto; width: 100%; } #loveHeart { margin:0px auto; width:100%; height:900px; } #garden { width: 100%; height: 100%; } #elapseClock { text-align: right; font-size: 18px; margin-top: 10px; margin-bottom: 10px; } #words { font-family: \"sans-serif\"; width: 500px; font-size: 24px; color:#666; margin-top: 130px; margin-left: 110px; } #messages{ display: none; } #elapseClock .digit{ font-family: \"digit\"; font-size: 36px; } #loveu{ padding: 5px; font-size: 22px; margin-top: 30px; margin-right: 80px; text-align: right; display: none; } #loveu .signature{ margin-top: 10px; font-size: 20px; width:100%; font-style: italic; } #clickSound{ display:none; } #code { margin-top:20px; margin-left:30px; font-size: 25px; width:100%; height:1200px; color: #333; font-family: \"Consolas\", \"Monaco\", \"Bitstream Vera Sans Mono\", \"Courier New\", \"sans-serif\"; } #code .string{ color: #2a36ff; } #code .keyword{ color: #7f0055; font-weight:bold; } #code .placeholder{ margin-left:15px; } #code .space{ margin-left:7px; } #code .comments{ color: #3f7f5f; } #copyright{ margin-top: 10px; text-align: center; width:100%; color:#666; } #errorMsg{ width: 100%; text-align: center; font-size: 24px; position: absolute; top: 100px; left:0px; } #copyright a{ color:#666; } .Clear{ clear:both; }","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:22.085Z","comments":true,"path":"gghappybirthday/js/functions_dev.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/functions_dev.js","excerpt":"","text":"// variables var $window = $(window), gardenCtx, gardenCanvas, $garden, garden; var clientWidth = $(window).width(); var clientHeight = $(window).height(); $(function () { // setup garden $loveHeart = $(\"#loveHeart\"); var offsetX = $loveHeart.width() / 2; var offsetY = $loveHeart.height() / 2 - 55; $garden = $(\"#garden\"); gardenCanvas = $garden[0]; gardenCanvas.width = $(\"#loveHeart\").width(); gardenCanvas.height = $(\"#loveHeart\").height() gardenCtx = gardenCanvas.getContext(\"2d\"); gardenCtx.globalCompositeOperation = \"lighter\"; garden = new Garden(gardenCtx, gardenCanvas); $(\"#content\").css(\"width\", $loveHeart.width() + $(\"#code\").width()); $(\"#content\").css(\"height\", Math.max($loveHeart.height(), $(\"#code\").height())); $(\"#content\").css(\"margin-top\", Math.max(($window.height() - $(\"#content\").height()) / 2, 10)); $(\"#content\").css(\"margin-left\", Math.max(($window.width() - $(\"#content\").width()) / 2, 10)); // renderLoop setInterval(function () { garden.render(); }, Garden.options.growSpeed); }); $(window).resize(function() { var newWidth = $(window).width(); var newHeight = $(window).height(); if (newWidth != clientWidth && newHeight != clientHeight) { location.replace(location); } }); function getHeartPoint(angle) { var t = angle / Math.PI; var x = 19.5 * (16 * Math.pow(Math.sin(t), 3)); var y = - 20 * (13 * Math.cos(t) - 5 * Math.cos(2 * t) - 2 * Math.cos(3 * t) - Math.cos(4 * t)); return new Array(offsetX + x, offsetY + y); } function startHeartAnimation() { var interval = 50; var angle = 10; var heart = new Array(); var animationTimer = setInterval(function () { var bloom = getHeartPoint(angle); var draw = true; for (var i = 0; i = 30) { clearInterval(animationTimer); showMessages(); } else { angle += 0.2; } }, interval); } (function($) { $.fn.typewriter = function() { this.each(function() { var $ele = $(this), str = $ele.html(), progress = 0; $ele.html(''); var timer = setInterval(function() { var current = str.substr(progress, 1); if (current == '', progress) + 1; } else { progress++; } $ele.html(str.substring(0, progress) + (progress & 1 ? '_' : '')); if (progress >= str.length) { clearInterval(timer); } }, 75); }); return this; }; })(jQuery); function timeElapse(date){ var current = Date(); var seconds = (Date.parse(current) - Date.parse(date)) / 1000; var days = Math.floor(seconds / (3600 * 24)); seconds = seconds % (3600 * 24); var hours = Math.floor(seconds / 3600); if (hours \" + days + \" days \" + hours + \" hours \" + minutes + \" minutes \" + seconds + \" seconds\"; $(\"#elapseClock\").html(result); } function showMessages() { adjustWordsPosition(); $('#messages').fadeIn(5000, function() { showLoveU(); }); } function adjustWordsPosition() { $('#words').css(\"position\", \"absolute\"); $('#words').css(\"top\", $(\"#garden\").position().top + 195); $('#words').css(\"left\", $(\"#garden\").position().left + 70); } function adjustCodePosition() { $('#code').css(\"margin-top\", ($(\"#garden\").height() - $(\"#code\").height()) / 2); } function showLoveU() { $('#loveu').fadeIn(3000); }","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:22.092Z","comments":true,"path":"gghappybirthday/js/garden.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/garden.js","excerpt":"","text":"function Vector(a,b){this.x=a;this.y=b}Vector.prototype={rotate:function(b){var a=this.x;var c=this.y;this.x=Math.cos(b)*a-Math.sin(b)*c;this.y=Math.sin(b)*a+Math.cos(b)*c;return this},mult:function(a){this.x*=a;this.y*=a;return this},clone:function(){return new Vector(this.x,this.y)},length:function(){return Math.sqrt(this.x*this.x+this.y*this.y)},subtract:function(a){this.x-=a.x;this.y-=a.y;return this},set:function(a,b){this.x=a;this.y=b;return this}};function Petal(a,f,b,e,c,d){this.stretchA=a;this.stretchB=f;this.startAngle=b;this.angle=e;this.bloom=d;this.growFactor=c;this.r=1;this.isfinished=false}Petal.prototype={draw:function(){var a=this.bloom.garden.ctx;var e,d,c,b;e=new Vector(0,this.r).rotate(Garden.degrad(this.startAngle));d=e.clone().rotate(Garden.degrad(this.angle));c=e.clone().mult(this.stretchA);b=d.clone().mult(this.stretchB);a.strokeStyle=this.bloom.c;a.beginPath();a.moveTo(e.x,e.y);a.bezierCurveTo(c.x,c.y,b.x,b.y,d.x,d.y);a.stroke()},render:function(){if(this.r","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.983Z","comments":true,"path":"gghappybirthday/js/jq.snow.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/jq.snow.js","excerpt":"","text":"/** * js网页雪花效果jquery插件 * 懒人建站 www.51xuediannao.com 整理 * @see http://workshop.rs */ (function($){ $.fn.snow = function(options){ var $flake = $('').css({'position': 'absolute', 'top': '-50px'}).html('&#10052;'), documentHeight = $(document).height(), documentWidth = $(document).width(), defaults = { minSize : 10, //雪花的最小尺寸 maxSize : 20, //雪花的最大尺寸 newOn : 1000, //雪花出现的频率 flakeColor : \"#FFFFFF\" //懒人建站 www.51xuediannao.com 整理 }, options = $.extend({}, defaults, options); var interval = setInterval( function(){ var startPositionLeft = Math.random() * documentWidth - 100, startOpacity = 0.5 + Math.random(), sizeFlake = options.minSize + Math.random() * options.maxSize, endPositionTop = documentHeight - 40, endPositionLeft = startPositionLeft - 100 + Math.random() * 500, durationFall = documentHeight * 10 + Math.random() * 5000; $flake.clone().appendTo('body').css({ left: startPositionLeft, opacity: startOpacity, 'font-size': sizeFlake, color: options.flakeColor }).animate({ top: endPositionTop, left: endPositionLeft, opacity: 0.2 },durationFall,'linear',function(){ $(this).remove() } ); }, options.newOn); }; })(jQuery);","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.984Z","comments":true,"path":"gghappybirthday/js/garden_dev.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/garden_dev.js","excerpt":"","text":"function Vector(x, y) { this.x = x; this.y = y; }; Vector.prototype = { rotate: function (theta) { var x = this.x; var y = this.y; this.x = Math.cos(theta) * x - Math.sin(theta) * y; this.y = Math.sin(theta) * x + Math.cos(theta) * y; return this; }, mult: function (f) { this.x *= f; this.y *= f; return this; }, clone: function () { return new Vector(this.x, this.y); }, length: function () { return Math.sqrt(this.x * this.x + this.y * this.y); }, subtract: function (v) { this.x -= v.x; this.y -= v.y; return this; }, set: function (x, y) { this.x = x; this.y = y; return this; } }; function Petal(stretchA, stretchB, startAngle, angle, growFactor, bloom) { this.stretchA = stretchA; this.stretchB = stretchB; this.startAngle = startAngle; this.angle = angle; this.bloom = bloom; this.growFactor = growFactor; this.r = 1; this.isfinished = false; //this.tanAngleA = Garden.random(-Garden.degrad(Garden.options.tanAngle), Garden.degrad(Garden.options.tanAngle)); //this.tanAngleB = Garden.random(-Garden.degrad(Garden.options.tanAngle), Garden.degrad(Garden.options.tanAngle)); } Petal.prototype = { draw: function () { var ctx = this.bloom.garden.ctx; var v1, v2, v3, v4; v1 = new Vector(0, this.r).rotate(Garden.degrad(this.startAngle)); v2 = v1.clone().rotate(Garden.degrad(this.angle)); v3 = v1.clone().mult(this.stretchA); //.rotate(this.tanAngleA); v4 = v2.clone().mult(this.stretchB); //.rotate(this.tanAngleB); ctx.strokeStyle = this.bloom.c; ctx.beginPath(); ctx.moveTo(v1.x, v1.y); ctx.bezierCurveTo(v3.x, v3.y, v4.x, v4.y, v2.x, v2.y); ctx.stroke(); }, render: function () { if (this.r","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:22.192Z","comments":true,"path":"gghappybirthday/js/functions.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/functions.js","excerpt":"","text":"var $window=$(window),gardenCtx,gardenCanvas,$garden,garden;var clientWidth=$(window).width();var clientHeight=$(window).height();$(function(){$loveHeart=$(\"#loveHeart\");var a=$loveHeart.width()/2;var b=$loveHeart.height()/2-55;$garden=$(\"#garden\");gardenCanvas=$garden[0];gardenCanvas.width=$(\"#loveHeart\").width();gardenCanvas.height=$(\"#loveHeart\").height();gardenCtx=gardenCanvas.getContext(\"2d\");gardenCtx.globalCompositeOperation=\"lighter\";garden=new Garden(gardenCtx,gardenCanvas);$(\"#content\").css(\"width\",$loveHeart.width()+$(\"#code\").width());$(\"#content\").css(\"height\",Math.max($loveHeart.height(),$(\"#code\").height()));$(\"#content\").css(\"margin-top\",Math.max(($window.height()-$(\"#content\").height())/2,10));$(\"#content\").css(\"margin-left\",Math.max(($window.width()-$(\"#content\").width())/2,10));setInterval(function(){garden.render()},Garden.options.growSpeed)});$(window).resize(function(){var b=$(window).width();var a=$(window).height();if(b!=clientWidth&&a!=clientHeight){location.replace(location)}});function getHeartPoint(c){var b=c/Math.PI;var a=19.5*(16*Math.pow(Math.sin(b),3));var d=-20*(13*Math.cos(b)-5*Math.cos(2*b)-2*Math.cos(3*b)-Math.cos(4*b));return new Array(offsetX+a,offsetY+d)}function startHeartAnimation(){var c=50;var d=10;var b=new Array();var a=setInterval(function(){var h=getHeartPoint(d);var e=true;for(var f=0;f=30){clearInterval(a);showMessages()}else{d+=0.2}},c)}(function(a){a.fn.typewriter=function(){this.each(function(){var d=a(this),c=d.html(),b=0;d.html(\"\");var e=setInterval(function(){var f=c.substr(b,1);if(f==\"\",b)+1}else{b++}d.html(c.substring(0,b)+(b&1?\"_\":\"\"));if(b>=c.length){clearInterval(e)}},75)});return this}})(jQuery);function timeElapse(c){var e=Date();var f=(Date.parse(e)-Date.parse(c))/1000;var g=Math.floor(f/(3600*24));f=f%(3600*24);var b=Math.floor(f/3600);if(b\" +g+' days '+b+' hours '+d+' minutes '+f+\" seconds\";$(\"#elapseClock\").html(a)}function showMessages(){adjustWordsPosition();$(\"#messages\").fadeIn(5000,function(){showLoveU()})}function adjustWordsPosition(){$(\"#words\").css(\"position\",\"absolute\");$(\"#words\").css(\"top\",$(\"#garden\").position().top+195);$(\"#words\").css(\"left\",$(\"#garden\").position().left+70)}function adjustCodePosition(){$(\"#code\").css(\"margin-top\",($(\"#garden\").height()-$(\"#code\").height())/2)}function showLoveU(){$(\"#loveu\").fadeIn(3000)};","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.865Z","comments":true,"path":"gghappybirthday/js/jquery.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/jquery.js","excerpt":"","text":"/*! * jQuery JavaScript Library v1.4.2 * http://jquery.com/ * * Copyright 2010, John Resig * Dual licensed under the MIT or GPL Version 2 licenses. * http://jquery.org/license * * Includes Sizzle.js * http://sizzlejs.com/ * Copyright 2010, The Dojo Foundation * Released under the MIT, BSD, and GPL Licenses. * * Date: Sat Feb 13 22:33:48 2010 -0500 */ (function(A,w){function ma(){if(!c.isReady){try{s.documentElement.doScroll(\"left\")}catch(a){setTimeout(ma,1);return}c.ready()}}function Qa(a,b){b.src?c.ajax({url:b.src,async:false,dataType:\"script\"}):c.globalEval(b.text||b.textContent||b.innerHTML||\"\");b.parentNode&&b.parentNode.removeChild(b)}function X(a,b,d,f,e,j){var i=a.length;if(typeof b===\"object\"){for(var o in b)X(a,o,b[o],f,e,d);return a}if(d!==w){f=!j&&f&&c.isFunction(d);for(o=0;o)[^>]*$|^#([\\w-]+)$/,Ua=/^.[^:#\\[\\.,]*$/,Va=/\\S/, Wa=/^(\\s|\\u00A0)+|(\\s|\\u00A0)+$/g,Xa=/^(?:)?$/,P=navigator.userAgent,xa=false,Q=[],L,$=Object.prototype.toString,aa=Object.prototype.hasOwnProperty,ba=Array.prototype.push,R=Array.prototype.slice,ya=Array.prototype.indexOf;c.fn=c.prototype={init:function(a,b){var d,f;if(!a)return this;if(a.nodeType){this.context=this[0]=a;this.length=1;return this}if(a===\"body\"&&!b){this.context=s;this[0]=s.body;this.selector=\"body\";this.length=1;return this}if(typeof a===\"string\")if((d=Ta.exec(a))&& (d[1]||!b))if(d[1]){f=b?b.ownerDocument||b:s;if(a=Xa.exec(a))if(c.isPlainObject(b)){a=[s.createElement(a[1])];c.fn.attr.call(a,b,true)}else a=[f.createElement(a[1])];else{a=sa([d[1]],[f]);a=(a.cacheable?a.fragment.cloneNode(true):a.fragment).childNodes}return c.merge(this,a)}else{if(b=s.getElementById(d[2])){if(b.id!==d[2])return T.find(a);this.length=1;this[0]=b}this.context=s;this.selector=a;return this}else if(!b&&/^\\w+$/.test(a)){this.selector=a;this.context=s;a=s.getElementsByTagName(a);return c.merge(this, a)}else return!b||b.jquery?(b||T).find(a):c(b).find(a);else if(c.isFunction(a))return T.ready(a);if(a.selector!==w){this.selector=a.selector;this.context=a.context}return c.makeArray(a,this)},selector:\"\",jquery:\"1.4.2\",length:0,size:function(){return this.length},toArray:function(){return R.call(this,0)},get:function(a){return a==null?this.toArray():aa\"; var e=d.getElementsByTagName(\"*\"),j=d.getElementsByTagName(\"a\")[0];if(!(!e||!e.length||!j)){c.support={leadingWhitespace:d.firstChild.nodeType===3,tbody:!d.getElementsByTagName(\"tbody\").length,htmlSerialize:!!d.getElementsByTagName(\"link\").length,style:/red/.test(j.getAttribute(\"style\")),hrefNormalized:j.getAttribute(\"href\")===\"/a\",opacity:/^0.55$/.test(j.style.opacity),cssFloat:!!j.style.cssFloat,checkOn:d.getElementsByTagName(\"input\")[0].value===\"on\",optSelected:s.createElement(\"select\").appendChild(s.createElement(\"option\")).selected, parentNode:d.removeChild(d.appendChild(s.createElement(\"div\"))).parentNode===null,deleteExpando:true,checkClone:false,scriptEval:false,noCloneEvent:true,boxModel:null};b.type=\"text/javascript\";try{b.appendChild(s.createTextNode(\"window.\"+f+\"=1;\"))}catch(i){}a.insertBefore(b,a.firstChild);if(A[f]){c.support.scriptEval=true;delete A[f]}try{delete b.test}catch(o){c.support.deleteExpando=false}a.removeChild(b);if(d.attachEvent&&d.fireEvent){d.attachEvent(\"onclick\",function k(){c.support.noCloneEvent= false;d.detachEvent(\"onclick\",k)});d.cloneNode(true).fireEvent(\"onclick\")}d=s.createElement(\"div\");d.innerHTML=\"\";a=s.createDocumentFragment();a.appendChild(d.firstChild);c.support.checkClone=a.cloneNode(true).cloneNode(true).lastChild.checked;c(function(){var k=s.createElement(\"div\");k.style.width=k.style.paddingLeft=\"1px\";s.body.appendChild(k);c.boxModel=c.support.boxModel=k.offsetWidth===2;s.body.removeChild(k).style.display=\"none\"});a=function(k){var n= s.createElement(\"div\");k=\"on\"+k;var r=k in n;if(!r){n.setAttribute(k,\"return;\");r=typeof n[k]===\"function\"}return r};c.support.submitBubbles=a(\"submit\");c.support.changeBubbles=a(\"change\");a=b=d=e=j=null}})();c.props={\"for\":\"htmlFor\",\"class\":\"className\",readonly:\"readOnly\",maxlength:\"maxLength\",cellspacing:\"cellSpacing\",rowspan:\"rowSpan\",colspan:\"colSpan\",tabindex:\"tabIndex\",usemap:\"useMap\",frameborder:\"frameBorder\"};var G=\"jQuery\"+J(),Ya=0,za={};c.extend({cache:{},expando:G,noData:{embed:true,object:true, applet:true},data:function(a,b,d){if(!(a.nodeName&&c.noData[a.nodeName.toLowerCase()])){a=a==A?za:a;var f=a[G],e=c.cache;if(!f&&typeof b===\"string\"&&d===w)return null;f||(f=++Ya);if(typeof b===\"object\"){a[G]=f;e[f]=c.extend(true,{},b)}else if(!e[f]){a[G]=f;e[f]={}}a=e[f];if(d!==w)a[b]=d;return typeof b===\"string\"?a[b]:a}},removeData:function(a,b){if(!(a.nodeName&&c.noData[a.nodeName.toLowerCase()])){a=a==A?za:a;var d=a[G],f=c.cache,e=f[d];if(b){if(e){delete e[b];c.isEmptyObject(e)&&c.removeData(a)}}else{if(c.support.deleteExpando)delete a[c.expando]; else a.removeAttribute&&a.removeAttribute(c.expando);delete f[d]}}}});c.fn.extend({data:function(a,b){if(typeof a===\"undefined\"&&this.length)return c.data(this[0]);else if(typeof a===\"object\")return this.each(function(){c.data(this,a)});var d=a.split(\".\");d[1]=d[1]?\".\"+d[1]:\"\";if(b===w){var f=this.triggerHandler(\"getData\"+d[1]+\"!\",[d[0]]);if(f===w&&this.length)f=c.data(this[0],a);return f===w&&d[1]?this.data(d[0]):f}else return this.trigger(\"setData\"+d[1]+\"!\",[d[0],b]).each(function(){c.data(this, a,b)})},removeData:function(a){return this.each(function(){c.removeData(this,a)})}});c.extend({queue:function(a,b,d){if(a){b=(b||\"fx\")+\"queue\";var f=c.data(a,b);if(!d)return f||[];if(!f||c.isArray(d))f=c.data(a,b,c.makeArray(d));else f.push(d);return f}},dequeue:function(a,b){b=b||\"fx\";var d=c.queue(a,b),f=d.shift();if(f===\"inprogress\")f=d.shift();if(f){b===\"fx\"&&d.unshift(\"inprogress\");f.call(a,function(){c.dequeue(a,b)})}}});c.fn.extend({queue:function(a,b){if(typeof a!==\"string\"){b=a;a=\"fx\"}if(b=== w)return c.queue(this[0],a);return this.each(function(){var d=c.queue(this,a,b);a===\"fx\"&&d[0]!==\"inprogress\"&&c.dequeue(this,a)})},dequeue:function(a){return this.each(function(){c.dequeue(this,a)})},delay:function(a,b){a=c.fx?c.fx.speeds[a]||a:a;b=b||\"fx\";return this.queue(b,function(){var d=this;setTimeout(function(){c.dequeue(d,b)},a)})},clearQueue:function(a){return this.queue(a||\"fx\",[])}});var Aa=/[\\n\\t]/g,ca=/\\s+/,Za=/\\r/g,$a=/href|src|style/,ab=/(button|input)/i,bb=/(button|input|object|select|textarea)/i, cb=/^(a|area)$/i,Ba=/radio|checkbox/;c.fn.extend({attr:function(a,b){return X(this,a,b,true,c.attr)},removeAttr:function(a){return this.each(function(){c.attr(this,a,\"\");this.nodeType===1&&this.removeAttribute(a)})},addClass:function(a){if(c.isFunction(a))return this.each(function(n){var r=c(this);r.addClass(a.call(this,n,r.attr(\"class\")))});if(a&&typeof a===\"string\")for(var b=(a||\"\").split(ca),d=0,f=this.length;d-1)return true;return false},val:function(a){if(a===w){var b=this[0];if(b){if(c.nodeName(b,\"option\"))return(b.attributes.value||{}).specified?b.value:b.text;if(c.nodeName(b,\"select\")){var d=b.selectedIndex,f=[],e=b.options;b=b.type===\"select-one\";if(d=0;else if(c.nodeName(this,\"select\")){var u=c.makeArray(r);c(\"option\",this).each(function(){this.selected= c.inArray(c(this).val(),u)>=0});if(!u.length)this.selectedIndex=-1}else this.value=r}})}});c.extend({attrFn:{val:true,css:true,html:true,text:true,data:true,width:true,height:true,offset:true},attr:function(a,b,d,f){if(!a||a.nodeType===3||a.nodeType===8)return w;if(f&&b in c.attrFn)return c(a)[b](d);f=a.nodeType!==1||!c.isXMLDoc(a);var e=d!==w;b=f&&c.props[b]||b;if(a.nodeType===1){var j=$a.test(b);if(b in a&&f&&!j){if(e){b===\"type\"&&ab.test(a.nodeName)&&a.parentNode&&c.error(\"type property can't be changed\"); a[b]=d}if(c.nodeName(a,\"form\")&&a.getAttributeNode(b))return a.getAttributeNode(b).nodeValue;if(b===\"tabIndex\")return(b=a.getAttributeNode(\"tabIndex\"))&&b.specified?b.value:bb.test(a.nodeName)||cb.test(a.nodeName)&&a.href?0:w;return a[b]}if(!c.support.style&&f&&b===\"style\"){if(e)a.style.cssText=\"\"+d;return a.style.cssText}e&&a.setAttribute(b,\"\"+d);a=!c.support.hrefNormalized&&f&&j?a.getAttribute(b,2):a.getAttribute(b);return a===null?w:a}return c.style(a,b,d)}});var O=/\\.(.*)$/,db=function(a){return a.replace(/[^\\w\\s\\.\\|`]/g, function(b){return\"\\\\\"+b})};c.event={add:function(a,b,d,f){if(!(a.nodeType===3||a.nodeType===8)){if(a.setInterval&&a!==A&&!a.frameElement)a=A;var e,j;if(d.handler){e=d;d=e.handler}if(!d.guid)d.guid=c.guid++;if(j=c.data(a)){var i=j.events=j.events||{},o=j.handle;if(!o)j.handle=o=function(){return typeof c!==\"undefined\"&&!c.event.triggered?c.event.handle.apply(o.elem,arguments):w};o.elem=a;b=b.split(\" \");for(var k,n=0,r;k=b[n++];){j=e?c.extend({},e):{handler:d,data:f};if(k.indexOf(\".\")>-1){r=k.split(\".\"); k=r.shift();j.namespace=r.slice(0).sort().join(\".\")}else{r=[];j.namespace=\"\"}j.type=k;j.guid=d.guid;var u=i[k],z=c.event.special[k]||{};if(!u){u=i[k]=[];if(!z.setup||z.setup.call(a,f,r,o)===false)if(a.addEventListener)a.addEventListener(k,o,false);else a.attachEvent&&a.attachEvent(\"on\"+k,o)}if(z.add){z.add.call(a,j);if(!j.handler.guid)j.handler.guid=d.guid}u.push(j);c.event.global[k]=true}a=null}}},global:{},remove:function(a,b,d,f){if(!(a.nodeType===3||a.nodeType===8)){var e,j=0,i,o,k,n,r,u,z=c.data(a), C=z&&z.events;if(z&&C){if(b&&b.type){d=b.handler;b=b.type}if(!b||typeof b===\"string\"&&b.charAt(0)===\".\"){b=b||\"\";for(e in C)c.event.remove(a,e+b)}else{for(b=b.split(\" \");e=b[j++];){n=e;i=e.indexOf(\".\")=0){a.type= e=e.slice(0,-1);a.exclusive=true}if(!d){a.stopPropagation();c.event.global[e]&&c.each(c.cache,function(){this.events&&this.events[e]&&c.event.trigger(a,b,this.handle.elem)})}if(!d||d.nodeType===3||d.nodeType===8)return w;a.result=w;a.target=d;b=c.makeArray(b);b.unshift(a)}a.currentTarget=d;(f=c.data(d,\"handle\"))&&f.apply(d,b);f=d.parentNode||d.ownerDocument;try{if(!(d&&d.nodeName&&c.noData[d.nodeName.toLowerCase()]))if(d[\"on\"+e]&&d[\"on\"+e].apply(d,b)===false)a.result=false}catch(j){}if(!a.isPropagationStopped()&& f)c.event.trigger(a,b,f,true);else if(!a.isDefaultPrevented()){f=a.target;var i,o=c.nodeName(f,\"a\")&&e===\"click\",k=c.event.special[e]||{};if((!k._default||k._default.call(d,a)===false)&&!o&&!(f&&f.nodeName&&c.noData[f.nodeName.toLowerCase()])){try{if(f[e]){if(i=f[\"on\"+e])f[\"on\"+e]=null;c.event.triggered=true;f[e]()}}catch(n){}if(i)f[\"on\"+e]=i;c.event.triggered=false}}},handle:function(a){var b,d,f,e;a=arguments[0]=c.event.fix(a||A.event);a.currentTarget=this;b=a.type.indexOf(\".\")-1?c.map(a.options,function(f){return f.selected}).join(\"-\"):\"\";else if(a.nodeName.toLowerCase()===\"select\")d=a.selectedIndex;return d},fa=function(a,b){var d=a.target,f,e;if(!(!da.test(d.nodeName)||d.readOnly)){f=c.data(d,\"_change_data\");e=Fa(d);if(a.type!==\"focusout\"||d.type!==\"radio\")c.data(d,\"_change_data\", e);if(!(f===w||e===f))if(f!=null||e){a.type=\"change\";return c.event.trigger(a,b,d)}}};c.event.special.change={filters:{focusout:fa,click:function(a){var b=a.target,d=b.type;if(d===\"radio\"||d===\"checkbox\"||b.nodeName.toLowerCase()===\"select\")return fa.call(this,a)},keydown:function(a){var b=a.target,d=b.type;if(a.keyCode===13&&b.nodeName.toLowerCase()!==\"textarea\"||a.keyCode===32&&(d===\"checkbox\"||d===\"radio\")||d===\"select-multiple\")return fa.call(this,a)},beforeactivate:function(a){a=a.target;c.data(a, \"_change_data\",Fa(a))}},setup:function(){if(this.type===\"file\")return false;for(var a in ea)c.event.add(this,a+\".specialChange\",ea[a]);return da.test(this.nodeName)},teardown:function(){c.event.remove(this,\".specialChange\");return da.test(this.nodeName)}};ea=c.event.special.change.filters}s.addEventListener&&c.each({focus:\"focusin\",blur:\"focusout\"},function(a,b){function d(f){f=c.event.fix(f);f.type=b;return c.event.handle.call(this,f)}c.event.special[b]={setup:function(){this.addEventListener(a, d,true)},teardown:function(){this.removeEventListener(a,d,true)}}});c.each([\"bind\",\"one\"],function(a,b){c.fn[b]=function(d,f,e){if(typeof d===\"object\"){for(var j in d)this[b](j,f,d[j],e);return this}if(c.isFunction(f)){e=f;f=w}var i=b===\"one\"?c.proxy(e,function(k){c(this).unbind(k,i);return e.apply(this,arguments)}):e;if(d===\"unload\"&&b!==\"one\")this.one(d,f,e);else{j=0;for(var o=this.length;j0){y=t;break}}t=t[g]}m[q]=y}}}var f=/((?:\\((?:\\([^()]+\\)|[^()]+)+\\)|\\[(?:\\[[^[\\]]*\\]|['\"][^'\"]*['\"]|[^[\\]'\"]+)+\\]|\\\\.|[^ >+~,(\\[\\\\]+)+|[>+~])(\\s*,\\s*)?((?:.|\\r|\\n)*)/g, e=0,j=Object.prototype.toString,i=false,o=true;[0,0].sort(function(){o=false;return 0});var k=function(g,h,l,m){l=l||[];var q=h=h||s;if(h.nodeType!==1&&h.nodeType!==9)return[];if(!g||typeof g!==\"string\")return l;for(var p=[],v,t,y,S,H=true,M=x(h),I=g;(f.exec(\"\"),v=f.exec(I))!==null;){I=v[3];p.push(v[1]);if(v[2]){S=v[3];break}}if(p.length>1&&r.exec(g))if(p.length===2&&n.relative[p[0]])t=ga(p[0]+p[1],h);else for(t=n.relative[p[0]]?[h]:k(p.shift(),h);p.length;){g=p.shift();if(n.relative[g])g+=p.shift(); t=ga(g,t)}else{if(!m&&p.length>1&&h.nodeType===9&&!M&&n.match.ID.test(p[0])&&!n.match.ID.test(p[p.length-1])){v=k.find(p.shift(),h,M);h=v.expr?k.filter(v.expr,v.set)[0]:v.set[0]}if(h){v=m?{expr:p.pop(),set:z(m)}:k.find(p.pop(),p.length===1&&(p[0]===\"~\"||p[0]===\"+\")&&h.parentNode?h.parentNode:h,M);t=v.expr?k.filter(v.expr,v.set):v.set;if(p.length>0)y=z(t);else H=false;for(;p.length;){var D=p.pop();v=D;if(n.relative[D])v=p.pop();else D=\"\";if(v==null)v=h;n.relative[D](y,v,M)}}else y=[]}y||(y=t);y||k.error(D|| g);if(j.call(y)===\"[object Array]\")if(H)if(h&&h.nodeType===1)for(g=0;y[g]!=null;g++){if(y[g]&&(y[g]===true||y[g].nodeType===1&&E(h,y[g])))l.push(t[g])}else for(g=0;y[g]!=null;g++)y[g]&&y[g].nodeType===1&&l.push(t[g]);else l.push.apply(l,y);else z(y,l);if(S){k(S,q,l,m);k.uniqueSort(l)}return l};k.uniqueSort=function(g){if(B){i=o;g.sort(B);if(i)for(var h=1;h\":function(g,h){var l=typeof h===\"string\";if(l&&!/\\W/.test(h)){h=h.toLowerCase();for(var m=0,q=g.length;m=0))l||m.push(v);else if(l)h[p]=false;return false},ID:function(g){return g[1].replace(/\\\\/g,\"\")},TAG:function(g){return g[1].toLowerCase()}, CHILD:function(g){if(g[1]===\"nth\"){var h=/(-?)(\\d*)n((?:\\+|-)?\\d*)/.exec(g[2]===\"even\"&&\"2n\"||g[2]===\"odd\"&&\"2n+1\"||!/\\D/.test(g[2])&&\"0n+\"+g[2]||g[2]);g[2]=h[1]+(h[2]||1)-0;g[3]=h[3]-0}g[0]=e++;return g},ATTR:function(g,h,l,m,q,p){h=g[1].replace(/\\\\/g,\"\");if(!p&&n.attrMap[h])g[1]=n.attrMap[h];if(g[2]===\"~=\")g[4]=\" \"+g[4]+\" \";return g},PSEUDO:function(g,h,l,m,q){if(g[1]===\"not\")if((f.exec(g[3])||\"\").length>1||/^\\w/.test(g[3]))g[3]=k(g[3],null,null,h);else{g=k.filter(g[3],h,l,true^q);l||m.push.apply(m, g);return false}else if(n.match.POS.test(g[0])||n.match.CHILD.test(g[0]))return true;return g},POS:function(g){g.unshift(true);return g}},filters:{enabled:function(g){return g.disabled===false&&g.type!==\"hidden\"},disabled:function(g){return g.disabled===true},checked:function(g){return g.checked===true},selected:function(g){return g.selected===true},parent:function(g){return!!g.firstChild},empty:function(g){return!g.firstChild},has:function(g,h,l){return!!k(l[3],g).length},header:function(g){return/h\\d/i.test(g.nodeName)}, text:function(g){return\"text\"===g.type},radio:function(g){return\"radio\"===g.type},checkbox:function(g){return\"checkbox\"===g.type},file:function(g){return\"file\"===g.type},password:function(g){return\"password\"===g.type},submit:function(g){return\"submit\"===g.type},image:function(g){return\"image\"===g.type},reset:function(g){return\"reset\"===g.type},button:function(g){return\"button\"===g.type||g.nodeName.toLowerCase()===\"button\"},input:function(g){return/input|select|textarea|button/i.test(g.nodeName)}}, setFilters:{first:function(g,h){return h===0},last:function(g,h,l,m){return h===m.length-1},even:function(g,h){return h%2===0},odd:function(g,h){return h%2===1},lt:function(g,h,l){return hl[3]-0},nth:function(g,h,l){return l[3]-0===h},eq:function(g,h,l){return l[3]-0===h}},filter:{PSEUDO:function(g,h,l,m){var q=h[1],p=n.filters[q];if(p)return p(g,l,h,m);else if(q===\"contains\")return(g.textContent||g.innerText||a([g])||\"\").indexOf(h[3])>=0;else if(q===\"not\"){h= h[3];l=0;for(m=h.length;l=0}},ID:function(g,h){return g.nodeType===1&&g.getAttribute(\"id\")===h},TAG:function(g,h){return h===\"*\"&&g.nodeType===1||g.nodeName.toLowerCase()===h},CLASS:function(g,h){return(\" \"+(g.className||g.getAttribute(\"class\"))+\" \").indexOf(h)>-1},ATTR:function(g,h){var l=h[1];g=n.attrHandle[l]?n.attrHandle[l](g):g[l]!=null?g[l]:g.getAttribute(l);l=g+\"\";var m=h[2];h=h[4];return g==null?m===\"!=\":m=== \"=\"?l===h:m===\"*=\"?l.indexOf(h)>=0:m===\"~=\"?(\" \"+l+\" \").indexOf(h)>=0:!h?l&&g!==false:m===\"!=\"?l!==h:m===\"^=\"?l.indexOf(h)===0:m===\"$=\"?l.substr(l.length-h.length)===h:m===\"|=\"?l===h||l.substr(0,h.length+1)===h+\"-\":false},POS:function(g,h,l,m){var q=n.setFilters[h[2]];if(q)return q(g,l,h,m)}}},r=n.match.POS;for(var u in n.match){n.match[u]=new RegExp(n.match[u].source+/(?![^\\[]*\\])(?![^\\(]*\\))/.source);n.leftMatch[u]=new RegExp(/(^(?:.|\\r|\\n)*?)/.source+n.match[u].source.replace(/\\\\(\\d+)/g,function(g, h){return\"\\\\\"+(h-0+1)}))}var z=function(g,h){g=Array.prototype.slice.call(g,0);if(h){h.push.apply(h,g);return h}return g};try{Array.prototype.slice.call(s.documentElement.childNodes,0)}catch(C){z=function(g,h){h=h||[];if(j.call(g)===\"[object Array]\")Array.prototype.push.apply(h,g);else if(typeof g.length===\"number\")for(var l=0,m=g.length;l\";var l=s.documentElement;l.insertBefore(g,l.firstChild);if(s.getElementById(h)){n.find.ID=function(m,q,p){if(typeof q.getElementById!==\"undefined\"&&!p)return(q=q.getElementById(m[1]))?q.id===m[1]||typeof q.getAttributeNode!==\"undefined\"&& q.getAttributeNode(\"id\").nodeValue===m[1]?[q]:w:[]};n.filter.ID=function(m,q){var p=typeof m.getAttributeNode!==\"undefined\"&&m.getAttributeNode(\"id\");return m.nodeType===1&&p&&p.nodeValue===q}}l.removeChild(g);l=g=null})();(function(){var g=s.createElement(\"div\");g.appendChild(s.createComment(\"\"));if(g.getElementsByTagName(\"*\").length>0)n.find.TAG=function(h,l){l=l.getElementsByTagName(h[1]);if(h[1]===\"*\"){h=[];for(var m=0;l[m];m++)l[m].nodeType===1&&h.push(l[m]);l=h}return l};g.innerHTML=\"\"; if(g.firstChild&&typeof g.firstChild.getAttribute!==\"undefined\"&&g.firstChild.getAttribute(\"href\")!==\"#\")n.attrHandle.href=function(h){return h.getAttribute(\"href\",2)};g=null})();s.querySelectorAll&&function(){var g=k,h=s.createElement(\"div\");h.innerHTML=\"\";if(!(h.querySelectorAll&&h.querySelectorAll(\".TEST\").length===0)){k=function(m,q,p,v){q=q||s;if(!v&&q.nodeType===9&&!x(q))try{return z(q.querySelectorAll(m),p)}catch(t){}return g(m,q,p,v)};for(var l in g)k[l]=g[l];h=null}}(); (function(){var g=s.createElement(\"div\");g.innerHTML=\"\";if(!(!g.getElementsByClassName||g.getElementsByClassName(\"e\").length===0)){g.lastChild.className=\"e\";if(g.getElementsByClassName(\"e\").length!==1){n.order.splice(1,0,\"CLASS\");n.find.CLASS=function(h,l,m){if(typeof l.getElementsByClassName!==\"undefined\"&&!m)return l.getElementsByClassName(h[1])};g=null}}})();var E=s.compareDocumentPosition?function(g,h){return!!(g.compareDocumentPosition(h)&16)}: function(g,h){return g!==h&&(g.contains?g.contains(h):true)},x=function(g){return(g=(g?g.ownerDocument||g:0).documentElement)?g.nodeName!==\"HTML\":false},ga=function(g,h){var l=[],m=\"\",q;for(h=h.nodeType?[h]:h;q=n.match.PSEUDO.exec(g);){m+=q[0];g=g.replace(n.match.PSEUDO,\"\")}g=n.relative[g]?g+\"*\":g;q=0;for(var p=h.length;q=0===d})};c.fn.extend({find:function(a){for(var b=this.pushStack(\"\",\"find\",a),d=0,f=0,e=this.length;f0)for(var j=d;j0},closest:function(a,b){if(c.isArray(a)){var d=[],f=this[0],e,j= {},i;if(f&&a.length){e=0;for(var o=a.length;e-1:c(f).is(e)){d.push({selector:i,elem:f});delete j[i]}}f=f.parentNode}}return d}var k=c.expr.match.POS.test(a)?c(a,b||this.context):null;return this.map(function(n,r){for(;r&&r.ownerDocument&&r!==b;){if(k?k.index(r)>-1:c(r).is(a))return r;r=r.parentNode}return null})},index:function(a){if(!a||typeof a=== \"string\")return c.inArray(this[0],a?c(a):this.parent().children());return c.inArray(a.jquery?a[0]:a,this)},add:function(a,b){a=typeof a===\"string\"?c(a,b||this.context):c.makeArray(a);b=c.merge(this.get(),a);return this.pushStack(qa(a[0])||qa(b[0])?b:c.unique(b))},andSelf:function(){return this.add(this.prevObject)}});c.each({parent:function(a){return(a=a.parentNode)&&a.nodeType!==11?a:null},parents:function(a){return c.dir(a,\"parentNode\")},parentsUntil:function(a,b,d){return c.dir(a,\"parentNode\", d)},next:function(a){return c.nth(a,2,\"nextSibling\")},prev:function(a){return c.nth(a,2,\"previousSibling\")},nextAll:function(a){return c.dir(a,\"nextSibling\")},prevAll:function(a){return c.dir(a,\"previousSibling\")},nextUntil:function(a,b,d){return c.dir(a,\"nextSibling\",d)},prevUntil:function(a,b,d){return c.dir(a,\"previousSibling\",d)},siblings:function(a){return c.sibling(a.parentNode.firstChild,a)},children:function(a){return c.sibling(a.firstChild)},contents:function(a){return c.nodeName(a,\"iframe\")? a.contentDocument||a.contentWindow.document:c.makeArray(a.childNodes)}},function(a,b){c.fn[a]=function(d,f){var e=c.map(this,b,d);eb.test(a)||(f=d);if(f&&typeof f===\"string\")e=c.filter(f,e);e=this.length>1?c.unique(e):e;if((this.length>1||gb.test(f))&&fb.test(a))e=e.reverse();return this.pushStack(e,a,R.call(arguments).join(\",\"))}});c.extend({filter:function(a,b,d){if(d)a=\":not(\"+a+\")\";return c.find.matches(a,b)},dir:function(a,b,d){var f=[];for(a=a[b];a&&a.nodeType!==9&&(d===w||a.nodeType!==1||!c(a).is(d));){a.nodeType=== 1&&f.push(a);a=a[b]}return f},nth:function(a,b,d){b=b||1;for(var f=0;a;a=a[d])if(a.nodeType===1&&++f===b)break;return a},sibling:function(a,b){for(var d=[];a;a=a.nextSibling)a.nodeType===1&&a!==b&&d.push(a);return d}});var Ja=/ jQuery\\d+=\"(?:\\d+|null)\"/g,V=/^\\s+/,Ka=/(]*?)\\/>/g,hb=/^(?:area|br|col|embed|hr|img|input|link|meta|param)$/i,La=/\"},F={option:[1,\"\",\"\"],legend:[1,\"\",\"\"],thead:[1,\"\",\"\"],tr:[2,\"\",\"\"],td:[3,\"\",\"\"],col:[2,\"\",\"\"],area:[1,\"\",\"\"],_default:[0,\"\",\"\"]};F.optgroup=F.option;F.tbody=F.tfoot=F.colgroup=F.caption=F.thead;F.th=F.td;if(!c.support.htmlSerialize)F._default=[1,\"div\",\"\"];c.fn.extend({text:function(a){if(c.isFunction(a))return this.each(function(b){var d= c(this);d.text(a.call(this,b,d.text()))});if(typeof a!==\"object\"&&a!==w)return this.empty().append((this[0]&&this[0].ownerDocument||s).createTextNode(a));return c.text(this)},wrapAll:function(a){if(c.isFunction(a))return this.each(function(d){c(this).wrapAll(a.call(this,d))});if(this[0]){var b=c(a,this[0].ownerDocument).eq(0).clone(true);this[0].parentNode&&b.insertBefore(this[0]);b.map(function(){for(var d=this;d.firstChild&&d.firstChild.nodeType===1;)d=d.firstChild;return d}).append(this)}return this}, wrapInner:function(a){if(c.isFunction(a))return this.each(function(b){c(this).wrapInner(a.call(this,b))});return this.each(function(){var b=c(this),d=b.contents();d.length?d.wrapAll(a):b.append(a)})},wrap:function(a){return this.each(function(){c(this).wrapAll(a)})},unwrap:function(){return this.parent().each(function(){c.nodeName(this,\"body\")||c(this).replaceWith(this.childNodes)}).end()},append:function(){return this.domManip(arguments,true,function(a){this.nodeType===1&&this.appendChild(a)})}, prepend:function(){return this.domManip(arguments,true,function(a){this.nodeType===1&&this.insertBefore(a,this.firstChild)})},before:function(){if(this[0]&&this[0].parentNode)return this.domManip(arguments,false,function(b){this.parentNode.insertBefore(b,this)});else if(arguments.length){var a=c(arguments[0]);a.push.apply(a,this.toArray());return this.pushStack(a,\"before\",arguments)}},after:function(){if(this[0]&&this[0].parentNode)return this.domManip(arguments,false,function(b){this.parentNode.insertBefore(b, this.nextSibling)});else if(arguments.length){var a=this.pushStack(this,\"after\",arguments);a.push.apply(a,c(arguments[0]).toArray());return a}},remove:function(a,b){for(var d=0,f;(f=this[d])!=null;d++)if(!a||c.filter(a,[f]).length){if(!b&&f.nodeType===1){c.cleanData(f.getElementsByTagName(\"*\"));c.cleanData([f])}f.parentNode&&f.parentNode.removeChild(f)}return this},empty:function(){for(var a=0,b;(b=this[a])!=null;a++)for(b.nodeType===1&&c.cleanData(b.getElementsByTagName(\"*\"));b.firstChild;)b.removeChild(b.firstChild); return this},clone:function(a){var b=this.map(function(){if(!c.support.noCloneEvent&&!c.isXMLDoc(this)){var d=this.outerHTML,f=this.ownerDocument;if(!d){d=f.createElement(\"div\");d.appendChild(this.cloneNode(true));d=d.innerHTML}return c.clean([d.replace(Ja,\"\").replace(/=([^=\"'>\\s]+\\/)>/g,'=\"$1\">').replace(V,\"\")],f)[0]}else return this.cloneNode(true)});if(a===true){ra(this,b);ra(this.find(\"*\"),b.find(\"*\"))}return b},html:function(a){if(a===w)return this[0]&&this[0].nodeType===1?this[0].innerHTML.replace(Ja, \"\"):null;else if(typeof a===\"string\"&&!ta.test(a)&&(c.support.leadingWhitespace||!V.test(a))&&!F[(La.exec(a)||[\"\",\"\"])[1].toLowerCase()]){a=a.replace(Ka,Ma);try{for(var b=0,d=this.length;b0||e.cacheable||this.length>1?k.cloneNode(true):k)}o.length&&c.each(o,Qa)}return this}});c.fragments={};c.each({appendTo:\"append\",prependTo:\"prepend\",insertBefore:\"before\",insertAfter:\"after\",replaceAll:\"replaceWith\"},function(a,b){c.fn[a]=function(d){var f=[];d=c(d);var e=this.length===1&&this[0].parentNode;if(e&&e.nodeType===11&&e.childNodes.length===1&&d.length===1){d[b](this[0]); return this}else{e=0;for(var j=d.length;e0?this.clone(true):this).get();c.fn[b].apply(c(d[e]),i);f=f.concat(i)}return this.pushStack(f,a,d.selector)}}});c.extend({clean:function(a,b,d,f){b=b||s;if(typeof b.createElement===\"undefined\")b=b.ownerDocument||b[0]&&b[0].ownerDocument||s;for(var e=[],j=0,i;(i=a[j])!=null;j++){if(typeof i===\"number\")i+=\"\";if(i){if(typeof i===\"string\"&&!jb.test(i))i=b.createTextNode(i);else if(typeof i===\"string\"){i=i.replace(Ka,Ma);var o=(La.exec(i)||[\"\", \"\"])[1].toLowerCase(),k=F[o]||F._default,n=k[0],r=b.createElement(\"div\");for(r.innerHTML=k[1]+i+k[2];n--;)r=r.lastChild;if(!c.support.tbody){n=ib.test(i);o=o===\"table\"&&!n?r.firstChild&&r.firstChild.childNodes:k[1]===\"\"&&!n?r.childNodes:[];for(k=o.length-1;k>=0;--k)c.nodeName(o[k],\"tbody\")&&!o[k].childNodes.length&&o[k].parentNode.removeChild(o[k])}!c.support.leadingWhitespace&&V.test(i)&&r.insertBefore(b.createTextNode(V.exec(i)[0]),r.firstChild);i=r.childNodes}if(i.nodeType)e.push(i);else e= c.merge(e,i)}}if(d)for(j=0;e[j];j++)if(f&&c.nodeName(e[j],\"script\")&&(!e[j].type||e[j].type.toLowerCase()===\"text/javascript\"))f.push(e[j].parentNode?e[j].parentNode.removeChild(e[j]):e[j]);else{e[j].nodeType===1&&e.splice.apply(e,[j+1,0].concat(c.makeArray(e[j].getElementsByTagName(\"script\"))));d.appendChild(e[j])}return e},cleanData:function(a){for(var b,d,f=c.cache,e=c.event.special,j=c.support.deleteExpando,i=0,o;(o=a[i])!=null;i++)if(d=o[c.expando]){b=f[d];if(b.events)for(var k in b.events)e[k]? c.event.remove(o,k):Ca(o,k,b.handle);if(j)delete o[c.expando];else o.removeAttribute&&o.removeAttribute(c.expando);delete f[d]}}});var kb=/z-?index|font-?weight|opacity|zoom|line-?height/i,Na=/alpha\\([^)]*\\)/,Oa=/opacity=([^)]*)/,ha=/float/i,ia=/-([a-z])/ig,lb=/([A-Z])/g,mb=/^-?\\d+(?:px)?$/i,nb=/^-?\\d/,ob={position:\"absolute\",visibility:\"hidden\",display:\"block\"},pb=[\"Left\",\"Right\"],qb=[\"Top\",\"Bottom\"],rb=s.defaultView&&s.defaultView.getComputedStyle,Pa=c.support.cssFloat?\"cssFloat\":\"styleFloat\",ja= function(a,b){return b.toUpperCase()};c.fn.css=function(a,b){return X(this,a,b,true,function(d,f,e){if(e===w)return c.curCSS(d,f);if(typeof e===\"number\"&&!kb.test(f))e+=\"px\";c.style(d,f,e)})};c.extend({style:function(a,b,d){if(!a||a.nodeType===3||a.nodeType===8)return w;if((b===\"width\"||b===\"height\")&&parseFloat(d)=0?parseFloat(Oa.exec(f.filter)[1])/100+\" \":\"\"}if(ha.test(b))b=\"Pa;b=b.replace(ia,ja);if(e)f[b]=d;return\" f[b]},css:function(a,b,d,f){if(b=\"==\"width\"||b===\"height\"){var\" e,j=\"b===\"width\"?pb:qb;function\" i(){e=\"b===\"width\"?a.offsetWidth:a.offsetHeight;f!==\"border\"&&c.each(j,function(){f||(e-=parseFloat(c.curCSS(a,\"padding\"+this,true))||0);if(f===\"margin\")e+=parseFloat(c.curCSS(a,\"margin\"+this,true))||0;else\" e-=\"parseFloat(c.curCSS(a,\" \"border\"+this+\"width\",true))||0})}a.offsetwidth!=\"=0?i():c.swap(a,ob,i);return\" math.max(0,math.round(e))}return=\"\" c.curcss(a,b,d)},curcss:function(a,b,d){var=\"\" f,e=\"a.style;if(!c.support.opacity&&b===\"opacity\"&&a.currentStyle){f=Oa.test(a.currentStyle.filter||\"\")?parseFloat(RegExp.$1)/100+\"\":\"\";return\" if(rb){if(ha.test(b))b=\"float\" ;b=\"b.replace(lb,\"-$1\").toLowerCase();e=a.ownerDocument.defaultView;if(!e)return\" null;if(a=\"e.getComputedStyle(a,null))f=\" a.getpropertyvalue(b);if(b=\"==\"opacity\"&&f===\"\")f=\"1\"}else\" if(a.currentstyle){d=\"b.replace(ia,ja);f=a.currentStyle[b]||a.currentStyle[d];if(!mb.test(f)&&nb.test(f)){b=e.left;var\" j=\"a.runtimeStyle.left;a.runtimeStyle.left=a.currentStyle.left;e.left=d===\"fontSize\"?\"1em\":f||0;f=e.pixelLeft+\"px\";e.left=b;a.runtimeStyle.left=j}}return\" f},swap:function(a,b,d){var=\"\" e=\"\" in=\"\" b){f[e]=\"a.style[e];a.style[e]=b[e]}d.call(a);for(e\" b)a.style[e]=\"f[e]}});if(c.expr&&c.expr.filters){c.expr.filters.hidden=function(a){var\" b=\"a.offsetWidth,d=a.offsetHeight,f=a.nodeName.toLowerCase()===\"tr\";return\">0&&d>0&&!f?false:c.curCSS(a,\"display\")===\"none\"};c.expr.filters.visible=function(a){return!c.expr.filters.hidden(a)}}var sb=J(),tb=//gi,ub=/select|textarea/i,vb=/color|date|datetime|email|hidden|month|number|password|range|search|tel|text|time|url|week/i,N=/=\\?(&|$)/,ka=/\\?/,wb=/(\\?|&)_=.*?(&|$)/,xb=/^(\\w+:)?\\/\\/([^\\/?#]+)/,yb=/%20/g,zb=c.fn.load;c.fn.extend({load:function(a,b,d){if(typeof a!== \"string\")return zb.call(this,a);else if(!this.length)return this;var f=a.indexOf(\" \");if(f>=0){var e=a.slice(f,a.length);a=a.slice(0,f)}f=\"GET\";if(b)if(c.isFunction(b)){d=b;b=null}else if(typeof b===\"object\"){b=c.param(b,c.ajaxSettings.traditional);f=\"POST\"}var j=this;c.ajax({url:a,type:f,dataType:\"html\",data:b,complete:function(i,o){if(o===\"success\"||o===\"notmodified\")j.html(e?c(\"\").append(i.responseText.replace(tb,\"\")).find(e):i.responseText);d&&j.each(d,[i.responseText,o,i])}});return this}, serialize:function(){return c.param(this.serializeArray())},serializeArray:function(){return this.map(function(){return this.elements?c.makeArray(this.elements):this}).filter(function(){return this.name&&!this.disabled&&(this.checked||ub.test(this.nodeName)||vb.test(this.type))}).map(function(a,b){a=c(this).val();return a==null?null:c.isArray(a)?c.map(a,function(d){return{name:b.name,value:d}}):{name:b.name,value:a}}).get()}});c.each(\"ajaxStart ajaxStop ajaxComplete ajaxError ajaxSuccess ajaxSend\".split(\" \"), function(a,b){c.fn[b]=function(d){return this.bind(b,d)}});c.extend({get:function(a,b,d,f){if(c.isFunction(b)){f=f||d;d=b;b=null}return c.ajax({type:\"GET\",url:a,data:b,success:d,dataType:f})},getScript:function(a,b){return c.get(a,null,b,\"script\")},getJSON:function(a,b,d){return c.get(a,b,d,\"json\")},post:function(a,b,d,f){if(c.isFunction(b)){f=f||d;d=b;b={}}return c.ajax({type:\"POST\",url:a,data:b,success:d,dataType:f})},ajaxSetup:function(a){c.extend(c.ajaxSettings,a)},ajaxSettings:{url:location.href, global:true,type:\"GET\",contentType:\"application/x-www-form-urlencoded\",processData:true,async:true,xhr:A.XMLHttpRequest&&(A.location.protocol!==\"file:\"||!A.ActiveXObject)?function(){return new A.XMLHttpRequest}:function(){try{return new A.ActiveXObject(\"Microsoft.XMLHTTP\")}catch(a){}},accepts:{xml:\"application/xml, text/xml\",html:\"text/html\",script:\"text/javascript, application/javascript\",json:\"application/json, text/javascript\",text:\"text/plain\",_default:\"*/*\"}},lastModified:{},etag:{},ajax:function(a){function b(){e.success&& e.success.call(k,o,i,x);e.global&&f(\"ajaxSuccess\",[x,e])}function d(){e.complete&&e.complete.call(k,x,i);e.global&&f(\"ajaxComplete\",[x,e]);e.global&&!--c.active&&c.event.trigger(\"ajaxStop\")}function f(q,p){(e.context?c(e.context):c.event).trigger(q,p)}var e=c.extend(true,{},c.ajaxSettings,a),j,i,o,k=a&&a.context||e,n=e.type.toUpperCase();if(e.data&&e.processData&&typeof e.data!==\"string\")e.data=c.param(e.data,e.traditional);if(e.dataType===\"jsonp\"){if(n===\"GET\")N.test(e.url)||(e.url+=(ka.test(e.url)? \"&\":\"?\")+(e.jsonp||\"callback\")+\"=?\");else if(!e.data||!N.test(e.data))e.data=(e.data?e.data+\"&\":\"\")+(e.jsonp||\"callback\")+\"=?\";e.dataType=\"json\"}if(e.dataType===\"json\"&&(e.data&&N.test(e.data)||N.test(e.url))){j=e.jsonpCallback||\"jsonp\"+sb++;if(e.data)e.data=(e.data+\"\").replace(N,\"=\"+j+\"$1\");e.url=e.url.replace(N,\"=\"+j+\"$1\");e.dataType=\"script\";A[j]=A[j]||function(q){o=q;b();d();A[j]=w;try{delete A[j]}catch(p){}z&&z.removeChild(C)}}if(e.dataType===\"script\"&&e.cache===null)e.cache=false;if(e.cache=== false&&n===\"GET\"){var r=J(),u=e.url.replace(wb,\"$1_=\"+r+\"$2\");e.url=u+(u===e.url?(ka.test(e.url)?\"&\":\"?\")+\"_=\"+r:\"\")}if(e.data&&n===\"GET\")e.url+=(ka.test(e.url)?\"&\":\"?\")+e.data;e.global&&!c.active++&&c.event.trigger(\"ajaxStart\");r=(r=xb.exec(e.url))&&(r[1]&&r[1]!==location.protocol||r[2]!==location.host);if(e.dataType===\"script\"&&n===\"GET\"&&r){var z=s.getElementsByTagName(\"head\")[0]||s.documentElement,C=s.createElement(\"script\");C.src=e.url;if(e.scriptCharset)C.charset=e.scriptCharset;if(!j){var B= false;C.onload=C.onreadystatechange=function(){if(!B&&(!this.readyState||this.readyState===\"loaded\"||this.readyState===\"complete\")){B=true;b();d();C.onload=C.onreadystatechange=null;z&&C.parentNode&&z.removeChild(C)}}}z.insertBefore(C,z.firstChild);return w}var E=false,x=e.xhr();if(x){e.username?x.open(n,e.url,e.async,e.username,e.password):x.open(n,e.url,e.async);try{if(e.data||a&&a.contentType)x.setRequestHeader(\"Content-Type\",e.contentType);if(e.ifModified){c.lastModified[e.url]&&x.setRequestHeader(\"If-Modified-Since\", c.lastModified[e.url]);c.etag[e.url]&&x.setRequestHeader(\"If-None-Match\",c.etag[e.url])}r||x.setRequestHeader(\"X-Requested-With\",\"XMLHttpRequest\");x.setRequestHeader(\"Accept\",e.dataType&&e.accepts[e.dataType]?e.accepts[e.dataType]+\", */*\":e.accepts._default)}catch(ga){}if(e.beforeSend&&e.beforeSend.call(k,x,e)===false){e.global&&!--c.active&&c.event.trigger(\"ajaxStop\");x.abort();return false}e.global&&f(\"ajaxSend\",[x,e]);var g=x.onreadystatechange=function(q){if(!x||x.readyState===0||q===\"abort\"){E|| d();E=true;if(x)x.onreadystatechange=c.noop}else if(!E&&x&&(x.readyState===4||q===\"timeout\")){E=true;x.onreadystatechange=c.noop;i=q===\"timeout\"?\"timeout\":!c.httpSuccess(x)?\"error\":e.ifModified&&c.httpNotModified(x,e.url)?\"notmodified\":\"success\";var p;if(i===\"success\")try{o=c.httpData(x,e.dataType,e)}catch(v){i=\"parsererror\";p=v}if(i===\"success\"||i===\"notmodified\")j||b();else c.handleError(e,x,i,p);d();q===\"timeout\"&&x.abort();if(e.async)x=null}};try{var h=x.abort;x.abort=function(){x&&h.call(x); g(\"abort\")}}catch(l){}e.async&&e.timeout>0&&setTimeout(function(){x&&!E&&g(\"timeout\")},e.timeout);try{x.send(n===\"POST\"||n===\"PUT\"||n===\"DELETE\"?e.data:null)}catch(m){c.handleError(e,x,null,m);d()}e.async||g();return x}},handleError:function(a,b,d,f){if(a.error)a.error.call(a.context||a,b,d,f);if(a.global)(a.context?c(a.context):c.event).trigger(\"ajaxError\",[b,a,f])},active:0,httpSuccess:function(a){try{return!a.status&&location.protocol===\"file:\"||a.status>=200&&a.status=0;a=e?a.responseXML:a.responseText;e&&a.documentElement.nodeName===\"parsererror\"&&c.error(\"parsererror\");if(d&&d.dataFilter)a=d.dataFilter(a,b);if(typeof a===\"string\")if(b=== \"json\"||!b&&f.indexOf(\"json\")>=0)a=c.parseJSON(a);else if(b===\"script\"||!b&&f.indexOf(\"javascript\")>=0)c.globalEval(a);return a},param:function(a,b){function d(i,o){if(c.isArray(o))c.each(o,function(k,n){b||/\\[\\]$/.test(i)?f(i,n):d(i+\"[\"+(typeof n===\"object\"||c.isArray(n)?k:\"\")+\"]\",n)});else!b&&o!=null&&typeof o===\"object\"?c.each(o,function(k,n){d(i+\"[\"+k+\"]\",n)}):f(i,o)}function f(i,o){o=c.isFunction(o)?o():o;e[e.length]=encodeURIComponent(i)+\"=\"+encodeURIComponent(o)}var e=[];if(b===w)b=c.ajaxSettings.traditional; if(c.isArray(a)||a.jquery)c.each(a,function(){f(this.name,this.value)});else for(var j in a)d(j,a[j]);return e.join(\"&\").replace(yb,\"+\")}});var la={},Ab=/toggle|show|hide/,Bb=/^([+-]=)?([\\d+-.]+)(.*)$/,W,va=[[\"height\",\"marginTop\",\"marginBottom\",\"paddingTop\",\"paddingBottom\"],[\"width\",\"marginLeft\",\"marginRight\",\"paddingLeft\",\"paddingRight\"],[\"opacity\"]];c.fn.extend({show:function(a,b){if(a||a===0)return this.animate(K(\"show\",3),a,b);else{a=0;for(b=this.length;a\").appendTo(\"body\");f=e.css(\"display\");if(f===\"none\")f=\"block\";e.remove();la[d]=f}c.data(this[a],\"olddisplay\",f)}}a=0;for(b=this.length;a=0;f--)if(d[f].elem===this){b&&d[f](true);d.splice(f,1)}});b||this.dequeue();return this}});c.each({slideDown:K(\"show\",1),slideUp:K(\"hide\",1),slideToggle:K(\"toggle\",1),fadeIn:{opacity:\"show\"},fadeOut:{opacity:\"hide\"}},function(a,b){c.fn[a]=function(d,f){return this.animate(b,d,f)}});c.extend({speed:function(a,b,d){var f=a&&typeof a===\"object\"?a:{complete:d||!d&&b||c.isFunction(a)&&a,duration:a,easing:d&&b||b&&!c.isFunction(b)&&b};f.duration=c.fx.off?0:typeof f.duration=== \"number\"?f.duration:c.fx.speeds[f.duration]||c.fx.speeds._default;f.old=f.complete;f.complete=function(){f.queue!==false&&c(this).dequeue();c.isFunction(f.old)&&f.old.call(this)};return f},easing:{linear:function(a,b,d,f){return d+f*a},swing:function(a,b,d,f){return(-Math.cos(a*Math.PI)/2+0.5)*f+d}},timers:[],fx:function(a,b,d){this.options=b;this.elem=a;this.prop=d;if(!b.orig)b.orig={}}});c.fx.prototype={update:function(){this.options.step&&this.options.step.call(this.elem,this.now,this);(c.fx.step[this.prop]|| c.fx.step._default)(this);if((this.prop===\"height\"||this.prop===\"width\")&&this.elem.style)this.elem.style.display=\"block\"},cur:function(a){if(this.elem[this.prop]!=null&&(!this.elem.style||this.elem.style[this.prop]==null))return this.elem[this.prop];return(a=parseFloat(c.css(this.elem,this.prop,a)))&&a>-10000?a:parseFloat(c.curCSS(this.elem,this.prop))||0},custom:function(a,b,d){function f(j){return e.step(j)}this.startTime=J();this.start=a;this.end=b;this.unit=d||this.unit||\"px\";this.now=this.start; this.pos=this.state=0;var e=this;f.elem=this.elem;if(f()&&c.timers.push(f)&&!W)W=setInterval(c.fx.tick,13)},show:function(){this.options.orig[this.prop]=c.style(this.elem,this.prop);this.options.show=true;this.custom(this.prop===\"width\"||this.prop===\"height\"?1:0,this.cur());c(this.elem).show()},hide:function(){this.options.orig[this.prop]=c.style(this.elem,this.prop);this.options.hide=true;this.custom(this.cur(),0)},step:function(a){var b=J(),d=true;if(a||b>=this.options.duration+this.startTime){this.now= this.end;this.pos=this.state=1;this.update();this.options.curAnim[this.prop]=true;for(var f in this.options.curAnim)if(this.options.curAnim[f]!==true)d=false;if(d){if(this.options.display!=null){this.elem.style.overflow=this.options.overflow;a=c.data(this.elem,\"olddisplay\");this.elem.style.display=a?a:this.options.display;if(c.css(this.elem,\"display\")===\"none\")this.elem.style.display=\"block\"}this.options.hide&&c(this.elem).hide();if(this.options.hide||this.options.show)for(var e in this.options.curAnim)c.style(this.elem, e,this.options.orig[e]);this.options.complete.call(this.elem)}return false}else{e=b-this.startTime;this.state=e/this.options.duration;a=this.options.easing||(c.easing.swing?\"swing\":\"linear\");this.pos=c.easing[this.options.specialEasing&&this.options.specialEasing[this.prop]||a](this.state,e,0,1,this.options.duration);this.now=this.start+(this.end-this.start)*this.pos;this.update()}return true}};c.extend(c.fx,{tick:function(){for(var a=c.timers,b=0;b\"; a.insertBefore(b,a.firstChild);d=b.firstChild;f=d.firstChild;e=d.nextSibling.firstChild.firstChild;this.doesNotAddBorder=f.offsetTop!==5;this.doesAddBorderForTableAndCells=e.offsetTop===5;f.style.position=\"fixed\";f.style.top=\"20px\";this.supportsFixedPosition=f.offsetTop===20||f.offsetTop===15;f.style.position=f.style.top=\"\";d.style.overflow=\"hidden\";d.style.position=\"relative\";this.subtractsBorderForOverflowNotVisible=f.offsetTop===-5;this.doesNotIncludeMarginInBodyOffset=a.offsetTop!==j;a.removeChild(b); c.offset.initialize=c.noop},bodyOffset:function(a){var b=a.offsetTop,d=a.offsetLeft;c.offset.initialize();if(c.offset.doesNotIncludeMarginInBodyOffset){b+=parseFloat(c.curCSS(a,\"marginTop\",true))||0;d+=parseFloat(c.curCSS(a,\"marginLeft\",true))||0}return{top:b,left:d}},setOffset:function(a,b,d){if(/static/.test(c.curCSS(a,\"position\")))a.style.position=\"relative\";var f=c(a),e=f.offset(),j=parseInt(c.curCSS(a,\"top\",true),10)||0,i=parseInt(c.curCSS(a,\"left\",true),10)||0;if(c.isFunction(b))b=b.call(a, d,e);d={top:b.top-e.top+j,left:b.left-e.left+i};\"using\"in b?b.using.call(a,d):f.css(d)}};c.fn.extend({position:function(){if(!this[0])return null;var a=this[0],b=this.offsetParent(),d=this.offset(),f=/^body|html$/i.test(b[0].nodeName)?{top:0,left:0}:b.offset();d.top-=parseFloat(c.curCSS(a,\"marginTop\",true))||0;d.left-=parseFloat(c.curCSS(a,\"marginLeft\",true))||0;f.top+=parseFloat(c.curCSS(b[0],\"borderTopWidth\",true))||0;f.left+=parseFloat(c.curCSS(b[0],\"borderLeftWidth\",true))||0;return{top:d.top- f.top,left:d.left-f.left}},offsetParent:function(){return this.map(function(){for(var a=this.offsetParent||s.body;a&&!/^body|html$/i.test(a.nodeName)&&c.css(a,\"position\")===\"static\";)a=a.offsetParent;return a})}});c.each([\"Left\",\"Top\"],function(a,b){var d=\"scroll\"+b;c.fn[d]=function(f){var e=this[0],j;if(!e)return null;if(f!==w)return this.each(function(){if(j=wa(this))j.scrollTo(!a?f:c(j).scrollLeft(),a?f:c(j).scrollTop());else this[d]=f});else return(j=wa(e))?\"pageXOffset\"in j?j[a?\"pageYOffset\": \"pageXOffset\"]:c.support.boxModel&&j.document.documentElement[d]||j.document.body[d]:e[d]}});c.each([\"Height\",\"Width\"],function(a,b){var d=b.toLowerCase();c.fn[\"inner\"+b]=function(){return this[0]?c.css(this[0],d,false,\"padding\"):null};c.fn[\"outer\"+b]=function(f){return this[0]?c.css(this[0],d,false,f?\"margin\":\"border\"):null};c.fn[d]=function(f){var e=this[0];if(!e)return f==null?null:this;if(c.isFunction(f))return this.each(function(j){var i=c(this);i[d](f.call(this,j,i[d]()))});return\"scrollTo\"in e&&e.document?e.document.compatMode===\"CSS1Compat\"&&e.document.documentElement[\"client\"+b]||e.document.body[\"client\"+b]:e.nodeType===9?Math.max(e.documentElement[\"client\"+b],e.body[\"scroll\"+b],e.documentElement[\"scroll\"+b],e.body[\"offset\"+b],e.documentElement[\"offset\"+b]):f===w?c.css(e,d):this.css(d,typeof f===\"string\"?f:f+\"px\")}});A.jQuery=A.$=c})(window);","raw":null,"content":null},{"title":"","date":"2017-05-16T01:18:35.574Z","updated":"2016-03-05T08:56:21.842Z","comments":true,"path":"gghappybirthday/js/jquery.min.js","permalink":"https://ygcaicn.github.io/gghappybirthday/js/jquery.min.js","excerpt":"","text":"/*! jQuery v1.7.2 jquery.com | jquery.org/license */ (function(a,b){function cy(a){return f.isWindow(a)?a:a.nodeType===9?a.defaultView||a.parentWindow:!1}function cu(a){if(!cj[a]){var b=c.body,d=f(\"\").appendTo(b),e=d.css(\"display\");d.remove();if(e===\"none\"||e===\"\"){ck||(ck=c.createElement(\"iframe\"),ck.frameBorder=ck.width=ck.height=0),b.appendChild(ck);if(!cl||!ck.createElement)cl=(ck.contentWindow||ck.contentDocument).document,cl.write((f.support.boxModel?\"\":\"\")+\"\"),cl.close();d=cl.createElement(a),cl.body.appendChild(d),e=f.css(d,\"display\"),b.removeChild(ck)}cj[a]=e}return cj[a]}function ct(a,b){var c={};f.each(cp.concat.apply([],cp.slice(0,b)),function(){c[this]=a});return c}function cs(){cq=b}function cr(){setTimeout(cs,0);return cq=f.now()}function ci(){try{return new a.ActiveXObject(\"Microsoft.XMLHTTP\")}catch(b){}}function ch(){try{return new a.XMLHttpRequest}catch(b){}}function cb(a,c){a.dataFilter&&(c=a.dataFilter(c,a.dataType));var d=a.dataTypes,e={},g,h,i=d.length,j,k=d[0],l,m,n,o,p;for(g=1;g0){if(c!==\"border\")for(;e=0===c})}function S(a){return!a||!a.parentNode||a.parentNode.nodeType===11}function K(){return!0}function J(){return!1}function n(a,b,c){var d=b+\"defer\",e=b+\"queue\",g=b+\"mark\",h=f._data(a,d);h&&(c===\"queue\"||!f._data(a,e))&&(c===\"mark\"||!f._data(a,g))&&setTimeout(function(){!f._data(a,e)&&!f._data(a,g)&&(f.removeData(a,d,!0),h.fire())},0)}function m(a){for(var b in a){if(b===\"data\"&&f.isEmptyObject(a[b]))continue;if(b!==\"toJSON\")return!1}return!0}function l(a,c,d){if(d===b&&a.nodeType===1){var e=\"data-\"+c.replace(k,\"-$1\").toLowerCase();d=a.getAttribute(e);if(typeof d==\"string\"){try{d=d===\"true\"?!0:d===\"false\"?!1:d===\"null\"?null:f.isNumeric(d)?+d:j.test(d)?f.parseJSON(d):d}catch(g){}f.data(a,c,d)}else d=b}return d}function h(a){var b=g[a]={},c,d;a=a.split(/\\s+/);for(c=0,d=a.length;c)[^>]*$|#([\\w\\-]*)$)/,j=/\\S/,k=/^\\s+/,l=/\\s+$/,m=/^(?:)?$/,n=/^[\\],:{}\\s]*$/,o=/\\\\(?:[\"\\\\\\/bfnrt]|u[0-9a-fA-F]{4})/g,p=/\"[^\"\\\\\\n\\r]*\"|true|false|null|-?\\d+(?:\\.\\d*)?(?:[eE][+\\-]?\\d+)?/g,q=/(?:^|:|,)(?:\\s*\\[)+/g,r=/(webkit)[ \\/]([\\w.]+)/,s=/(opera)(?:.*version)?[ \\/]([\\w.]+)/,t=/(msie) ([\\w.]+)/,u=/(mozilla)(?:.*? rv:([\\w.]+))?/,v=/-([a-z]|[0-9])/ig,w=/^-ms-/,x=function(a,b){return(b+\"\").toUpperCase()},y=d.userAgent,z,A,B,C=Object.prototype.toString,D=Object.prototype.hasOwnProperty,E=Array.prototype.push,F=Array.prototype.slice,G=String.prototype.trim,H=Array.prototype.indexOf,I={};e.fn=e.prototype={constructor:e,init:function(a,d,f){var g,h,j,k;if(!a)return this;if(a.nodeType){this.context=this[0]=a,this.length=1;return this}if(a===\"body\"&&!d&&c.body){this.context=c,this[0]=c.body,this.selector=a,this.length=1;return this}if(typeof a==\"string\"){a.charAt(0)!==\"\"||a.length0)return;A.fireWith(c,[e]),e.fn.trigger&&e(c).trigger(\"ready\").off(\"ready\")}},bindReady:function(){if(!A){A=e.Callbacks(\"once memory\");if(c.readyState===\"complete\")return setTimeout(e.ready,1);if(c.addEventListener)c.addEventListener(\"DOMContentLoaded\",B,!1),a.addEventListener(\"load\",e.ready,!1);else if(c.attachEvent){c.attachEvent(\"onreadystatechange\",B),a.attachEvent(\"onload\",e.ready);var b=!1;try{b=a.frameElement==null}catch(d){}c.documentElement.doScroll&&b&&J()}}},isFunction:function(a){return e.type(a)===\"function\"},isArray:Array.isArray||function(a){return e.type(a)===\"array\"},isWindow:function(a){return a!=null&&a==a.window},isNumeric:function(a){return!isNaN(parseFloat(a))&&isFinite(a)},type:function(a){return a==null?String(a):I[C.call(a)]||\"object\"},isPlainObject:function(a){if(!a||e.type(a)!==\"object\"||a.nodeType||e.isWindow(a))return!1;try{if(a.constructor&&!D.call(a,\"constructor\")&&!D.call(a.constructor.prototype,\"isPrototypeOf\"))return!1}catch(c){return!1}var d;for(d in a);return d===b||D.call(a,d)},isEmptyObject:function(a){for(var b in a)return!1;return!0},error:function(a){throw new Error(a)},parseJSON:function(b){if(typeof b!=\"string\"||!b)return null;b=e.trim(b);if(a.JSON&&a.JSON.parse)return a.JSON.parse(b);if(n.test(b.replace(o,\"@\").replace(p,\"]\").replace(q,\"\")))return(new Function(\"return \"+b))();e.error(\"Invalid JSON: \"+b)},parseXML:function(c){if(typeof c!=\"string\"||!c)return null;var d,f;try{a.DOMParser?(f=new DOMParser,d=f.parseFromString(c,\"text/xml\")):(d=new ActiveXObject(\"Microsoft.XMLDOM\"),d.async=\"false\",d.loadXML(c))}catch(g){d=b}(!d||!d.documentElement||d.getElementsByTagName(\"parsererror\").length)&&e.error(\"Invalid XML: \"+c);return d},noop:function(){},globalEval:function(b){b&&j.test(b)&&(a.execScript||function(b){a.eval.call(a,b)})(b)},camelCase:function(a){return a.replace(w,\"ms-\").replace(v,x)},nodeName:function(a,b){return a.nodeName&&a.nodeName.toUpperCase()===b.toUpperCase()},each:function(a,c,d){var f,g=0,h=a.length,i=h===b||e.isFunction(a);if(d){if(i){for(f in a)if(c.apply(a[f],d)===!1)break}else for(;g0&&a[0]&&a[j-1]||j===0||e.isArray(a));if(k)for(;i1?i.call(arguments,0):b,j.notifyWith(k,e)}}function l(a){return function(c){b[a]=arguments.length>1?i.call(arguments,0):c,--g||j.resolveWith(j,b)}}var b=i.call(arguments,0),c=0,d=b.length,e=Array(d),g=d,h=d,j=d1){for(;ca\",d=p.getElementsByTagName(\"*\"),e=p.getElementsByTagName(\"a\")[0];if(!d||!d.length||!e)return{};g=c.createElement(\"select\"),h=g.appendChild(c.createElement(\"option\")),i=p.getElementsByTagName(\"input\")[0],b={leadingWhitespace:p.firstChild.nodeType===3,tbody:!p.getElementsByTagName(\"tbody\").length,htmlSerialize:!!p.getElementsByTagName(\"link\").length,style:/top/.test(e.getAttribute(\"style\")),hrefNormalized:e.getAttribute(\"href\")===\"/a\",opacity:/^0.55/.test(e.style.opacity),cssFloat:!!e.style.cssFloat,checkOn:i.value===\"on\",optSelected:h.selected,getSetAttribute:p.className!==\"t\",enctype:!!c.createElement(\"form\").enctype,html5Clone:c.createElement(\"nav\").cloneNode(!0).outerHTML!==\"\",submitBubbles:!0,changeBubbles:!0,focusinBubbles:!1,deleteExpando:!0,noCloneEvent:!0,inlineBlockNeedsLayout:!1,shrinkWrapBlocks:!1,reliableMarginRight:!0,pixelMargin:!0},f.boxModel=b.boxModel=c.compatMode===\"CSS1Compat\",i.checked=!0,b.noCloneChecked=i.cloneNode(!0).checked,g.disabled=!0,b.optDisabled=!h.disabled;try{delete p.test}catch(r){b.deleteExpando=!1}!p.addEventListener&&p.attachEvent&&p.fireEvent&&(p.attachEvent(\"onclick\",function(){b.noCloneEvent=!1}),p.cloneNode(!0).fireEvent(\"onclick\")),i=c.createElement(\"input\"),i.value=\"t\",i.setAttribute(\"type\",\"radio\"),b.radioValue=i.value===\"t\",i.setAttribute(\"checked\",\"checked\"),i.setAttribute(\"name\",\"t\"),p.appendChild(i),j=c.createDocumentFragment(),j.appendChild(p.lastChild),b.checkClone=j.cloneNode(!0).cloneNode(!0).lastChild.checked,b.appendChecked=i.checked,j.removeChild(i),j.appendChild(p);if(p.attachEvent)for(n in{submit:1,change:1,focusin:1})m=\"on\"+n,o=m in p,o||(p.setAttribute(m,\"return;\"),o=typeof p[m]==\"function\"),b[n+\"Bubbles\"]=o;j.removeChild(p),j=g=h=p=i=null,f(function(){var d,e,g,h,i,j,l,m,n,q,r,s,t,u=c.getElementsByTagName(\"body\")[0];!u||(m=1,t=\"padding:0;margin:0;border:\",r=\"position:absolute;top:0;left:0;width:1px;height:1px;\",s=t+\"0;visibility:hidden;\",n=\"style='\"+r+t+\"5px solid #000;\",q=\"\"+\"\"+\"\",d=c.createElement(\"div\"),d.style.cssText=s+\"width:0;height:0;position:static;top:0;margin-top:\"+m+\"px\",u.insertBefore(d,u.firstChild),p=c.createElement(\"div\"),d.appendChild(p),p.innerHTML=\"t\",k=p.getElementsByTagName(\"td\"),o=k[0].offsetHeight===0,k[0].style.display=\"\",k[1].style.display=\"none\",b.reliableHiddenOffsets=o&&k[0].offsetHeight===0,a.getComputedStyle&&(p.innerHTML=\"\",l=c.createElement(\"div\"),l.style.width=\"0\",l.style.marginRight=\"0\",p.style.width=\"2px\",p.appendChild(l),b.reliableMarginRight=(parseInt((a.getComputedStyle(l,null)||{marginRight:0}).marginRight,10)||0)===0),typeof p.style.zoom!=\"undefined\"&&(p.innerHTML=\"\",p.style.width=p.style.padding=\"1px\",p.style.border=0,p.style.overflow=\"hidden\",p.style.display=\"inline\",p.style.zoom=1,b.inlineBlockNeedsLayout=p.offsetWidth===3,p.style.display=\"block\",p.style.overflow=\"visible\",p.innerHTML=\"\",b.shrinkWrapBlocks=p.offsetWidth!==3),p.style.cssText=r+s,p.innerHTML=q,e=p.firstChild,g=e.firstChild,i=e.nextSibling.firstChild.firstChild,j={doesNotAddBorder:g.offsetTop!==5,doesAddBorderForTableAndCells:i.offsetTop===5},g.style.position=\"fixed\",g.style.top=\"20px\",j.fixedPosition=g.offsetTop===20||g.offsetTop===15,g.style.position=g.style.top=\"\",e.style.overflow=\"hidden\",e.style.position=\"relative\",j.subtractsBorderForOverflowNotVisible=g.offsetTop===-5,j.doesNotIncludeMarginInBodyOffset=u.offsetTop!==m,a.getComputedStyle&&(p.style.marginTop=\"1%\",b.pixelMargin=(a.getComputedStyle(p,null)||{marginTop:0}).marginTop!==\"1%\"),typeof d.style.zoom!=\"undefined\"&&(d.style.zoom=1),u.removeChild(d),l=p=d=null,f.extend(b,j))});return b}();var j=/^(?:\\{.*\\}|\\[.*\\])$/,k=/([A-Z])/g;f.extend({cache:{},uuid:0,expando:\"jQuery\"+(f.fn.jquery+Math.random()).replace(/\\D/g,\"\"),noData:{embed:!0,object:\"clsid:D27CDB6E-AE6D-11cf-96B8-444553540000\",applet:!0},hasData:function(a){a=a.nodeType?f.cache[a[f.expando]]:a[f.expando];return!!a&&!m(a)},data:function(a,c,d,e){if(!!f.acceptData(a)){var g,h,i,j=f.expando,k=typeof c==\"string\",l=a.nodeType,m=l?f.cache:a,n=l?a[j]:a[j]&&j,o=c===\"events\";if((!n||!m[n]||!o&&!e&&!m[n].data)&&k&&d===b)return;n||(l?a[j]=n=++f.uuid:n=j),m[n]||(m[n]={},l||(m[n].toJSON=f.noop));if(typeof c==\"object\"||typeof c==\"function\")e?m[n]=f.extend(m[n],c):m[n].data=f.extend(m[n].data,c);g=h=m[n],e||(h.data||(h.data={}),h=h.data),d!==b&&(h[f.camelCase(c)]=d);if(o&&!h[c])return g.events;k?(i=h[c],i==null&&(i=h[f.camelCase(c)])):i=h;return i}},removeData:function(a,b,c){if(!!f.acceptData(a)){var d,e,g,h=f.expando,i=a.nodeType,j=i?f.cache:a,k=i?a[h]:h;if(!j[k])return;if(b){d=c?j[k]:j[k].data;if(d){f.isArray(b)||(b in d?b=[b]:(b=f.camelCase(b),b in d?b=[b]:b=b.split(\" \")));for(e=0,g=b.length;e1,null,!1)},removeData:function(a){return this.each(function(){f.removeData(this,a)})}}),f.extend({_mark:function(a,b){a&&(b=(b||\"fx\")+\"mark\",f._data(a,b,(f._data(a,b)||0)+1))},_unmark:function(a,b,c){a!==!0&&(c=b,b=a,a=!1);if(b){c=c||\"fx\";var d=c+\"mark\",e=a?0:(f._data(b,d)||1)-1;e?f._data(b,d,e):(f.removeData(b,d,!0),n(b,c,\"mark\"))}},queue:function(a,b,c){var d;if(a){b=(b||\"fx\")+\"queue\",d=f._data(a,b),c&&(!d||f.isArray(c)?d=f._data(a,b,f.makeArray(c)):d.push(c));return d||[]}},dequeue:function(a,b){b=b||\"fx\";var c=f.queue(a,b),d=c.shift(),e={};d===\"inprogress\"&&(d=c.shift()),d&&(b===\"fx\"&&c.unshift(\"inprogress\"),f._data(a,b+\".run\",e),d.call(a,function(){f.dequeue(a,b)},e)),c.length||(f.removeData(a,b+\"queue \"+b+\".run\",!0),n(a,b,\"queue\"))}}),f.fn.extend({queue:function(a,c){var d=2;typeof a!=\"string\"&&(c=a,a=\"fx\",d--);if(arguments.length1)},removeAttr:function(a){return this.each(function(){f.removeAttr(this,a)})},prop:function(a,b){return f.access(this,f.prop,a,b,arguments.length>1)},removeProp:function(a){a=f.propFix[a]||a;return this.each(function(){try{this[a]=b,delete this[a]}catch(c){}})},addClass:function(a){var b,c,d,e,g,h,i;if(f.isFunction(a))return this.each(function(b){f(this).addClass(a.call(this,b,this.className))});if(a&&typeof a==\"string\"){b=a.split(p);for(c=0,d=this.length;c-1)return!0;return!1},val:function(a){var c,d,e,g=this[0];{if(!!arguments.length){e=f.isFunction(a);return this.each(function(d){var g=f(this),h;if(this.nodeType===1){e?h=a.call(this,d,g.val()):h=a,h==null?h=\"\":typeof h==\"number\"?h+=\"\":f.isArray(h)&&(h=f.map(h,function(a){return a==null?\"\":a+\"\"})),c=f.valHooks[this.type]||f.valHooks[this.nodeName.toLowerCase()];if(!c||!(\"set\"in c)||c.set(this,h,\"value\")===b)this.value=h}})}if(g){c=f.valHooks[g.type]||f.valHooks[g.nodeName.toLowerCase()];if(c&&\"get\"in c&&(d=c.get(g,\"value\"))!==b)return d;d=g.value;return typeof d==\"string\"?d.replace(q,\"\"):d==null?\"\":d}}}}),f.extend({valHooks:{option:{get:function(a){var b=a.attributes.value;return!b||b.specified?a.value:a.text}},select:{get:function(a){var b,c,d,e,g=a.selectedIndex,h=[],i=a.options,j=a.type===\"select-one\";if(g=0}),c.length||(a.selectedIndex=-1);return c}}},attrFn:{val:!0,css:!0,html:!0,text:!0,data:!0,width:!0,height:!0,offset:!0},attr:function(a,c,d,e){var g,h,i,j=a.nodeType;if(!!a&&j!==3&&j!==8&&j!==2){if(e&&c in f.attrFn)return f(a)[c](d);if(typeof a.getAttribute==\"undefined\")return f.prop(a,c,d);i=j!==1||!f.isXMLDoc(a),i&&(c=c.toLowerCase(),h=f.attrHooks[c]||(u.test(c)?x:w));if(d!==b){if(d===null){f.removeAttr(a,c);return}if(h&&\"set\"in h&&i&&(g=h.set(a,d,c))!==b)return g;a.setAttribute(c,\"\"+d);return d}if(h&&\"get\"in h&&i&&(g=h.get(a,c))!==null)return g;g=a.getAttribute(c);return g===null?b:g}},removeAttr:function(a,b){var c,d,e,g,h,i=0;if(b&&a.nodeType===1){d=b.toLowerCase().split(p),g=d.length;for(;i=0}})});var z=/^(?:textarea|input|select)$/i,A=/^([^\\.]*)?(?:\\.(.+))?$/,B=/(?:^|\\s)hover(\\.\\S+)?\\b/,C=/^key/,D=/^(?:mouse|contextmenu)|click/,E=/^(?:focusinfocus|focusoutblur)$/,F=/^(\\w*)(?:#([\\w\\-]+))?(?:\\.([\\w\\-]+))?$/,G=function( a){var b=F.exec(a);b&&(b[1]=(b[1]||\"\").toLowerCase(),b[3]=b[3]&&new RegExp(\"(?:^|\\\\s)\"+b[3]+\"(?:\\\\s|$)\"));return b},H=function(a,b){var c=a.attributes||{};return(!b[1]||a.nodeName.toLowerCase()===b[1])&&(!b[2]||(c.id||{}).value===b[2])&&(!b[3]||b[3].test((c[\"class\"]||{}).value))},I=function(a){return f.event.special.hover?a:a.replace(B,\"mouseenter$1 mouseleave$1\")};f.event={add:function(a,c,d,e,g){var h,i,j,k,l,m,n,o,p,q,r,s;if(!(a.nodeType===3||a.nodeType===8||!c||!d||!(h=f._data(a)))){d.handler&&(p=d,d=p.handler,g=p.selector),d.guid||(d.guid=f.guid++),j=h.events,j||(h.events=j={}),i=h.handle,i||(h.handle=i=function(a){return typeof f!=\"undefined\"&&(!a||f.event.triggered!==a.type)?f.event.dispatch.apply(i.elem,arguments):b},i.elem=a),c=f.trim(I(c)).split(\" \");for(k=0;k=0&&(h=h.slice(0,-1),k=!0),h.indexOf(\".\")>=0&&(i=h.split(\".\"),h=i.shift(),i.sort());if((!e||f.event.customEvent[h])&&!f.event.global[h])return;c=typeof c==\"object\"?c[f.expando]?c:new f.Event(h,c):new f.Event(h),c.type=h,c.isTrigger=!0,c.exclusive=k,c.namespace=i.join(\".\"),c.namespace_re=c.namespace?new RegExp(\"(^|\\\\.)\"+i.join(\"\\\\.(?:.*\\\\.)?\")+\"(\\\\.|$)\"):null,o=h.indexOf(\":\")e&&j.push({elem:this,matches:d.slice(e)});for(k=0;k0?this.on(b,null,a,c):this.trigger(b)},f.attrFn&&(f.attrFn[b]=!0),C.test(b)&&(f.event.fixHooks[b]=f.event.keyHooks),D.test(b)&&(f.event.fixHooks[b]=f.event.mouseHooks)}),function(){function x(a,b,c,e,f,g){for(var h=0,i=e.length;h0){k=j;break}}j=j[a]}e[h]=k}}}function w(a,b,c,e,f,g){for(var h=0,i=e.length;h+~,(\\[\\\\]+)+|[>+~])(\\s*,\\s*)?((?:.|\\r|\\n)*)/g,d=\"sizcache\"+(Math.random()+\"\").replace(\".\",\"\"),e=0,g=Object.prototype.toString,h=!1,i=!0,j=/\\\\/g,k=/\\r\\n/g,l=/\\W/;[0,0].sort(function(){i=!1;return 0});var m=function(b,d,e,f){e=e||[],d=d||c;var h=d;if(d.nodeType!==1&&d.nodeType!==9)return[];if(!b||typeof b!=\"string\")return e;var i,j,k,l,n,q,r,t,u=!0,v=m.isXML(d),w=[],x=b;do{a.exec(\"\"),i=a.exec(x);if(i){x=i[3],w.push(i[1]);if(i[2]){l=i[3];break}}}while(i);if(w.length>1&&p.exec(b))if(w.length===2&&o.relative[w[0]])j=y(w[0]+w[1],d,f);else{j=o.relative[w[0]]?[d]:m(w.shift(),d);while(w.length)b=w.shift(),o.relative[b]&&(b+=w.shift()),j=y(b,j,f)}else{!f&&w.length>1&&d.nodeType===9&&!v&&o.match.ID.test(w[0])&&!o.match.ID.test(w[w.length-1])&&(n=m.find(w.shift(),d,v),d=n.expr?m.filter(n.expr,n.set)[0]:n.set[0]);if(d){n=f?{expr:w.pop(),set:s(f)}:m.find(w.pop(),w.length===1&&(w[0]===\"~\"||w[0]===\"+\")&&d.parentNode?d.parentNode:d,v),j=n.expr?m.filter(n.expr,n.set):n.set,w.length>0?k=s(j):u=!1;while(w.length)q=w.pop(),r=q,o.relative[q]?r=w.pop():q=\"\",r==null&&(r=d),o.relative[q](k,r,v)}else k=w=[]}k||(k=j),k||m.error(q||b);if(g.call(k)===\"[object Array]\")if(!u)e.push.apply(e,k);else if(d&&d.nodeType===1)for(t=0;k[t]!=null;t++)k[t]&&(k[t]===!0||k[t].nodeType===1&&m.contains(d,k[t]))&&e.push(j[t]);else for(t=0;k[t]!=null;t++)k[t]&&k[t].nodeType===1&&e.push(j[t]);else s(k,e);l&&(m(l,h,e,f),m.uniqueSort(e));return e};m.uniqueSort=function(a){if(u){h=i,a.sort(u);if(h)for(var b=1;b0},m.find=function(a,b,c){var d,e,f,g,h,i;if(!a)return[];for(e=0,f=o.order.length;e\":function(a,b){var c,d=typeof b==\"string\",e=0,f=a.length;if(d&&!l.test(b)){b=b.toLowerCase();for(;e=0)?c||d.push(h):c&&(b[g]=!1));return!1},ID:function(a){return a[1].replace(j,\"\")},TAG:function(a,b){return a[1].replace(j,\"\").toLowerCase()},CHILD:function(a){if(a[1]===\"nth\"){a[2]||m.error(a[0]),a[2]=a[2].replace(/^\\+|\\s*/g,\"\");var b=/(-?)(\\d*)(?:n([+\\-]?\\d*))?/.exec(a[2]===\"even\"&&\"2n\"||a[2]===\"odd\"&&\"2n+1\"||!/\\D/.test(a[2])&&\"0n+\"+a[2]||a[2]);a[2]=b[1]+(b[2]||1)-0,a[3]=b[3]-0}else a[2]&&m.error(a[0]);a[0]=e++;return a},ATTR:function(a,b,c,d,e,f){var g=a[1]=a[1].replace(j,\"\");!f&&o.attrMap[g]&&(a[1]=o.attrMap[g]),a[4]=(a[4]||a[5]||\"\").replace(j,\"\"),a[2]===\"~=\"&&(a[4]=\" \"+a[4]+\" \");return a},PSEUDO:function(b,c,d,e,f){if(b[1]===\"not\")if((a.exec(b[3])||\"\").length>1||/^\\w/.test(b[3]))b[3]=m(b[3],null,null,c);else{var g=m.filter(b[3],c,d,!0^f);d||e.push.apply(e,g);return!1}else if(o.match.POS.test(b[0])||o.match.CHILD.test(b[0]))return!0;return b},POS:function(a){a.unshift(!0);return a}},filters:{enabled:function(a){return a.disabled===!1&&a.type!==\"hidden\"},disabled:function(a){return a.disabled===!0},checked:function(a){return a.checked===!0},selected:function(a){a.parentNode&&a.parentNode.selectedIndex;return a.selected===!0},parent:function(a){return!!a.firstChild},empty:function(a){return!a.firstChild},has:function(a,b,c){return!!m(c[3],a).length},header:function(a){return/h\\d/i.test(a.nodeName)},text:function(a){var b=a.getAttribute(\"type\"),c=a.type;return a.nodeName.toLowerCase()===\"input\"&&\"text\"===c&&(b===c||b===null)},radio:function(a){return a.nodeName.toLowerCase()===\"input\"&&\"radio\"===a.type},checkbox:function(a){return a.nodeName.toLowerCase()===\"input\"&&\"checkbox\"===a.type},file:function(a){return a.nodeName.toLowerCase()===\"input\"&&\"file\"===a.type},password:function(a){return a.nodeName.toLowerCase()===\"input\"&&\"password\"===a.type},submit:function(a){var b=a.nodeName.toLowerCase();return(b===\"input\"||b===\"button\")&&\"submit\"===a.type},image:function(a){return a.nodeName.toLowerCase()===\"input\"&&\"image\"===a.type},reset:function(a){var b=a.nodeName.toLowerCase();return(b===\"input\"||b===\"button\")&&\"reset\"===a.type},button:function(a){var b=a.nodeName.toLowerCase();return b===\"input\"&&\"button\"===a.type||b===\"button\"},input:function(a){return/input|select|textarea|button/i.test(a.nodeName)},focus:function(a){return a===a.ownerDocument.activeElement}},setFilters:{first:function(a,b){return b===0},last:function(a,b,c,d){return b===d.length-1},even:function(a,b){return b%2===0},odd:function(a,b){return b%2===1},lt:function(a,b,c){return bc[3]-0},nth:function(a,b,c){return c[3]-0===b},eq:function(a,b,c){return c[3]-0===b}},filter:{PSEUDO:function(a,b,c,d){var e=b[1],f=o.filters[e];if(f)return f(a,c,b,d);if(e===\"contains\")return(a.textContent||a.innerText||n([a])||\"\").indexOf(b[3])>=0;if(e===\"not\"){var g=b[3];for(var h=0,i=g.length;h=0}},ID:function(a,b){return a.nodeType===1&&a.getAttribute(\"id\")===b},TAG:function(a,b){return b===\"*\"&&a.nodeType===1||!!a.nodeName&&a.nodeName.toLowerCase()===b},CLASS:function(a,b){return(\" \"+(a.className||a.getAttribute(\"class\"))+\" \").indexOf(b)>-1},ATTR:function(a,b){var c=b[1],d=m.attr?m.attr(a,c):o.attrHandle[c]?o.attrHandle[c](a):a[c]!=null?a[c]:a.getAttribute(c),e=d+\"\",f=b[2],g=b[4];return d==null?f===\"!=\":!f&&m.attr?d!=null:f===\"=\"?e===g:f===\"*=\"?e.indexOf(g)>=0:f===\"~=\"?(\" \"+e+\" \").indexOf(g)>=0:g?f===\"!=\"?e!==g:f===\"^=\"?e.indexOf(g)===0:f===\"$=\"?e.substr(e.length-g.length)===g:f===\"|=\"?e===g||e.substr(0,g.length+1)===g+\"-\":!1:e&&d!==!1},POS:function(a,b,c,d){var e=b[2],f=o.setFilters[e];if(f)return f(a,c,b,d)}}},p=o.match.POS,q=function(a,b){return\"\\\\\"+(b-0+1)};for(var r in o.match)o.match[r]=new RegExp(o.match[r].source+/(?![^\\[]*\\])(?![^\\(]*\\))/.source),o.leftMatch[r]=new RegExp(/(^(?:.|\\r|\\n)*?)/.source+o.match[r].source.replace(/\\\\(\\d+)/g,q));o.match.globalPOS=p;var s=function(a,b){a=Array.prototype.slice.call(a,0);if(b){b.push.apply(b,a);return b}return a};try{Array.prototype.slice.call(c.documentElement.childNodes,0)[0].nodeType}catch(t){s=function(a,b){var c=0,d=b||[];if(g.call(a)===\"[object Array]\")Array.prototype.push.apply(d,a);else if(typeof a.length==\"number\")for(var e=a.length;c\",e.insertBefore(a,e.firstChild),c.getElementById(d)&&(o.find.ID=function(a,c,d){if(typeof c.getElementById!=\"undefined\"&&!d){var e=c.getElementById(a[1]);return e?e.id===a[1]||typeof e.getAttributeNode!=\"undefined\"&&e.getAttributeNode(\"id\").nodeValue===a[1]?[e]:b:[]}},o.filter.ID=function(a,b){var c=typeof a.getAttributeNode!=\"undefined\"&&a.getAttributeNode(\"id\");return a.nodeType===1&&c&&c.nodeValue===b}),e.removeChild(a),e=a=null}(),function(){var a=c.createElement(\"div\");a.appendChild(c.createComment(\"\")),a.getElementsByTagName(\"*\").length>0&&(o.find.TAG=function(a,b){var c=b.getElementsByTagName(a[1]);if(a[1]===\"*\"){var d=[];for(var e=0;c[e];e++)c[e].nodeType===1&&d.push(c[e]);c=d}return c}),a.innerHTML=\"\",a.firstChild&&typeof a.firstChild.getAttribute!=\"undefined\"&&a.firstChild.getAttribute(\"href\")!==\"#\"&&(o.attrHandle.href=function(a){return a.getAttribute(\"href\",2)}),a=null}(),c.querySelectorAll&&function(){var a=m,b=c.createElement(\"div\"),d=\"__sizzle__\";b.innerHTML=\"\";if(!b.querySelectorAll||b.querySelectorAll(\".TEST\").length!==0){m=function(b,e,f,g){e=e||c;if(!g&&!m.isXML(e)){var h=/^(\\w+$)|^\\.([\\w\\-]+$)|^#([\\w\\-]+$)/.exec(b);if(h&&(e.nodeType===1||e.nodeType===9)){if(h[1])return s(e.getElementsByTagName(b),f);if(h[2]&&o.find.CLASS&&e.getElementsByClassName)return s(e.getElementsByClassName(h[2]),f)}if(e.nodeType===9){if(b===\"body\"&&e.body)return s([e.body],f);if(h&&h[3]){var i=e.getElementById(h[3]);if(!i||!i.parentNode)return s([],f);if(i.id===h[3])return s([i],f)}try{return s(e.querySelectorAll(b),f)}catch(j){}}else if(e.nodeType===1&&e.nodeName.toLowerCase()!==\"object\"){var k=e,l=e.getAttribute(\"id\"),n=l||d,p=e.parentNode,q=/^\\s*[+~]/.test(b);l?n=n.replace(/'/g,\"\\\\$&\"):e.setAttribute(\"id\",n),q&&p&&(e=e.parentNode);try{if(!q||p)return s(e.querySelectorAll(\"[id='\"+n+\"'] \"+b),f)}catch(r){}finally{l||k.removeAttribute(\"id\")}}}return a(b,e,f,g)};for(var e in a)m[e]=a[e];b=null}}(),function(){var a=c.documentElement,b=a.matchesSelector||a.mozMatchesSelector||a.webkitMatchesSelector||a.msMatchesSelector;if(b){var d=!b.call(c.createElement(\"div\"),\"div\"),e=!1;try{b.call(c.documentElement,\"[test!='']:sizzle\")}catch(f){e=!0}m.matchesSelector=function(a,c){c=c.replace(/\\=\\s*([^'\"\\]]*)\\s*\\]/g,\"='$1']\");if(!m.isXML(a))try{if(e||!o.match.PSEUDO.test(c)&&!/!=/.test(c)){var f=b.call(a,c);if(f||!d||a.document&&a.document.nodeType!==11)return f}}catch(g){}return m(c,null,null,[a]).length>0}}}(),function(){var a=c.createElement(\"div\");a.innerHTML=\"\";if(!!a.getElementsByClassName&&a.getElementsByClassName(\"e\").length!==0){a.lastChild.className=\"e\";if(a.getElementsByClassName(\"e\").length===1)return;o.order.splice(1,0,\"CLASS\"),o.find.CLASS=function(a,b,c){if(typeof b.getElementsByClassName!=\"undefined\"&&!c)return b.getElementsByClassName(a[1])},a=null}}(),c.documentElement.contains?m.contains=function(a,b){return a!==b&&(a.contains?a.contains(b):!0)}:c.documentElement.compareDocumentPosition?m.contains=function(a,b){return!!(a.compareDocumentPosition(b)&16)}:m.contains=function(){return!1},m.isXML=function(a){var b=(a?a.ownerDocument||a:0).documentElement;return b?b.nodeName!==\"HTML\":!1};var y=function(a,b,c){var d,e=[],f=\"\",g=b.nodeType?[b]:b;while(d=o.match.PSEUDO.exec(a))f+=d[0],a=a.replace(o.match.PSEUDO,\"\");a=o.relative[a]?a+\"*\":a;for(var h=0,i=g.length;h0)for(h=g;h=0:f.filter(a,this).length>0:this.filter(a).length>0)},closest:function(a,b){var c=[],d,e,g=this[0];if(f.isArray(a)){var h=1;while(g&&g.ownerDocument&&g!==b){for(d=0;d-1:f.find.matchesSelector(g,a)){c.push(g);break}g=g.parentNode;if(!g||!g.ownerDocument||g===b||g.nodeType===11)break}}c=c.length>1?f.unique(c):c;return this.pushStack(c,\"closest\",a)},index:function(a){if(!a)return this[0]&&this[0].parentNode?this.prevAll().length:-1;if(typeof a==\"string\")return f.inArray(this[0],f(a));return f.inArray(a.jquery?a[0]:a,this)},add:function(a,b){var c=typeof a==\"string\"?f(a,b):f.makeArray(a&&a.nodeType?[a]:a),d=f.merge(this.get(),c);return this.pushStack(S(c[0])||S(d[0])?d:f.unique(d))},andSelf:function(){return this.add(this.prevObject)}}),f.each({parent:function(a){var b=a.parentNode;return b&&b.nodeType!==11?b:null},parents:function(a){return f.dir(a,\"parentNode\")},parentsUntil:function(a,b,c){return f.dir(a,\"parentNode\",c)},next:function(a){return f.nth(a,2,\"nextSibling\")},prev:function(a){return f.nth(a,2,\"previousSibling\")},nextAll:function(a){return f.dir(a,\"nextSibling\")},prevAll:function(a){return f.dir(a,\"previousSibling\")},nextUntil:function(a,b,c){return f.dir(a,\"nextSibling\",c)},prevUntil:function(a,b,c){return f.dir(a,\"previousSibling\",c)},siblings:function(a){return f.sibling((a.parentNode||{}).firstChild,a)},children:function(a){return f.sibling(a.firstChild)},contents:function(a){return f.nodeName(a,\"iframe\")?a.contentDocument||a.contentWindow.document:f.makeArray(a.childNodes)}},function(a,b){f.fn[a]=function(c,d){var e=f.map(this,b,c);L.test(a)||(d=c),d&&typeof d==\"string\"&&(e=f.filter(d,e)),e=this.length>1&&!R[a]?f.unique(e):e,(this.length>1||N.test(d))&&M.test(a)&&(e=e.reverse());return this.pushStack(e,a,P.call(arguments).join(\",\"))}}),f.extend({filter:function(a,b,c){c&&(a=\":not(\"+a+\")\");return b.length===1?f.find.matchesSelector(b[0],a)?[b[0]]:[]:f.find.matches(a,b)},dir:function(a,c,d){var e=[],g=a[c];while(g&&g.nodeType!==9&&(d===b||g.nodeType!==1||!f(g).is(d)))g.nodeType===1&&e.push(g),g=g[c];return e},nth:function(a,b,c,d){b=b||1;var e=0;for(;a;a=a[c])if(a.nodeType===1&&++e===b)break;return a},sibling:function(a,b){var c=[];for(;a;a=a.nextSibling)a.nodeType===1&&a!==b&&c.push(a);return c}});var V=\"abbr|article|aside|audio|bdi|canvas|data|datalist|details|figcaption|figure|footer|header|hgroup|mark|meter|nav|output|progress|section|summary|time|video\",W=/ jQuery\\d+=\"(?:\\d+|null)\"/g,X=/^\\s+/,Y=/]*)\\/>/ig,Z=/]\",\"i\"),bd=/checked\\s*(?:[^=]|=\\s*.checked.)/i,be=/\\/(java|ecma)script/i,bf=/^\\s*\",\"\"],legend:[1,\"\",\"\"],thead:[1,\"\",\"\"],tr:[2,\"\",\"\"],td:[3,\"\",\"\"],col:[2,\"\",\"\"],area:[1,\"\",\"\"],_default:[0,\"\",\"\"]},bh=U(c);bg.optgroup=bg.option,bg.tbody=bg.tfoot=bg.colgroup=bg.caption=bg.thead,bg.th=bg.td,f.support.htmlSerialize||(bg._default=[1,\"div\",\"\"]),f.fn.extend({text:function(a){return f.access(this,function(a){return a===b?f.text(this):this.empty().append((this[0]&&this[0].ownerDocument||c).createTextNode(a))},null,a,arguments.length)},wrapAll:function(a){if(f.isFunction(a))return this.each(function(b){f(this).wrapAll(a.call(this,b))});if(this[0]){var b=f(a,this[0].ownerDocument).eq(0).clone(!0);this[0].parentNode&&b.insertBefore(this[0]),b.map(function(){var a=this;while(a.firstChild&&a.firstChild.nodeType===1)a=a.firstChild;return a}).append(this)}return this},wrapInner:function(a){if(f.isFunction(a))return this.each(function(b){f(this).wrapInner(a.call(this,b))});return this.each(function(){var b=f(this),c=b.contents();c.length?c.wrapAll(a):b.append(a)})},wrap:function(a){var b=f.isFunction(a);return this.each(function(c){f(this).wrapAll(b?a.call(this,c):a)})},unwrap:function(){return this.parent().each(function(){f.nodeName(this,\"body\")||f(this).replaceWith(this.childNodes)}).end()},append:function(){return this.domManip(arguments,!0,function(a){this.nodeType===1&&this.appendChild(a)})},prepend:function(){return this.domManip(arguments,!0,function(a){this.nodeType===1&&this.insertBefore(a,this.firstChild)})},before:function(){if(this[0]&&this[0].parentNode)return this.domManip(arguments,!1,function(a){this.parentNode.insertBefore(a,this)});if(arguments.length){var a=f .clean(arguments);a.push.apply(a,this.toArray());return this.pushStack(a,\"before\",arguments)}},after:function(){if(this[0]&&this[0].parentNode)return this.domManip(arguments,!1,function(a){this.parentNode.insertBefore(a,this.nextSibling)});if(arguments.length){var a=this.pushStack(this,\"after\",arguments);a.push.apply(a,f.clean(arguments));return a}},remove:function(a,b){for(var c=0,d;(d=this[c])!=null;c++)if(!a||f.filter(a,[d]).length)!b&&d.nodeType===1&&(f.cleanData(d.getElementsByTagName(\"*\")),f.cleanData([d])),d.parentNode&&d.parentNode.removeChild(d);return this},empty:function(){for(var a=0,b;(b=this[a])!=null;a++){b.nodeType===1&&f.cleanData(b.getElementsByTagName(\"*\"));while(b.firstChild)b.removeChild(b.firstChild)}return this},clone:function(a,b){a=a==null?!1:a,b=b==null?a:b;return this.map(function(){return f.clone(this,a,b)})},html:function(a){return f.access(this,function(a){var c=this[0]||{},d=0,e=this.length;if(a===b)return c.nodeType===1?c.innerHTML.replace(W,\"\"):null;if(typeof a==\"string\"&&!ba.test(a)&&(f.support.leadingWhitespace||!X.test(a))&&!bg[(Z.exec(a)||[\"\",\"\"])[1].toLowerCase()]){a=a.replace(Y,\"\");try{for(;d1&&l0?this.clone(!0):this).get();f(e[h])[b](j),d=d.concat(j)}return this.pushStack(d,a,e.selector)}}),f.extend({clone:function(a,b,c){var d,e,g,h=f.support.html5Clone||f.isXMLDoc(a)||!bc.test(\"\")?a.cloneNode(!0):bo(a);if((!f.support.noCloneEvent||!f.support.noCloneChecked)&&(a.nodeType===1||a.nodeType===11)&&!f.isXMLDoc(a)){bk(a,h),d=bl(a),e=bl(h);for(g=0;d[g];++g)e[g]&&bk(d[g],e[g])}if(b){bj(a,h);if(c){d=bl(a),e=bl(h);for(g=0;d[g];++g)bj(d[g],e[g])}}d=e=null;return h},clean:function(a,b,d,e){var g,h,i,j=[];b=b||c,typeof b.createElement==\"undefined\"&&(b=b.ownerDocument||b[0]&&b[0].ownerDocument||c);for(var k=0,l;(l=a[k])!=null;k++){typeof l==\"number\"&&(l+=\"\");if(!l)continue;if(typeof l==\"string\")if(!_.test(l))l=b.createTextNode(l);else{l=l.replace(Y,\"\");var m=(Z.exec(l)||[\"\",\"\"])[1].toLowerCase(),n=bg[m]||bg._default,o=n[0],p=b.createElement(\"div\"),q=bh.childNodes,r;b===c?bh.appendChild(p):U(b).appendChild(p),p.innerHTML=n[1]+l+n[2];while(o--)p=p.lastChild;if(!f.support.tbody){var s=$.test(l),t=m===\"table\"&&!s?p.firstChild&&p.firstChild.childNodes:n[1]===\"\"&&!s?p.childNodes:[];for(i=t.length-1;i>=0;--i)f.nodeName(t[i],\"tbody\")&&!t[i].childNodes.length&&t[i].parentNode.removeChild(t[i])}!f.support.leadingWhitespace&&X.test(l)&&p.insertBefore(b.createTextNode(X.exec(l)[0]),p.firstChild),l=p.childNodes,p&&(p.parentNode.removeChild(p),q.length>0&&(r=q[q.length-1],r&&r.parentNode&&r.parentNode.removeChild(r)))}var u;if(!f.support.appendChecked)if(l[0]&&typeof (u=l.length)==\"number\")for(i=0;i1)},f.extend({cssHooks:{opacity:{get:function(a,b){if(b){var c=by(a,\"opacity\");return c===\"\"?\"1\":c}return a.style.opacity}}},cssNumber:{fillOpacity:!0,fontWeight:!0,lineHeight:!0,opacity:!0,orphans:!0,widows:!0,zIndex:!0,zoom:!0},cssProps:{\"float\":f.support.cssFloat?\"cssFloat\":\"styleFloat\"},style:function(a,c,d,e){if(!!a&&a.nodeType!==3&&a.nodeType!==8&&!!a.style){var g,h,i=f.camelCase(c),j=a.style,k=f.cssHooks[i];c=f.cssProps[i]||i;if(d===b){if(k&&\"get\"in k&&(g=k.get(a,!1,e))!==b)return g;return j[c]}h=typeof d,h===\"string\"&&(g=bu.exec(d))&&(d=+(g[1]+1)*+g[2]+parseFloat(f.css(a,c)),h=\"number\");if(d==null||h===\"number\"&&isNaN(d))return;h===\"number\"&&!f.cssNumber[i]&&(d+=\"px\");if(!k||!(\"set\"in k)||(d=k.set(a,d))!==b)try{j[c]=d}catch(l){}}},css:function(a,c,d){var e,g;c=f.camelCase(c),g=f.cssHooks[c],c=f.cssProps[c]||c,c===\"cssFloat\"&&(c=\"float\");if(g&&\"get\"in g&&(e=g.get(a,!0,d))!==b)return e;if(by)return by(a,c)},swap:function(a,b,c){var d={},e,f;for(f in b)d[f]=a.style[f],a.style[f]=b[f];e=c.call(a);for(f in b)a.style[f]=d[f];return e}}),f.curCSS=f.css,c.defaultView&&c.defaultView.getComputedStyle&&(bz=function(a,b){var c,d,e,g,h=a.style;b=b.replace(br,\"-$1\").toLowerCase(),(d=a.ownerDocument.defaultView)&&(e=d.getComputedStyle(a,null))&&(c=e.getPropertyValue(b),c===\"\"&&!f.contains(a.ownerDocument.documentElement,a)&&(c=f.style(a,b))),!f.support.pixelMargin&&e&&bv.test(b)&&bt.test(c)&&(g=h.width,h.width=c,c=e.width,h.width=g);return c}),c.documentElement.currentStyle&&(bA=function(a,b){var c,d,e,f=a.currentStyle&&a.currentStyle[b],g=a.style;f==null&&g&&(e=g[b])&&(f=e),bt.test(f)&&(c=g.left,d=a.runtimeStyle&&a.runtimeStyle.left,d&&(a.runtimeStyle.left=a.currentStyle.left),g.left=b===\"fontSize\"?\"1em\":f,f=g.pixelLeft+\"px\",g.left=c,d&&(a.runtimeStyle.left=d));return f===\"\"?\"auto\":f}),by=bz||bA,f.each([\"height\",\"width\"],function(a,b){f.cssHooks[b]={get:function(a,c,d){if(c)return a.offsetWidth!==0?bB(a,b,d):f.swap(a,bw,function(){return bB(a,b,d)})},set:function(a,b){return bs.test(b)?b+\"px\":b}}}),f.support.opacity||(f.cssHooks.opacity={get:function(a,b){return bq.test((b&&a.currentStyle?a.currentStyle.filter:a.style.filter)||\"\")?parseFloat(RegExp.$1)/100+\"\":b?\"1\":\"\"},set:function(a,b){var c=a.style,d=a.currentStyle,e=f.isNumeric(b)?\"alpha(opacity=\"+b*100+\")\":\"\",g=d&&d.filter||c.filter||\"\";c.zoom=1;if(b>=1&&f.trim(g.replace(bp,\"\"))===\"\"){c.removeAttribute(\"filter\");if(d&&!d.filter)return}c.filter=bp.test(g)?g.replace(bp,e):g+\" \"+e}}),f(function(){f.support.reliableMarginRight||(f.cssHooks.marginRight={get:function(a,b){return f.swap(a,{display:\"inline-block\"},function(){return b?by(a,\"margin-right\"):a.style.marginRight})}})}),f.expr&&f.expr.filters&&(f.expr.filters.hidden=function(a){var b=a.offsetWidth,c=a.offsetHeight;return b===0&&c===0||!f.support.reliableHiddenOffsets&&(a.style&&a.style.display||f.css(a,\"display\"))===\"none\"},f.expr.filters.visible=function(a){return!f.expr.filters.hidden(a)}),f.each({margin:\"\",padding:\"\",border:\"Width\"},function(a,b){f.cssHooks[a+b]={expand:function(c){var d,e=typeof c==\"string\"?c.split(\" \"):[c],f={};for(d=0;d)/gi,bN=/^(?:select|textarea)/i,bO=/\\s+/,bP=/([?&])_=[^&]*/,bQ=/^([\\w\\+\\.\\-]+:)(?:\\/\\/([^\\/?#:]*)(?::(\\d+))?)?/,bR=f.fn.load,bS={},bT={},bU,bV,bW=[\"*/\"]+[\"*\"];try{bU=e.href}catch(bX){bU=c.createElement(\"a\"),bU.href=\"\",bU=bU.href}bV=bQ.exec(bU.toLowerCase())||[],f.fn.extend({load:function(a,c,d){if(typeof a!=\"string\"&&bR)return bR.apply(this,arguments);if(!this.length)return this;var e=a.indexOf(\" \");if(e>=0){var g=a.slice(e,a.length);a=a.slice(0,e)}var h=\"GET\";c&&(f.isFunction(c)?(d=c,c=b):typeof c==\"object\"&&(c=f.param(c,f.ajaxSettings.traditional),h=\"POST\"));var i=this;f.ajax({url:a,type:h,dataType:\"html\",data:c,complete:function(a,b,c){c=a.responseText,a.isResolved()&&(a.done(function(a){c=a}),i.html(g?f(\"\").append(c.replace(bM,\"\")).find(g):c)),d&&i.each(d,[c,b,a])}});return this},serialize:function(){return f.param(this.serializeArray())},serializeArray:function(){return this.map(function(){return this.elements?f.makeArray(this.elements):this}).filter(function(){return this.name&&!this.disabled&&(this.checked||bN.test(this.nodeName)||bH.test(this.type))}).map(function(a,b){var c=f(this).val();return c==null?null:f.isArray(c)?f.map(c,function(a,c){return{name:b.name,value:a.replace(bE,\"\\r\\n\")}}):{name:b.name,value:c.replace(bE,\"\\r\\n\")}}).get()}}),f.each(\"ajaxStart ajaxStop ajaxComplete ajaxError ajaxSuccess ajaxSend\".split(\" \"),function(a,b){f.fn[b]=function(a){return this.on(b,a)}}),f.each([\"get\",\"post\"],function(a,c){f[c]=function(a,d,e,g){f.isFunction(d)&&(g=g||e,e=d,d=b);return f.ajax({type:c,url:a,data:d,success:e,dataType:g})}}),f.extend({getScript:function(a,c){return f.get(a,b,c,\"script\")},getJSON:function(a,b,c){return f.get(a,b,c,\"json\")},ajaxSetup:function(a,b){b?b$(a,f.ajaxSettings):(b=a,a=f.ajaxSettings),b$(a,b);return a},ajaxSettings:{url:bU,isLocal:bI.test(bV[1]),global:!0,type:\"GET\",contentType:\"application/x-www-form-urlencoded; charset=UTF-8\",processData:!0,async:!0,accepts:{xml:\"application/xml, text/xml\",html:\"text/html\",text:\"text/plain\",json:\"application/json, text/javascript\",\"*\":bW},contents:{xml:/xml/,html:/html/,json:/json/},responseFields:{xml:\"responseXML\",text:\"responseText\"},converters:{\"* text\":a.String,\"text html\":!0,\"text json\":f.parseJSON,\"text xml\":f.parseXML},flatOptions:{context:!0,url:!0}},ajaxPrefilter:bY(bS),ajaxTransport:bY(bT),ajax:function(a,c){function w(a,c,l,m){if(s!==2){s=2,q&&clearTimeout(q),p=b,n=m||\"\",v.readyState=a>0?4:0;var o,r,u,w=c,x=l?ca(d,v,l):b,y,z;if(a>=200&&a0&&(q=setTimeout(function(){v.abort(\"timeout\")},d.timeout));try{s=1,p.send(l,w)}catch(z){if(s=i.duration+this.startTime){this.now=this.end,this.pos=this.state=1,this.update(),i.animatedProperties[this.prop]=!0;for(b in i.animatedProperties)i.animatedProperties[b]!==!0&&(g=!1);if(g){i.overflow!=null&&!f.support.shrinkWrapBlocks&&f.each([\"\",\"X\",\"Y\"],function(a,b){h.style[\"overflow\"+b]=i.overflow[a]}),i.hide&&f(h).hide();if(i.hide||i.show)for(b in i.animatedProperties)f.style(h,b,i.orig[b]),f.removeData(h,\"fxshow\"+b,!0),f.removeData(h,\"toggle\"+b,!0);d=i.complete,d&&(i.complete=!1,d.call(h))}return!1}i.duration==Infinity?this.now=e:(c=e-this.startTime,this.state=c/i.duration,this.pos=f.easing[i.animatedProperties[this.prop]](this.state,c,0,1,i.duration),this.now=this.start+(this.end-this.start)*this.pos),this.update();return!0}},f.extend(f.fx,{tick:function(){var a,b=f.timers,c=0;for(;c-1,k={},l={},m,n;j?(l=e.position(),m=l.top,n=l.left):(m=parseFloat(h)||0,n=parseFloat(i)||0),f.isFunction(b)&&(b=b.call(a,c,g)),b.top!=null&&(k.top=b.top-g.top+m),b.left!=null&&(k.left=b.left-g.left+n),\"using\"in b?b.using.call(a,k):e.css(k)}},f.fn.extend({position:function(){if(!this[0])return null;var a=this[0],b=this.offsetParent(),c=this.offset(),d=cx.test(b[0].nodeName)?{top:0,left:0}:b.offset();c.top-=parseFloat(f.css(a,\"marginTop\"))||0,c.left-=parseFloat(f.css(a,\"marginLeft\"))||0,d.top+=parseFloat(f.css(b[0],\"borderTopWidth\"))||0,d.left+=parseFloat(f.css(b[0],\"borderLeftWidth\"))||0;return{top:c.top-d.top,left:c.left-d.left}},offsetParent:function(){return this.map(function(){var a=this.offsetParent||c.body;while(a&&!cx.test(a.nodeName)&&f.css(a,\"position\")===\"static\")a=a.offsetParent;return a})}}),f.each({scrollLeft:\"pageXOffset\",scrollTop:\"pageYOffset\"},function(a,c){var d=/Y/.test(c);f.fn[a]=function(e){return f.access(this,function(a,e,g){var h=cy(a);if(g===b)return h?c in h?h[c]:f.support.boxModel&&h.document.documentElement[e]||h.document.body[e]:a[e];h?h.scrollTo(d?f(h).scrollLeft():g,d?g:f(h).scrollTop()):a[e]=g},a,e,arguments.length,null)}}),f.each({Height:\"height\",Width:\"width\"},function(a,c){var d=\"client\"+a,e=\"scroll\"+a,g=\"offset\"+a;f.fn[\"inner\"+a]=function(){var a=this[0];return a?a.style?parseFloat(f.css(a,c,\"padding\")):this[c]():null},f.fn[\"outer\"+a]=function(a){var b=this[0];return b?b.style?parseFloat(f.css(b,c,a?\"margin\":\"border\")):this[c]():null},f.fn[c]=function(a){return f.access(this,function(a,c,h){var i,j,k,l;if(f.isWindow(a)){i=a.document,j=i.documentElement[d];return f.support.boxModel&&j||i.body&&i.body[d]||j}if(a.nodeType===9){i=a.documentElement;if(i[d]>=i[e])return i[d];return Math.max(a.body[e],i[e],a.body[g],i[g])}if(h===b){k=f.css(a,c),l=parseFloat(k);return f.isNumeric(l)?l:k}f(a).css(c,h)},c,a,arguments.length,null)}}),a.jQuery=a.$=f,typeof define==\"function\"&&define.amd&&define.amd.jQuery&&define(\"jquery\",[],function(){return f})})(window);","raw":null,"content":null},{"title":"","date":"2017-11-12T08:19:55.417Z","updated":"2017-11-12T08:19:55.417Z","comments":true,"path":"index.html","permalink":"https://ygcaicn.github.io/index.html","excerpt":"","text":"","raw":null,"content":null},{"title":"","date":"2017-11-12T08:22:44.184Z","updated":"2017-11-12T08:22:44.184Z","comments":true,"path":"404.html","permalink":"https://ygcaicn.github.io/404.html","excerpt":"","text":"公益404！ 公益404必须友好","raw":null,"content":null},{"title":"","date":"2017-11-12T08:09:36.474Z","updated":"2017-11-12T08:09:36.474Z","comments":true,"path":"404/index.html","permalink":"https://ygcaicn.github.io/404/index.html","excerpt":"","text":"公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！ 公益404必须友好 IE认为小于512字节的404是不友好的！","raw":null,"content":null}],"posts":[{"title":"build-live-ubuntu打造日常使用Ubuntu","slug":"build-live-ubuntu","date":"2017-11-11T17:09:42.000Z","updated":"2017-11-11T18:31:04.089Z","comments":true,"path":"Linux/build-live-ubuntu.html","link":"","permalink":"https://ygcaicn.github.io/Linux/build-live-ubuntu.html","excerpt":"转战Linux后尝试过不少的发行版Mint，Deepin等，换来换去最后还是换成了ubuntu。Ubuntu17.10后回归Gnome桌面，真的越来越棒了！当然选择Linux作为日常live系统最大的问题就是缺少很多日常必须的软件，比如QQ，office，还有一些音乐视频等娱乐软件。本文带你打造一个完美的能够满足日常娱乐与学习的Linux系统！发行版为：Ubuntu17.10","text":"转战Linux后尝试过不少的发行版Mint，Deepin等，换来换去最后还是换成了ubuntu。Ubuntu17.10后回归Gnome桌面，真的越来越棒了！当然选择Linux作为日常live系统最大的问题就是缺少很多日常必须的软件，比如QQ，office，还有一些音乐视频等娱乐软件。本文带你打造一个完美的能够满足日常娱乐与学习的Linux系统！发行版为：Ubuntu17.10 美图几张系统美图： Step1.浏览器Chrome&amp;FireFox浏览器是日常使用的top1。在Ubuntu下也有很多浏览器可以选择，当然我的搭配为Chrome为主，FireFox为辅。选择Chrome后可以在Chrome的基础上安装很多的Chrome App。 ChromeChrome主页：https://www.google.com/chrome/browser/desktop/index.html# （当然需要梯子） Chrome安装很简单在上面的链接中下着二进制包安装即可！ FireFoxFirefox主页：https://www.mozilla.org/en-US/firefox/new/ Step2. 编辑器Atom程序员最不可缺少的就是一个好的编辑器。Atom是万能的，开源，有很多的扩展包可以使用。 必须扩展包： Sublime-Style-Column-Celection区块编辑支持 gcc-make-runc文件快速编译运行 markdown-image-paste最棒的插件之一！！！在md文件编辑中，截图以后直接打出文件名然后Ctrl+V将图片存到配置好的目录中，并生成Markdow 图片链接。 uuidgen在粘贴md的图片时总是要起文件名也是一件麻烦的事，还要保证不重复。uuidgen完美解决这个问题！只要快捷键Alt+Commend+G即生成一个uuid。保证不会重复！ atom-python-run快速python运行！ markdown-preview-plus markdown预览，支持latex公式嵌入。 markdown-scroll-sync markdown预览时同步滚动。 Step3.音乐听歌当然你可以选择网页： http://music.163.com https://youtube.com 当然你有更好的选择，就是Chrome app, Netease Music! chrome app的启动是不依赖与chrome的界面的，因此你完全可以在不启动chrome的情况下直接启动music！ Step4.微信（可作为QQ的替代品）同样chrome app中安装Wechat，其实就是网页版的wechat封装成单独的app可以独立启动！这大概是我对微信刮目相看的唯一理由了。。QQ也是有chrome app的，但是选择wechat而不选择QQ是因为wechat的功能要强大的多！比如支持与好友或者手机互传文件！！！！对的你没看错是文件！！当然照片也是可以的！并且照片是支持截图后Ctrl+v直接粘贴发送的，是不是很方便。然而QQ只能发个表情包里面的表情。。 Step5.office系列office系列的软件有自带的liberate office，当然那简直就是一坨X.果断卸载…支持国产我们选择wps，完美兼容Mxx公司的几大坨的文件。 wps 主页：http://wps-community.org/download.html Step6.Foxit ReaderFoxit Reader完美支持Linux： Foxit 主页：https://www.foxitsoftware.com/pdf-reader/ Step7.视频播放器SMplayer","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"Ubuntu","slug":"Ubuntu","permalink":"https://ygcaicn.github.io/tags/Ubuntu/"}]},{"title":"Ubuntu17.10-ChineseInputContexts","slug":"Ubuntu-ChineseInputContexts","date":"2017-11-11T15:32:29.000Z","updated":"2017-11-11T17:00:45.824Z","comments":true,"path":"Linux/Ubuntu-ChineseInputContexts.html","link":"","permalink":"https://ygcaicn.github.io/Linux/Ubuntu-ChineseInputContexts.html","excerpt":"unbuntu下一些常用的软件无法输入中文，这使人很不爽，经过一段时间的努力基本解决了系统中文输入以及常用软件输入中文的问题！环境为Ubuntu17.10 （17.04同样适用）。常用软件包括：\n\nAtom\nWps\nQtCreator\n","text":"unbuntu下一些常用的软件无法输入中文，这使人很不爽，经过一段时间的努力基本解决了系统中文输入以及常用软件输入中文的问题！环境为Ubuntu17.10 （17.04同样适用）。常用软件包括： Atom Wps QtCreator 系统中文输入看图，不多说： 效果图： Qt QtCreator123sudo apt-get install fcitx-libs-qt fcitx-libs-qt5cp /usr/lib/x86_64-linux-gnu/qt5/plugins/platforminputcontexts/libfcitxplatforminputcontextplugin.so ~/qtcreator-4.4.0/lib/Qt/plugins/platforminputcontexts/ 以上操作其实就是安装fcitx-libs-qt和fcitx-libs-qt5的库，然后将动态链接拷贝到qtcreator的插件目录中，至于为什么是这个目录需要你自己去发现，不过我们可以看到在该目录中已经存在ibux的动态链接库，我们只是把fcitx的加进去而已。 当然你也可以不拷贝直接将libfcitxplatforminputcontextplugin.so所在的目录加入到环境变量中应该也是可以的（我没有测试）： 1sudo vim /etx/bash.bashrc 在文件最后添加一行：1export $PATH = $PATH:/usr/lib/x86_64-linux-gnu/qt5/plugins/platforminputcontexts/ 到此重启qtcreator已经可以输入中文了。就是这么简单！效果图： Wpsgoogle搜到的解决办法,(亲测在Ubuntu17.04&amp;17.10中无效) wps文字不能输入中文解决 1$ vim /usr/bin/wps 修改wps启动文件： 123456#!/bin/bashexport XMODIFIERS=&quot;@im=fcitx&quot;export QT_IM_MODULE=&quot;fcitx&quot;gOpt=#gOptExt=-multiplygTemplateExt=(&quot;wpt&quot; &quot;dot&quot; &quot;dotx&quot;) wps writer,表格，ppt对应的启动文件分别为： 123/usr/bin/wps/usr/bin/et/usr/bin/wpp 以上方式在17.04和17.10中亲测无效！！！ 受到qtcreator的启示，同样将libfcitxplatforminputcontextplugin.so动态链接库拷贝到wps的目录中，wps的目录位于： 1/opt/kingsoft/wps-office/office6 可以看到在office6目录下有一个这样的路径： 1/opt/kingsoft/wps-office/office6/qt/plugins/ 和qtcreator的很相似，只是没有platforminputcontexts这个下一级目录，由于强迫症就建立一个这个目录（其实不建也是可以的）把libfcitxplatforminputcontextplugin.so拷贝进来，然后启动wps发现完美解决。 1234567sudo mkdir /opt/kingsoft/wps-office/office6/qt/plugins/platforminputcontextssudo cp /usr/lib/x86_64-linux-gnu/qt5/plugins/platforminputcontexts/libfcitxplatforminputcontextplugin.so /opt/kingsoft/wps-office/office6/qt/plugins/platforminputcontexts/fcitx-autostartwps 效果图： AtomAtom 我没有测试上面的方法，应该也是可以的。我的解决办法是编译安装。 Atom的官方网址：https://atom.io/ binary包安装以后无法输入中文，后来采用编译安装问题的到解决。 编译安装参考：http://flight-manual.atom.io/hacking-atom/sections/hacking-on-atom-core/#platform-linux 效果图： 总结以上通过安装 fcitx-libs-qt fcitx-libs-qt5，然后将动态链接库拷贝到软件的启动目录（或者特定的库目录中）完美解决了Qtcreator，wps，Atom在Ubuntu中的中文输入问题！！Enjoy your Ubuntu!&lt;","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"Qt","slug":"Qt","permalink":"https://ygcaicn.github.io/tags/Qt/"},{"name":"wps","slug":"wps","permalink":"https://ygcaicn.github.io/tags/wps/"}]},{"title":"Qt-doc-struct","slug":"qt-doc-struct","date":"2017-11-09T16:09:40.000Z","updated":"2017-11-09T16:51:30.140Z","comments":true,"path":"Qt/qt-doc-struct.html","link":"","permalink":"https://ygcaicn.github.io/Qt/qt-doc-struct.html","excerpt":"Qt的文档写的非常棒！学习QT最重要的就是学会看官方的文档，了解文档的结构有助于快速的查询文档，解决问题。Qt官方文档的主页为http://doc.qt.io\n进入Qt Reference Documentation后可以看到Qt的文档还分为不同的分类，本文主要是介绍第一个分类：Class Lists\n\nClass Lists中又有不同的索引方式，方便不同情景下查询： \nQt的class文档大致分为3个部分，Type（数据类型），Functions（成员函数），Macros（宏）。每个部分又分为两块，前一块是一个list，简单的列举，后一块为detail，详细信息。每个类的文档都是在同一个html页面上，采用锚点相互跳转，这也是非常棒的一点！","text":"Qt的文档写的非常棒！学习QT最重要的就是学会看官方的文档，了解文档的结构有助于快速的查询文档，解决问题。Qt官方文档的主页为http://doc.qt.io 进入Qt Reference Documentation后可以看到Qt的文档还分为不同的分类，本文主要是介绍第一个分类：Class Lists Class Lists中又有不同的索引方式，方便不同情景下查询： Qt的class文档大致分为3个部分，Type（数据类型），Functions（成员函数），Macros（宏）。每个部分又分为两块，前一块是一个list，简单的列举，后一块为detail，详细信息。每个类的文档都是在同一个html页面上，采用锚点相互跳转，这也是非常棒的一点！ QDir Class 类名 The QDir class provides access to directory structures and their contents. More… 简单介绍功能，可点击查看详细 Header: #include qmake: QT += core 说明header和qmake的包含操作 Public Types 公有的数据类型 12enum Filter &#123; Dirs, AllDirs, Files, Drives, ..., CaseSensitive &#125;flags Filters The Filters type is a typedef for QFlags. It stores an OR combination of Filter values. Public Functions 公有成员函数对象可以访问的函数,编程过程中主要查阅的就是这部分。 Static Public Members 静态成员函数 解决同一个类不同对象之间的数据共享问题。主要作用是用来访问同一个类中的静态数据成员，维护对象之间的数据共享。 访问不依赖于对象。 可以通过对象与类名进行调用，一般习惯与用类名进行访问。 1234567static QDir current()//example：QDir::current()//return a QDir Object of current directory. Macros 宏 Detailed Description该部分介绍QDir的整体概览。又分为小的章节进行介绍 Navigation and Directory OperationsFiles and Directory ContentsThe Current Directory and Other Special Paths Path Manipulation and StringsExamples Member Type Documentation 具体的介绍数据类型 Member Function Documentation 具体的介绍Function，包括static function。每个函数后有See also xxx()非常的方便。 Macro Documentation具体的介绍宏 实例QDir","raw":null,"content":null,"categories":[{"name":"Qt","slug":"Qt","permalink":"https://ygcaicn.github.io/categories/Qt/"}],"tags":[{"name":"Qt","slug":"Qt","permalink":"https://ygcaicn.github.io/tags/Qt/"},{"name":"cpp","slug":"cpp","permalink":"https://ygcaicn.github.io/tags/cpp/"}]},{"title":"TCP/IP","slug":"TCP-IP","date":"2017-10-24T12:32:55.000Z","updated":"2017-10-24T07:37:47.173Z","comments":true,"path":"Linux/TCP-IP.html","link":"","permalink":"https://ygcaicn.github.io/Linux/TCP-IP.html","excerpt":"TCP/IP维基百科：https://zh.wikipedia.org/wiki/TCP/IP%E5%8D%8F%E8%AE%AE%E6%97%8F\n互联网协议族（英语：Internet Protocol Suite，缩写IPS）是一个网络通信模型，以及一整个网络传输协议家族，为互联网的基础通信架构。它常被通称为TCP/IP协议族（英语：TCP/IP Protocol Suite，或TCP/IP Protocols），简称TCP/IP[2]。因为该协议家族的两个核心协议：TCP（传输控制协议）和IP（网际协议），为该家族中最早通过的标准[3]。由于在网络通讯协议普遍采用分层的结构，当多个层次的协议共同工作时，类似计算机科学中的堆栈，因此又被称为TCP/IP协议栈（英语：TCP/IP Protocol Stack）\n整个通信网络的任务，可以划分成不同的功能区块，即所谓的层级（layer）。用于互联网的协议可以比照TCP/IP参考模型进行分类。TCP/IP协议栈起始于第三层协议IP（网际协议）。","text":"TCP/IP维基百科：https://zh.wikipedia.org/wiki/TCP/IP%E5%8D%8F%E8%AE%AE%E6%97%8F 互联网协议族（英语：Internet Protocol Suite，缩写IPS）是一个网络通信模型，以及一整个网络传输协议家族，为互联网的基础通信架构。它常被通称为TCP/IP协议族（英语：TCP/IP Protocol Suite，或TCP/IP Protocols），简称TCP/IP[2]。因为该协议家族的两个核心协议：TCP（传输控制协议）和IP（网际协议），为该家族中最早通过的标准[3]。由于在网络通讯协议普遍采用分层的结构，当多个层次的协议共同工作时，类似计算机科学中的堆栈，因此又被称为TCP/IP协议栈（英语：TCP/IP Protocol Stack） 整个通信网络的任务，可以划分成不同的功能区块，即所谓的层级（layer）。用于互联网的协议可以比照TCP/IP参考模型进行分类。TCP/IP协议栈起始于第三层协议IP（网际协议）。 TCP/IP参考模型是一个抽象的分层模型，这个模型中，所有的TCP/IP系列网络协议都被归类到4个抽象的”层”中。每一抽象层创建在低一层提供的服务上，并且为高一层提供服务。 完成一些特定的任务需要众多的协议协同工作，这些协议分布在参考模型的不同层中的，因此有时称它们为一个协议栈。 TCP/IP参考模型为TCP/IP协议栈订身制作。其中IP协议只关心如何使得数据能够跨越本地网络边界的问题，而不关心如何利用传输媒体，数据如何传输。整个TCP/IP协议栈则负责解决数据如何通过许许多多个点对点通路（一个点对点通路，也称为一”跳”, 1 hop）顺利传输，由此不同的网络成员能够在许多”跳”的基础上创建相互的数据通路。 因特网协议栈中的层 4 . 应用层application layer 例如HTTP、FTP、DNS（如BGP和RIP这样的路由协议，尽管由于各种各样的原因它们分别运行在TCP和UDP上，仍然可以将它们看作网络层的一部分） 3 . 传输层transport layer 例如TCP、UDP、RTP、SCTP（如OSPF这样的路由协议，尽管运行在IP上也可以看作是网络层的一部分） 2 . 网络互连层internet layer 对于TCP/IP来说这是因特网协议（IP）（如ICMP和IGMP这样的必须协议尽管运行在IP上，也仍然可以看作是网络互连层的一部分；ARP不运行在IP上） 1 . 网络接口层link layer 例如以太网、Wi-Fi、MPLS等。 应用层该层包括所有和应用程序协同工作，利用基础网络交换应用程序专用的数据的协议。 应用层是大多数普通与网络相关的程序为了通过网络与其他程序通信所使用的层。这个层的处理过程是应用特有的；数据从网络相关的程序以这种应用内部使用的格式进行传送，然后被编码成标准协议的格式。一些特定的程序被认为运行在这个层上。它们提供服务直接支持用户应用。这些程序和它们对应的协议包括HTTP（万维网服务）、FTP（文件传输）、SMTP（电子邮件）、SSH（安全远程登陆）、DNS（名称&lt;-&gt; IP地址寻找）以及许多其他协议。 一旦从应用程序来的数据被编码成一个标准的应用层协议，它将被传送到IP栈的下一层。 在传输层，应用程序最常用的是TCP或者UDP，并且服务器应用程序经常与一个公开的端口号相联系。服务器应用程序的端口由互联网号码分配局（IANA）正式地分配，但是现今一些新协议的开发者经常选择它们自己的端口号。由于在同一个系统上很少超过少数几个的服务器应用，端口冲突引起的问题很少。应用软件通常也允许用户强制性地指定端口号作为运行参数。连结外部的客户端程序通常使用系统分配的一个随机端口号。监听一个端口并且通过服务器将那个端口发送到应用的另外一个副本以创建对等连结（如IRC上的dcc文件传输）的应用也可以使用一个随机端口，但是应用程序通常允许定义一个特定的端口范围的规范以允许端口能够通过实现网络地址转换（NAT）的路由器映射到内部。 每一个应用层（TCP/IP参考模型的最高层）协议一般都会使用到两个传输层协议之一： 面向连接的TCP传输控制协议和无连接的包传输的UDP用户数据报文协议。 常用的应用层协议有：运行在TCP协议上的协议： ● HTTP（Hypertext Transfer Protocol，超文本传输协议），主要用于普通浏览。 ● HTTPS（Hypertext Transfer Protocol over Secure Socket Layer, or HTTP over SSL，安全超文本传输协议）,HTTP协议的安全版本。 ● FTP（File Transfer Protocol，文件传输协议），由名知义，用于文件传输。 ● POP3（Post Office Protocol, version 3，邮局协议），收邮件用。 ● SMTP（Simple Mail Transfer Protocol，简单邮件传输协议），用来发送电子邮件。 ● TELNET（Teletype over the Network，网络电传），通过一个终端（terminal）登陆到网络。 ● SSH（Secure Shell，用于替代安全性差的TELNET），用于加密安全登陆用。运行在UDP协议上的协议： ● BOOTP（Boot Protocol，启动协议），应用于无盘设备。 ● NTP（Network Time Protocol，网络时间协议），用于网络同步。 ● DHCP（Dynamic Host Configuration Protocol，动态主机配置协议），动态配置IP地址。其他： ● DNS（Domain Name Service，域名服务），用于完成地址查找，邮件转发等工作（运行在TCP和UDP协议上）。 ● ECHO（Echo Protocol，回绕协议），用于查错及测量应答时间（运行在TCP和UDP协议上）。 ● SNMP（Simple Network Management Protocol，简单网络管理协议），用于网络信息的收集和网络管理。 ● ARP（Address Resolution Protocol，地址解析协议），用于动态解析以太网硬件的地址。 传输层传输层的协议，能够解决诸如端到端可靠性（“数据是否已经到达目的地？”）和保证数据按照正确的顺序到达这样的问题。在TCP/IP协议组中，传输协议也包括所给数据应该送给哪个应用程序。 在TCP/IP协议组中技术上位于这个层的动态路由协议通常被认为是网络层的一部分；一个例子就是OSPF（IP协议89）。 TCP（IP协议6）是一个“可靠的”、面向连结的传输机制，它提供一种可靠的字节流保证数据完整、无损并且按顺序到达。TCP尽量连续不断地测试网络的负载并且控制发送数据的速度以避免网络过载。另外，TCP试图将数据按照规定的顺序发送。这是它与UDP不同之处，这在实时数据流或者路由高网络层丢失率应用的时候可能成为一个缺陷。 较新的SCTP也是一个“可靠的”、面向连结的传输机制。它是面向纪录而不是面向字节的，它在一个单独的连结上提供通过多路复用提供的多个子流。它也提供多路自寻址支持，其中连结终端能够被多个IP地址表示（代表多个实体接口），这样的话即使其中一个连接失败了也不中断。它最初是为电话应用开发的（在IP上传输SS7），但是也可以用于其他的应用。 UDP（IP协议号17）是一个无连结的数据报协议。它是一个“尽力传递”（best effort）或者说“不可靠”协议——不是因为它特别不可靠，而是因为它不检查数据包是否已经到达目的地，并且不保证它们按顺序到达。如果一个应用程序需要这些特性，那它必须自行检测和判断，或者使用TCP协议。 UDP的典型性应用是如流媒体（音频和视频等）这样按时到达比可靠性更重要的应用，或者如DNS查找这样的简单查询／响应应用，如果创建可靠的连结所作的额外工作将是不成比例地大。 DCCP目前正由IEFT开发。它提供TCP流动控制语义，但对于用户来说保留UDP的数据报服务模型。 TCP和UDP都用来支持一些高层的应用。任何给定网络地址的应用通过它们的TCP或者UDP端口号区分。根据惯例使一些大众所知的端口与特定的应用相联系。 RTP是为如音频和视频流这样的实时数据设计的数据报协议。RTP是使用UDP包格式作为基础的会话层，然而据说它位于因特网协议栈的传输层。 网络互连层TCP/IP协议族中的网络互连层（internet layer）在OSI模型中叫做网络层（network layer）。正如最初所定义的，网络层解决在一个单一网络上传输数据包的问题。类似的协议有X.25和ARPANET的Host/IMP Protocol。 随着因特网思想的出现，在这个层上添加附加的功能，也就是将数据从源网络传输到目的网络。这就牵涉到在网络组成的网上选择路径将数据包传输，也就是因特网。 在因特网协议组中，IP完成数据从源发送到目的的基本任务。IP能够承载多种不同的高层协议的数据；这些协议使用一个唯一的IP协议号进行标识。ICMP和IGMP分别是1和2。 一些IP承载的协议，如ICMP（用来发送关于IP发送的诊断信息）和IGMP（用来管理多播数据），它们位于IP层之上但是完成网络层的功能，这表明因特网和OSI模型之间的不兼容性。所有的路由协议，如BGP、OSPF、和RIP实际上也是网络层的一部分，尽管它们似乎应该属于更高的协议栈。 网络接口层网络接口层实际上并不是因特网协议组中的一部分，但是它是数据包从一个设备的网络层传输到另外一个设备的网络层的方法。这个过程能够在网卡的软件驱动程序中控制，也可以在韧体或者专用芯片中控制。这将完成如添加报头准备发送、通过实体媒介实际发送这样一些数据链路功能。另一端，链路层将完成数据帧接收、去除报头并且将接收到的包传到网络层。 然而，链路层并不经常这样简单。它也可能是一个虚拟专有网络（VPN）或者隧道，在这里从网络层来的包使用隧道协议和其他（或者同样的）协议组发送而不是发送到实体的接口上。VPN和隧道通常预先建好，并且它们有一些直接发送到实体接口所没有的特殊特点（例如，它可以加密经过它的数据）。由于现在链路“层”是一个完整的网络，这种协议组的递归使用可能引起混淆。但是它是一个实现常见复杂功能的一个优秀方法。（尽管需要注意预防一个已经封装并且经隧道发送下去的数据包进行再次地封装和发送）。","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"TCP/IP","slug":"TCP-IP","permalink":"https://ygcaicn.github.io/tags/TCP-IP/"}]},{"title":"Adblock的一些软件","slug":"adb","date":"2017-10-16T03:02:06.000Z","updated":"2017-10-24T08:17:24.259Z","comments":true,"path":"杂项/adb.html","link":"","permalink":"https://ygcaicn.github.io/杂项/adb.html","excerpt":"推荐列表","text":"推荐列表 1.Adblock Plus （推荐） https://adblockplus.org/zh_CN/ 2.AdBlock https://www.getadblock.com/ 3.adbyby（国产，支持去各大视频站 包括https 的广告，支持openwrt端） https://www.adbyby.com/ 4.adsafe (唯一比较靠谱的国产） http://ad-safe.com/ 5.µBlock https://github.com/gorhill/uBlock 6.Adblock Edge https://addons.mozilla.org/firefox/addon/adblock-edge/ 7.AdGuard http://adguard.com/en/welcome.html 8.AdFender http://www.adfender.com/ 9.Bluhell Firewall https://addons.mozilla.org/en-US/firefox/addon/bluhell-firewall 10.Proxomitron （卡饭有介绍) http://proximodo.sourceforge.net/ 11.poper-blocker http://wzmn.net/poper-blocker 12.Updated Ad Blocker for Firefox https://addons.mozilla.org/en-US/firefox/addon/updated-ad-blocker-for-fire/ 13.javascript-blocker http://javascript-blocker.toggleable.com/ 14.uMatrix https://github.com/gorhill/uMatrix 15.webmailAdBlocker （邮箱广告） http://jasonsavard.com/webmailAdBlocker 16.adblockvideo http://adblockvideo.com/ 17.karma-blocker https://github.com/arantius/karma-blocker 18.奶牛 https://www.admuncher.com/ 附加adb常用屏蔽（update 2017.10.24）1234567891011121314151617baidu.com###content_rightbaidu.com##.cr-offsetbaidu.com##.leftBlockmail.163.com###\\31 508028782489_dvmailrecomPanelContmail.163.com##.gWel-tabs-panel-contmail.163.com##.gWel-tabs-listbaidu.com###s_mancard_mainbaidu.com##.s-top-navdazi.kukuw.com##.gg_close163.com##.col_rtech.163.com###js-ep3rdRank163.com##.gallery-tie-right163.com##.post_content_side163.com##.mt35 mod_bobonews.163.com##.clearfix.bobolistnews.163.com##.mt35.mod_bobo||img1.cache.netease.com/f2e/www/index2014/images/sprite_dw2.png","raw":null,"content":null,"categories":[{"name":"杂项","slug":"杂项","permalink":"https://ygcaicn.github.io/categories/杂项/"}],"tags":[{"name":"去广告","slug":"去广告","permalink":"https://ygcaicn.github.io/tags/去广告/"}]},{"title":"VIP视频解析+去广告教程","slug":"VIP视频解析-去广告","date":"2017-07-22T12:32:55.000Z","updated":"2017-08-31T15:45:07.390Z","comments":true,"path":"网络/VIP视频解析-去广告.html","link":"","permalink":"https://ygcaicn.github.io/网络/VIP视频解析-去广告.html","excerpt":"VIP视频解析+去广告教程Step1.打开视频网站这里以爱奇艺为例 http://www.iqiyi.com 打开首页看到类似下面的界面：\n\nStep2.找到你要看的视频在视频网站中找到你想要看的视频，看到类似下面的界面：\n\n\n点击1 指的地方，这里可以看到选择是一个需要VIP才能观看的《河神EP04》，这里无意冒犯出版商版权，多有得罪，提倡大家购买正版观看！\n复制2 指的链接\n\nStep3.打开VIP视频解析+去广告将刚才复制的链接粘贴到输入框中，入下图所示：\n\n\n1→为输入框，输入在视频网站找到的视频链接\n2→为解析接口选择，在无法解析的情况下可以在这里换解析接口，另外支持自定义解析接口。\n3→为理解播放按钮，点击即可观看，并且没有广告哟！\n\n","text":"VIP视频解析+去广告教程Step1.打开视频网站这里以爱奇艺为例 http://www.iqiyi.com 打开首页看到类似下面的界面： Step2.找到你要看的视频在视频网站中找到你想要看的视频，看到类似下面的界面： 点击1 指的地方，这里可以看到选择是一个需要VIP才能观看的《河神EP04》，这里无意冒犯出版商版权，多有得罪，提倡大家购买正版观看！ 复制2 指的链接 Step3.打开VIP视频解析+去广告将刚才复制的链接粘贴到输入框中，入下图所示： 1→为输入框，输入在视频网站找到的视频链接 2→为解析接口选择，在无法解析的情况下可以在这里换解析接口，另外支持自定义解析接口。 3→为理解播放按钮，点击即可观看，并且没有广告哟！","raw":null,"content":null,"categories":[{"name":"网络","slug":"网络","permalink":"https://ygcaicn.github.io/categories/网络/"}],"tags":[{"name":"VIP视频","slug":"VIP视频","permalink":"https://ygcaicn.github.io/tags/VIP视频/"}]},{"title":"关于win10version1703 多引导（grub引导）的问题","slug":"win10-1703-grub","date":"2017-06-01T12:32:55.000Z","updated":"2017-06-01T02:15:58.516Z","comments":true,"path":"Linux/win10-1703-grub.html","link":"","permalink":"https://ygcaicn.github.io/Linux/win10-1703-grub.html","excerpt":"关于win10调包grub引导的过程2017.05.31日中午更新了win10 1703推送的更新，一切由此变的不开心。。。\n往常一直正常的grub引导出问题了，bios启动项中ubuntu这个item还在，不过不幸运的是即使你选择这项引导进行开机进入的依然是windows。这就让人很生气。\n好在我还有移动硬盘的linux，当然你用live盘也是可以的。进去移动硬盘linux后按照上篇文章讲的方法修复了grub。再次进入bios选择ubuntu启动，没什么问题一下就进入了grub熟悉的界面。成功进入了内置硬盘的linuxmint。","text":"关于win10调包grub引导的过程2017.05.31日中午更新了win10 1703推送的更新，一切由此变的不开心。。。 往常一直正常的grub引导出问题了，bios启动项中ubuntu这个item还在，不过不幸运的是即使你选择这项引导进行开机进入的依然是windows。这就让人很生气。 好在我还有移动硬盘的linux，当然你用live盘也是可以的。进去移动硬盘linux后按照上篇文章讲的方法修复了grub。再次进入bios选择ubuntu启动，没什么问题一下就进入了grub熟悉的界面。成功进入了内置硬盘的linuxmint。 本来以为故事到此就结束了呢，骂也骂过了，问题也修复了，万万万万没有想到的是我从win关机之后首先发现了第一个小问题：bios的启动项顺序发生了变化，以往我都是将grub放到第一启动项的，现在变成win是第一项。然后接着来了一个大问题：第二项的ubuntu选项（也就是grub引导程序grubx64.efi）选择从该项启动以后又直接进入了win。到这时候我就已经有了不好的预感。同样从硬盘进入linux看看什么情况，先修复了grub via.一下操作均在live linux下操作 安装修复grub123jachin-Inspiron-5548 ubuntu # sudo grub-install --target x86_64-efi --efi-directory /mnt/esp --boot-directory=/mnt/bootInstalling for x86_64-efi platform.Installation finished. No error reported. grubx64.efi文件jachin-Inspiron-5548 ubuntu # ll -h grubx64.efi -rwx------ 1 root root 118K May 31 09:45 grubx64.efi* 同样修复万以后grub一切正常，重复上次的操作，进入win，关机win，选择grub启动项。和上次结果一样又进了win。。再进入移动硬盘的linux 重启win后grubx64.efi文件jachin-Inspiron-5548 ubuntu # ll -h grubx64.efi -rwx------ 1 root root 74K May 31 09:45 grubx64.efi* 发现了猫腻，万恶的Mxx公司竟然修改了grubx64.efi文件。。。 总结一下就是： win会调包（sda1@efi）/EFI/ubuntu/grubx64.efi文件 win会自动调整启动项的顺序，把自己条boot1 linux下win的分区不能挂载，之前是开着快速启动也可以挂载的，现在不行了。这个关掉快速启动可以解决，没办法果断关掉。 尝试的一些方法修改grubx64.efi的文件名（失败）12345678cp grubx64.efi mgrubx64.efi jachin-Inspiron-5548 ubuntu # ll -htotal 240Kdrwxr-xr-x 2 root root 2.0K May 31 10:18 ./drwxr-xr-x 5 root root 2.0K May 28 00:45 ../-rwxr-xr-x 1 root root 118K May 31 10:09 grubx64.efi*-rwxr-xr-x 1 root root 118K May 31 10:18 mgrubx64.efi* 启动过win之后： 123456jachin-Inspiron-5548 ubuntu # ll -htotal 78Kdrwxr-xr-x 2 root root 2.0K May 31 10:18 ./drwxr-xr-x 5 root root 2.0K May 28 00:45 ../-rwxr-xr-x 1 root root 74K May 31 10:09 grubx64.efi*-rwxr-xr-x 1 root root 0K May 31 10:18 mgrubx64.efi* 可以看到（sda1@efi）/EFI/ubuntu/grubx64.efi文件被调包，（sda1@efi）/EFI/ubuntu/mgrubx64.efi这个更是直接被清空。 修改grubx64.efi所在的文件夹这样可以正常进入grub，但是bios中的启动项要手动添加。并且启动win后添加的启动项被删除了，文件倒是没有被修改，可以通过再次添加进入grub程序。 双Esp分区将以前的esp分区划分成两个esp分区，一个专门用来存放windows的efi程序，另一个专门存放grub的efi程序（grubx64.efi） 先将esp分区中的win引导程序备份出来（不过后来证明我用cp备份的引导并不能正常进入win）拆分分区主要就是用了gdisk工具，格式化为vfat 使用了mkfs.vfat程序，选择一个esp作为linux的引导分区，然后安装grub，还要注意修改内置硬盘系统的/etc/fstab文件中的esp分区挂载的uuid，这个尤其重要，不修改的话也是无法正常进入系统的。ps.这些操作都是在移动硬盘的linux系统中进行的。 这时候重启进入bios中发现自动识别出了sda2也就是我的第二块efi分区中的grub引导，第一块的win引导没有识别。我就手动添加了一下发现启动出了问题，不能正常进入win。没办法逢山开路进winPE，bcdboot修复win引导。这时候需要注意的是你要指定win引导安装在哪个esp分区。到此的话已经win和linux都可以启动了，并且grub引导不会被win调包。 这种解决方法相对完美，但是没有解决win将自身调整为boot1的问题。 需要注意的问题： 拆分分区时第二个esp分区的分区号可能会排到最后，也就是数值最大。这个你可以手动调整分区号，不过开机进入内置硬盘的win后分区号按照扇区的顺序自动调整。 备份win的引导我是没成功，如果又winPE的话可以不备份直接删除格式化，badboot重建win引导。 不要考虑在win下无损调整vfat文件系统的分区。 fstab文件一定要修改的，要不然进不去系统。 参考ESP分区格式化，修复Windows&amp;Linux引导","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"Grub2","slug":"Grub2","permalink":"https://ygcaicn.github.io/tags/Grub2/"},{"name":"Windows","slug":"Windows","permalink":"https://ygcaicn.github.io/tags/Windows/"}]},{"title":"ESP分区格式化，修复Windows&Linux引导","slug":"Esp-grub-uefi-windows","date":"2017-05-14T21:32:55.000Z","updated":"2017-06-01T02:05:20.599Z","comments":true,"path":"Linux/Esp-grub-uefi-windows.html","link":"","permalink":"https://ygcaicn.github.io/Linux/Esp-grub-uefi-windows.html","excerpt":"ESP分区存放的UEFI引导程序\nESP分区被格式化意味着无法进入系统","text":"ESP分区存放的UEFI引导程序 ESP分区被格式化意味着无法进入系统 系统环境Windows10 64Linuxmint 64 双系统 Windows UEFI引导Linux Grub2引导 sda1是我的Esp分区。被我格式化过 sudo mkfs.vfat /dev/sda1 Linux的boot我是单独分区的，设备符为：/dev/sda5 修复Linux Grub2进入U盘进入live Linux 方式一从新安装grub2, 挂载esp分区： 12sudo mkdir /mnt/esp sudo mount /dev/sda1 /mnt/esp 挂载boot分区： 12sudo mkdir /mnt/bootsudo mount /dev/sda5 /mnt/boot Note: 这里为什么要挂载boot分区？ 因为esp分区 grub-install的–boot-directory选项默认的是镜像安装位置为/boot/grub 12--boot-directory=DIR install GRUB images under the directory DIR/grub instead of the boot/grub directory 为了追求与默认一致，其实也是为了以后更新方便，我们现在要在Live Linux下挂载你的boot分区，然后将Grub的镜像安装到硬盘上的Linux系统的/boot中。其实完全可以将Grub镜像安装到Esp分区中，我们在做U盘Grub时就是将镜像直接放到了Esp分区。 Esp分区只存放UEFI可以认识的efi程序，以及efi程序的字体文件等。 安装grub2: 1sudo grub-install --target x86_64-efi --efi-directory /mnt/esp --boot-directory=/mnt/boot 成功执行结果 12Installing for x86_64-efi platform.Installation finished. No error reported. 错误信息类似于grub-install: error: /usr/lib/grub/x86_64-efi/modinfo.sh doesn’t exist. Please specify –target or –directory. 这样的话，就需要安装grub-pc或grub-efi之后再试。 sudo apt-get install grub-efi -y note: 1--efi-directory=DIR use DIR as the EFI System Partition root 生成grub.cfg 1sudo grub-mkconfig -o /mnt/boot/grub/grub.cfg 这时候我们看一下esp分区中的内容： 1234.└── EFI └── ubuntu └── grubx64.efi 发现里面就只有一个grubx64.efi的文件。这个文件其实就是一个UEFI程序。在UEFI中可以识别这个程序，这个程序又引导CPU进入grub。那么这个程序是怎么找到Grub镜像的位置的呢？（有待查阅，这是不是意味着grub必须从新安装？方法2不可行？） 看看boot分区多了什么东西： 1234567891011121314151617181920grub├── fonts│ └── unicode.pf2├── grub.cfg├── grubenv├── locale│ ├── en_AU.mo│ ├── en_CA.mo│ ├── en_GB.mo│ └── en@quot.mo└── x86_64-efi ├── acpi.mod ├── adler32.mod ├── affs.mod ├── afs.mod ├── ahci.mod : : : └── zfs.mod 重启系统，在UEFI界面应该已经可以看到了grub的启动项。 启动着实进入了grub，也进入了Linux，但是进入的是emergency mode. 这让我百思不得其解，为什么无法进入图形界面？？？Google也没有找到答案，关键是系统没有提示有什么出错的地方。。。 Emergency下df -h发现有些不对的地方：1234567891011jachin@jachin-Inspiron-5548 ~ $ df -hFilesystem Size Used Avail Use% Mounted onudev 3.9G 0 3.9G 0% /devtmpfs 790M 1.5M 789M 1% /run/dev/sda7 19G 14G 4.2G 77% /tmpfs 3.9G 49M 3.9G 2% /dev/shmtmpfs 5.0M 4.0K 5.0M 1% /run/locktmpfs 3.9G 0 3.9G 0% /sys/fs/cgroup/dev/sda5 180M 129M 39M 77% /bootcgmfs 100K 0 100K 0% /run/cgmanager/fstmpfs 790M 36K 790M 1% /run/user/1000 什么情况efi分区没挂载上。 问题解决：最后发现是/etc/fstab出了问题。 123456789101112131415# /etc/fstab: static file system information.## Use &apos;blkid&apos; to print the universally unique identifier for a# device; this may be used with UUID= as a more robust way to name devices# that works even if disks are added and removed. See fstab(5).## &lt;file system&gt; &lt;mount point&gt; &lt;type&gt; &lt;options&gt; &lt;dump&gt; &lt;pass&gt;# / was on /dev/sda7 during installationUUID=29fb7aca-a39d-485e-bcb2-4188ae03b085 / ext4 errors=remount-ro 0 1# /boot was on /dev/sda5 during installationUUID=d5151999-209d-4a90-95f4-e4e70ab02ac7 /boot ext4 defaults 0 2# /boot/efi was on /dev/sda1 during installationUUID=B178-A3FF /boot/efi vfat umask=0077 0 1# swap was on /dev/sda6 during installationUUID=b6f30e1d-84b0-4b23-862c-82cb12773a4f none swap sw 0 0 blkid发现esp分区的UUID竟然与fstab中的不一样。推测是格式化会改变分区的UUID（有待查阅资料）so，把这里的UUID改了之后问题解决。成功进入Linux。 方法二直接拷贝一个grubx64.efi文件,到Esp分区中。 没有测试，不知道行不行。 修复Windows 引导很简单，进入PE 执行1bcdboot c:\\windows /s g: /f UEFI c:为Windows安装的盘符，g：为Esp分区的盘符。Esp分区盘符可以在Diskgens下查看。 /f UEFI选项尽量加上吧，我的不加没有成功哦。 到此位置你的Windows已经可以启动了。 查看一下上面的命令都干了什么事,可以看到esp分区中只有一个目录：EFI 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758EFI├── Boot│ └── bootx64.efi├── Microsoft│ ├── Boot│ │ ├── BCD│ │ ├── BCD.LOG│ │ ├── BCD.LOG1│ │ ├── BCD.LOG2│ │ ├── bg-BG│ │ │ ├── bootmgfw.efi.mui│ │ │ └── bootmgr.efi.mui│ │ ├── bootmgfw.efi│ │ ├── bootmgr.efi│ │ ├── BOOTSTAT.DAT│ │ ├── boot.stl│ │ ├── cs-CZ 语言文件│ │ │ ├── bootmgfw.efi.mui│ │ │ ├── bootmgr.efi.mui│ │ │ └── memtest.efi.mui│ │ ├── en-GB│ │ │ ├── bootmgfw.efi.mui│ │ │ └── bootmgr.efi.mui│ │ ├── en-US│ │ │ ├── bootmgfw.efi.mui│ │ │ ├── bootmgr.efi.mui│ │ │ └── memtest.efi.mui| | : | | : │ │ ├── zh-CN│ │ │ ├── bootmgfw.efi.mui│ │ │ ├── bootmgr.efi.mui│ │ │ └── memtest.efi.mui│ │ ├── Fonts 字体文件│ │ │ ├── chs_boot.ttf│ │ │ :│ │ │ :│ │ │ └── wgl4_boot.ttf│ │ ├── kd_02_10df.dll│ │ :│ │ :│ │ ├── kdstub.dll│ │ ├── memtest.efi│ │ ├── qps-ploc│ │ │ └── memtest.efi.mui│ │ └── Resources│ │ ├── bootres.dll│ │ ├── en-US│ │ │ └── bootres.dll.mui│ │ └── zh-CN│ │ └── bootres.dll.mui│ └── Recovery│ ├── BCD│ ├── BCD.LOG│ ├── BCD.LOG1│ └── BCD.LOG2└── ubuntu └── grubx64.efi windows引导有几类文件：efi文件memtest.efi bootmgr.efi bootmgfw.efi /Boot/bootmgfw.efi字体文件 *.ttf语言文件1234zh-CN├── bootmgfw.efi.mui├── bootmgr.efi.mui└── memtest.efi.mui BCD文件 BCD引导修复这个是最重要的其他的那些文件都可以拷贝，这个不可以。所以前面的命令bcdboot主要任务就是修复这个BCD文件。当然还有其他的修复方式。 Other things现在系统都可以完美启动了，但是还有些不完没就是Grub的引导中没有Windows item。进入Lilnux执行 update-grub2 123456789jachin-Inspiron-5548 boot # update-grub2Generating grub configuration file ...Found linux image: /boot/vmlinuz-4.4.0-77-genericFound initrd image: /boot/initrd.img-4.4.0-77-genericFound linux image: /boot/vmlinuz-4.4.0-75-genericFound initrd image: /boot/initrd.img-4.4.0-75-genericFound Windows Boot Manager on /dev/sda1@/EFI/Microsoft/Boot/bootmgfw.efiAdding boot menu entry for EFI firmware configurationdone okay,现在Grub的menu中已经有Windows选项了，到此完美修复。","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Grub2 Linux Windows","slug":"Grub2-Linux-Windows","permalink":"https://ygcaicn.github.io/tags/Grub2-Linux-Windows/"}]},{"title":"stm32f1xx.h","slug":"stm32f1xx-h","date":"2017-05-05T04:05:15.000Z","updated":"2017-05-04T08:40:37.182Z","comments":true,"path":"嵌入式/stm32f1xx-h.html","link":"","permalink":"https://ygcaicn.github.io/嵌入式/stm32f1xx-h.html","excerpt":"stm32f10x.h","text":"stm32f10x.h 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338/** ****************************************************************************** * @file stm32f10x.h * @author MCD Application Team * @version V3.5.0 * @date 11-March-2011 * @brief CMSIS Cortex-M3 Device Peripheral Access Layer Header File. * This file contains all the peripheral register's definitions, bits * definitions and memory mapping for STM32F10x Connectivity line, * High density, High density value line, Medium density, * Medium density Value line, Low density, Low density Value line * and XL-density devices. * * The file is the unique include file that the application programmer * is using in the C source code, usually in main.c. This file contains: * - Configuration section that allows to select: * - The device used in the target application * - To use or not the peripheralís drivers in application code(i.e. * code will be based on direct access to peripheralís registers * rather than drivers API), this option is controlled by * \"#define USE_STDPERIPH_DRIVER\" * - To change few application-specific parameters such as the HSE * crystal frequency * - Data structures and the address mapping for all peripherals * - Peripheral's registers declarations and bits definition * - Macros to access peripheralís registers hardware * ****************************************************************************** * @attention * * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. * * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt; ****************************************************************************** *//** @addtogroup CMSIS * @&#123; *//** @addtogroup stm32f10x * @&#123; */ #ifndef __STM32F10x_H#define __STM32F10x_H#ifdef __cplusplus extern \"C\" &#123;#endif /** @addtogroup Library_configuration_section * @&#123; */ /* Uncomment the line below according to the target STM32 device used in your application */#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL) /* #define STM32F10X_LD */ /*!&lt; STM32F10X_LD: STM32 Low density devices */ /* #define STM32F10X_LD_VL */ /*!&lt; STM32F10X_LD_VL: STM32 Low density Value Line devices */ /* #define STM32F10X_MD */ /*!&lt; STM32F10X_MD: STM32 Medium density devices */ /* #define STM32F10X_MD_VL */ /*!&lt; STM32F10X_MD_VL: STM32 Medium density Value Line devices */ /* #define STM32F10X_HD */ /*!&lt; STM32F10X_HD: STM32 High density devices */ /* #define STM32F10X_HD_VL */ /*!&lt; STM32F10X_HD_VL: STM32 High density value line devices */ /* #define STM32F10X_XL */ /*!&lt; STM32F10X_XL: STM32 XL-density devices */ /* #define STM32F10X_CL */ /*!&lt; STM32F10X_CL: STM32 Connectivity line devices */#endif/* Tip: To avoid modifying this file each time you need to switch between these devices, you can define the device in your toolchain compiler preprocessor. - Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes. - Low-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes. - Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes. - Medium-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes. - High-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes. - High-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes. - XL-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 512 and 1024 Kbytes. - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers. */#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL) #error \"Please select first the target STM32F10x device used in your application (in stm32f10x.h file)\"#endif#if !defined USE_STDPERIPH_DRIVER/** * @brief Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers */ /*#define USE_STDPERIPH_DRIVER*/#endif/** * @brief In the following line adjust the value of External High Speed oscillator (HSE) used in your application Tip: To avoid modifying this file each time you need to use different HSE, you can define the HSE value in your toolchain compiler preprocessor. */ #if !defined HSE_VALUE #ifdef STM32F10X_CL #define HSE_VALUE ((uint32_t)25000000) /*!&lt; Value of the External oscillator in Hz */ #else #define HSE_VALUE ((uint32_t)8000000) /*!&lt; Value of the External oscillator in Hz */ #endif /* STM32F10X_CL */#endif /* HSE_VALUE *//** * @brief In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value */#define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!&lt; Time out for HSE start up */#define HSI_VALUE ((uint32_t)8000000) /*!&lt; Value of the Internal oscillator in Hz*//** * @brief STM32F10x Standard Peripheral Library version number */#define __STM32F10X_STDPERIPH_VERSION_MAIN (0x03) /*!&lt; [31:24] main version */ #define __STM32F10X_STDPERIPH_VERSION_SUB1 (0x05) /*!&lt; [23:16] sub1 version */#define __STM32F10X_STDPERIPH_VERSION_SUB2 (0x00) /*!&lt; [15:8] sub2 version */#define __STM32F10X_STDPERIPH_VERSION_RC (0x00) /*!&lt; [7:0] release candidate */ #define __STM32F10X_STDPERIPH_VERSION ( (__STM32F10X_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\\ |(__STM32F10X_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\\ |(__STM32F10X_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\\ |(__STM32F10X_STDPERIPH_VERSION_RC))/** * @&#125; *//** @addtogroup Configuration_section_for_CMSIS * @&#123; *//** * @brief Configuration of the Cortex-M3 Processor and Core Peripherals */#ifdef STM32F10X_XL #define __MPU_PRESENT 1 /*!&lt; STM32 XL-density devices provide an MPU */#else #define __MPU_PRESENT 0 /*!&lt; Other STM32 devices does not provide an MPU */#endif /* STM32F10X_XL */#define __NVIC_PRIO_BITS 4 /*!&lt; STM32 uses 4 Bits for the Priority Levels */#define __Vendor_SysTickConfig 0 /*!&lt; Set to 1 if different SysTick Config is used *//** * @brief STM32F10x Interrupt Number Definition, according to the selected device * in @ref Library_configuration_section */typedef enum IRQn&#123;/****** Cortex-M3 Processor Exceptions Numbers ***************************************************/ NonMaskableInt_IRQn = -14, /*!&lt; 2 Non Maskable Interrupt */ MemoryManagement_IRQn = -12, /*!&lt; 4 Cortex-M3 Memory Management Interrupt */ BusFault_IRQn = -11, /*!&lt; 5 Cortex-M3 Bus Fault Interrupt */ UsageFault_IRQn = -10, /*!&lt; 6 Cortex-M3 Usage Fault Interrupt */ SVCall_IRQn = -5, /*!&lt; 11 Cortex-M3 SV Call Interrupt */ DebugMonitor_IRQn = -4, /*!&lt; 12 Cortex-M3 Debug Monitor Interrupt */ PendSV_IRQn = -2, /*!&lt; 14 Cortex-M3 Pend SV Interrupt */ SysTick_IRQn = -1, /*!&lt; 15 Cortex-M3 System Tick Interrupt *//****** STM32 specific Interrupt Numbers *********************************************************/ WWDG_IRQn = 0, /*!&lt; Window WatchDog Interrupt */ PVD_IRQn = 1, /*!&lt; PVD through EXTI Line detection Interrupt */ TAMPER_IRQn = 2, /*!&lt; Tamper Interrupt */ RTC_IRQn = 3, /*!&lt; RTC global Interrupt */ FLASH_IRQn = 4, /*!&lt; FLASH global Interrupt */ RCC_IRQn = 5, /*!&lt; RCC global Interrupt */ EXTI0_IRQn = 6, /*!&lt; EXTI Line0 Interrupt */ EXTI1_IRQn = 7, /*!&lt; EXTI Line1 Interrupt */ EXTI2_IRQn = 8, /*!&lt; EXTI Line2 Interrupt */ EXTI3_IRQn = 9, /*!&lt; EXTI Line3 Interrupt */ EXTI4_IRQn = 10, /*!&lt; EXTI Line4 Interrupt */ DMA1_Channel1_IRQn = 11, /*!&lt; DMA1 Channel 1 global Interrupt */ DMA1_Channel2_IRQn = 12, /*!&lt; DMA1 Channel 2 global Interrupt */ DMA1_Channel3_IRQn = 13, /*!&lt; DMA1 Channel 3 global Interrupt */ DMA1_Channel4_IRQn = 14, /*!&lt; DMA1 Channel 4 global Interrupt */ DMA1_Channel5_IRQn = 15, /*!&lt; DMA1 Channel 5 global Interrupt */ DMA1_Channel6_IRQn = 16, /*!&lt; DMA1 Channel 6 global Interrupt */ DMA1_Channel7_IRQn = 17, /*!&lt; DMA1 Channel 7 global Interrupt */#ifdef STM32F10X_LD ADC1_2_IRQn = 18, /*!&lt; ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!&lt; USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!&lt; USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!&lt; CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!&lt; CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!&lt; TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!&lt; TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42 /*!&lt; USB Device WakeUp from suspend through EXTI Line Interrupt */ #endif /* STM32F10X_LD */ #ifdef STM32F10X_LD_VL ADC1_IRQn = 18, /*!&lt; ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!&lt; TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!&lt; TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!&lt; HDMI-CEC Interrupt */ TIM6_DAC_IRQn = 54, /*!&lt; TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55 /*!&lt; TIM7 Interrupt */ #endif /* STM32F10X_LD_VL */#ifdef STM32F10X_MD ADC1_2_IRQn = 18, /*!&lt; ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!&lt; USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!&lt; USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!&lt; CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!&lt; CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!&lt; TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!&lt; TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42 /*!&lt; USB Device WakeUp from suspend through EXTI Line Interrupt */ #endif /* STM32F10X_MD */ #ifdef STM32F10X_MD_VL ADC1_IRQn = 18, /*!&lt; ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!&lt; TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!&lt; TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!&lt; HDMI-CEC Interrupt */ TIM6_DAC_IRQn = 54, /*!&lt; TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55 /*!&lt; TIM7 Interrupt */ #endif /* STM32F10X_MD_VL */#ifdef STM32F10X_HD ADC1_2_IRQn = 18, /*!&lt; ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!&lt; USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!&lt; USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!&lt; CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!&lt; CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!&lt; TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!&lt; TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42, /*!&lt; USB Device WakeUp from suspend through EXTI Line Interrupt */ TIM8_BRK_IRQn = 43, /*!&lt; TIM8 Break Interrupt */ TIM8_UP_IRQn = 44, /*!&lt; TIM8 Update Interrupt */ TIM8_TRG_COM_IRQn = 45, /*!&lt; TIM8 Trigger and Commutation Interrupt */ TIM8_CC_IRQn = 46, /*!&lt; TIM8 Capture Compare Interrupt */ ADC3_IRQn = 47, /*!&lt; ADC3 global Interrupt */ FSMC_IRQn = 48, /*!&lt; FSMC global Interrupt */ SDIO_IRQn = 49, /*!&lt; SDIO global Interrupt */ TIM5_IRQn = 50, /*!&lt; TIM5 global Interrupt */ SPI3_IRQn = 51, /*!&lt; SPI3 global Interrupt */ UART4_IRQn = 52, /*!&lt; UART4 global Interrupt */ UART5_IRQn = 53, /*!&lt; UART5 global Interrupt */ TIM6_IRQn = 54, /*!&lt; TIM6 global Interrupt */ TIM7_IRQn = 55, /*!&lt; TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!&lt; DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!&lt; DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!&lt; DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59 /*!&lt; DMA2 Channel 4 and Channel 5 global Interrupt */#endif /* STM32F10X_HD */ #ifdef STM32F10X_HD_VL ADC1_IRQn = 18, /*!&lt; ADC1 global Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_TIM15_IRQn = 24, /*!&lt; TIM1 Break and TIM15 Interrupts */ TIM1_UP_TIM16_IRQn = 25, /*!&lt; TIM1 Update and TIM16 Interrupts */ TIM1_TRG_COM_TIM17_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation and TIM17 Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ CEC_IRQn = 42, /*!&lt; HDMI-CEC Interrupt */ TIM12_IRQn = 43, /*!&lt; TIM12 global Interrupt */ TIM13_IRQn = 44, /*!&lt; TIM13 global Interrupt */ TIM14_IRQn = 45, /*!&lt; TIM14 global Interrupt */ TIM5_IRQn = 50, /*!&lt; TIM5 global Interrupt */ SPI3_IRQn = 51, /*!&lt; SPI3 global Interrupt */ UART4_IRQn = 52, /*!&lt; UART4 global Interrupt */ UART5_IRQn = 53, /*!&lt; UART5 global Interrupt */ TIM6_DAC_IRQn = 54, /*!&lt; TIM6 and DAC underrun Interrupt */ TIM7_IRQn = 55, /*!&lt; TIM7 Interrupt */ DMA2_Channel1_IRQn = 56, /*!&lt; DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!&lt; DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!&lt; DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59, /*!&lt; DMA2 Channel 4 and Channel 5 global Interrupt */ DMA2_Channel5_IRQn = 60 /*!&lt; DMA2 Channel 5 global Interrupt (DMA2 Channel 5 is mapped at position 60 only if the MISC_REMAP bit in the AFIO_MAPR2 register is set) */ #endif /* STM32F10X_HD_VL */#ifdef STM32F10X_XL ADC1_2_IRQn = 18, /*!&lt; ADC1 and ADC2 global Interrupt */ USB_HP_CAN1_TX_IRQn = 19, /*!&lt; USB Device High Priority or CAN1 TX Interrupts */ USB_LP_CAN1_RX0_IRQn = 20, /*!&lt; USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!&lt; CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!&lt; CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_TIM9_IRQn = 24, /*!&lt; TIM1 Break Interrupt and TIM9 global Interrupt */ TIM1_UP_TIM10_IRQn = 25, /*!&lt; TIM1 Update Interrupt and TIM10 global Interrupt */ TIM1_TRG_COM_TIM11_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ USBWakeUp_IRQn = 42, /*!&lt; USB Device WakeUp from suspend through EXTI Line Interrupt */ TIM8_BRK_TIM12_IRQn = 43, /*!&lt; TIM8 Break Interrupt and TIM12 global Interrupt */ TIM8_UP_TIM13_IRQn = 44, /*!&lt; TIM8 Update Interrupt and TIM13 global Interrupt */ TIM8_TRG_COM_TIM14_IRQn = 45, /*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ TIM8_CC_IRQn = 46, /*!&lt; TIM8 Capture Compare Interrupt */ ADC3_IRQn = 47, /*!&lt; ADC3 global Interrupt */ FSMC_IRQn = 48, /*!&lt; FSMC global Interrupt */ SDIO_IRQn = 49, /*!&lt; SDIO global Interrupt */ TIM5_IRQn = 50, /*!&lt; TIM5 global Interrupt */ SPI3_IRQn = 51, /*!&lt; SPI3 global Interrupt */ UART4_IRQn = 52, /*!&lt; UART4 global Interrupt */ UART5_IRQn = 53, /*!&lt; UART5 global Interrupt */ TIM6_IRQn = 54, /*!&lt; TIM6 global Interrupt */ TIM7_IRQn = 55, /*!&lt; TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!&lt; DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!&lt; DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!&lt; DMA2 Channel 3 global Interrupt */ DMA2_Channel4_5_IRQn = 59 /*!&lt; DMA2 Channel 4 and Channel 5 global Interrupt */#endif /* STM32F10X_XL */ #ifdef STM32F10X_CL ADC1_2_IRQn = 18, /*!&lt; ADC1 and ADC2 global Interrupt */ CAN1_TX_IRQn = 19, /*!&lt; USB Device High Priority or CAN1 TX Interrupts */ CAN1_RX0_IRQn = 20, /*!&lt; USB Device Low Priority or CAN1 RX0 Interrupts */ CAN1_RX1_IRQn = 21, /*!&lt; CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!&lt; CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!&lt; External Line[9:5] Interrupts */ TIM1_BRK_IRQn = 24, /*!&lt; TIM1 Break Interrupt */ TIM1_UP_IRQn = 25, /*!&lt; TIM1 Update Interrupt */ TIM1_TRG_COM_IRQn = 26, /*!&lt; TIM1 Trigger and Commutation Interrupt */ TIM1_CC_IRQn = 27, /*!&lt; TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!&lt; TIM2 global Interrupt */ TIM3_IRQn = 29, /*!&lt; TIM3 global Interrupt */ TIM4_IRQn = 30, /*!&lt; TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!&lt; I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!&lt; I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!&lt; I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!&lt; I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!&lt; SPI1 global Interrupt */ SPI2_IRQn = 36, /*!&lt; SPI2 global Interrupt */ USART1_IRQn = 37, /*!&lt; USART1 global Interrupt */ USART2_IRQn = 38, /*!&lt; USART2 global Interrupt */ USART3_IRQn = 39, /*!&lt; USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!&lt; External Line[15:10] Interrupts */ RTCAlarm_IRQn = 41, /*!&lt; RTC Alarm through EXTI Line Interrupt */ OTG_FS_WKUP_IRQn = 42, /*!&lt; USB OTG FS WakeUp from suspend through EXTI Line Interrupt */ TIM5_IRQn = 50, /*!&lt; TIM5 global Interrupt */ SPI3_IRQn = 51, /*!&lt; SPI3 global Interrupt */ UART4_IRQn = 52, /*!&lt; UART4 global Interrupt */ UART5_IRQn = 53, /*!&lt; UART5 global Interrupt */ TIM6_IRQn = 54, /*!&lt; TIM6 global Interrupt */ TIM7_IRQn = 55, /*!&lt; TIM7 global Interrupt */ DMA2_Channel1_IRQn = 56, /*!&lt; DMA2 Channel 1 global Interrupt */ DMA2_Channel2_IRQn = 57, /*!&lt; DMA2 Channel 2 global Interrupt */ DMA2_Channel3_IRQn = 58, /*!&lt; DMA2 Channel 3 global Interrupt */ DMA2_Channel4_IRQn = 59, /*!&lt; DMA2 Channel 4 global Interrupt */ DMA2_Channel5_IRQn = 60, /*!&lt; DMA2 Channel 5 global Interrupt */ ETH_IRQn = 61, /*!&lt; Ethernet global Interrupt */ ETH_WKUP_IRQn = 62, /*!&lt; Ethernet Wakeup through EXTI line Interrupt */ CAN2_TX_IRQn = 63, /*!&lt; CAN2 TX Interrupt */ CAN2_RX0_IRQn = 64, /*!&lt; CAN2 RX0 Interrupt */ CAN2_RX1_IRQn = 65, /*!&lt; CAN2 RX1 Interrupt */ CAN2_SCE_IRQn = 66, /*!&lt; CAN2 SCE Interrupt */ OTG_FS_IRQn = 67 /*!&lt; USB OTG FS global Interrupt */#endif /* STM32F10X_CL */ &#125; IRQn_Type;/** * @&#125; */#include \"core_cm3.h\"#include \"system_stm32f10x.h\"#include &lt;stdint.h&gt;/** @addtogroup Exported_types * @&#123; */ /*!&lt; STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */typedef int32_t s32;typedef int16_t s16;typedef int8_t s8;typedef const int32_t sc32; /*!&lt; Read Only */typedef const int16_t sc16; /*!&lt; Read Only */typedef const int8_t sc8; /*!&lt; Read Only */typedef __IO int32_t vs32;typedef __IO int16_t vs16;typedef __IO int8_t vs8;typedef __I int32_t vsc32; /*!&lt; Read Only */typedef __I int16_t vsc16; /*!&lt; Read Only */typedef __I int8_t vsc8; /*!&lt; Read Only */typedef uint32_t u32;typedef uint16_t u16;typedef uint8_t u8;typedef const uint32_t uc32; /*!&lt; Read Only */typedef const uint16_t uc16; /*!&lt; Read Only */typedef const uint8_t uc8; /*!&lt; Read Only */typedef __IO uint32_t vu32;typedef __IO uint16_t vu16;typedef __IO uint8_t vu8;typedef __I uint32_t vuc32; /*!&lt; Read Only */typedef __I uint16_t vuc16; /*!&lt; Read Only */typedef __I uint8_t vuc8; /*!&lt; Read Only */typedef enum &#123;RESET = 0, SET = !RESET&#125; FlagStatus, ITStatus;typedef enum &#123;DISABLE = 0, ENABLE = !DISABLE&#125; FunctionalState;#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))typedef enum &#123;ERROR = 0, SUCCESS = !ERROR&#125; ErrorStatus;/*!&lt; STM32F10x Standard Peripheral Library old definitions (maintained for legacy purpose) */#define HSEStartUp_TimeOut HSE_STARTUP_TIMEOUT#define HSE_Value HSE_VALUE#define HSI_Value HSI_VALUE/** * @&#125; *//** @addtogroup Peripheral_registers_structures * @&#123; */ /** * @brief Analog to Digital Converter */typedef struct&#123; __IO uint32_t SR; __IO uint32_t CR1; __IO uint32_t CR2; __IO uint32_t SMPR1; __IO uint32_t SMPR2; __IO uint32_t JOFR1; __IO uint32_t JOFR2; __IO uint32_t JOFR3; __IO uint32_t JOFR4; __IO uint32_t HTR; __IO uint32_t LTR; __IO uint32_t SQR1; __IO uint32_t SQR2; __IO uint32_t SQR3; __IO uint32_t JSQR; __IO uint32_t JDR1; __IO uint32_t JDR2; __IO uint32_t JDR3; __IO uint32_t JDR4; __IO uint32_t DR;&#125; ADC_TypeDef;/** * @brief Backup Registers */typedef struct&#123; uint32_t RESERVED0; __IO uint16_t DR1; uint16_t RESERVED1; __IO uint16_t DR2; uint16_t RESERVED2; __IO uint16_t DR3; uint16_t RESERVED3; __IO uint16_t DR4; uint16_t RESERVED4; __IO uint16_t DR5; uint16_t RESERVED5; __IO uint16_t DR6; uint16_t RESERVED6; __IO uint16_t DR7; uint16_t RESERVED7; __IO uint16_t DR8; uint16_t RESERVED8; __IO uint16_t DR9; uint16_t RESERVED9; __IO uint16_t DR10; uint16_t RESERVED10; __IO uint16_t RTCCR; uint16_t RESERVED11; __IO uint16_t CR; uint16_t RESERVED12; __IO uint16_t CSR; uint16_t RESERVED13[5]; __IO uint16_t DR11; uint16_t RESERVED14; __IO uint16_t DR12; uint16_t RESERVED15; __IO uint16_t DR13; uint16_t RESERVED16; __IO uint16_t DR14; uint16_t RESERVED17; __IO uint16_t DR15; uint16_t RESERVED18; __IO uint16_t DR16; uint16_t RESERVED19; __IO uint16_t DR17; uint16_t RESERVED20; __IO uint16_t DR18; uint16_t RESERVED21; __IO uint16_t DR19; uint16_t RESERVED22; __IO uint16_t DR20; uint16_t RESERVED23; __IO uint16_t DR21; uint16_t RESERVED24; __IO uint16_t DR22; uint16_t RESERVED25; __IO uint16_t DR23; uint16_t RESERVED26; __IO uint16_t DR24; uint16_t RESERVED27; __IO uint16_t DR25; uint16_t RESERVED28; __IO uint16_t DR26; uint16_t RESERVED29; __IO uint16_t DR27; uint16_t RESERVED30; __IO uint16_t DR28; uint16_t RESERVED31; __IO uint16_t DR29; uint16_t RESERVED32; __IO uint16_t DR30; uint16_t RESERVED33; __IO uint16_t DR31; uint16_t RESERVED34; __IO uint16_t DR32; uint16_t RESERVED35; __IO uint16_t DR33; uint16_t RESERVED36; __IO uint16_t DR34; uint16_t RESERVED37; __IO uint16_t DR35; uint16_t RESERVED38; __IO uint16_t DR36; uint16_t RESERVED39; __IO uint16_t DR37; uint16_t RESERVED40; __IO uint16_t DR38; uint16_t RESERVED41; __IO uint16_t DR39; uint16_t RESERVED42; __IO uint16_t DR40; uint16_t RESERVED43; __IO uint16_t DR41; uint16_t RESERVED44; __IO uint16_t DR42; uint16_t RESERVED45; &#125; BKP_TypeDef; /** * @brief Controller Area Network TxMailBox */typedef struct&#123; __IO uint32_t TIR; __IO uint32_t TDTR; __IO uint32_t TDLR; __IO uint32_t TDHR;&#125; CAN_TxMailBox_TypeDef;/** * @brief Controller Area Network FIFOMailBox */ typedef struct&#123; __IO uint32_t RIR; __IO uint32_t RDTR; __IO uint32_t RDLR; __IO uint32_t RDHR;&#125; CAN_FIFOMailBox_TypeDef;/** * @brief Controller Area Network FilterRegister */ typedef struct&#123; __IO uint32_t FR1; __IO uint32_t FR2;&#125; CAN_FilterRegister_TypeDef;/** * @brief Controller Area Network */ typedef struct&#123; __IO uint32_t MCR; __IO uint32_t MSR; __IO uint32_t TSR; __IO uint32_t RF0R; __IO uint32_t RF1R; __IO uint32_t IER; __IO uint32_t ESR; __IO uint32_t BTR; uint32_t RESERVED0[88]; CAN_TxMailBox_TypeDef sTxMailBox[3]; CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; uint32_t RESERVED1[12]; __IO uint32_t FMR; __IO uint32_t FM1R; uint32_t RESERVED2; __IO uint32_t FS1R; uint32_t RESERVED3; __IO uint32_t FFA1R; uint32_t RESERVED4; __IO uint32_t FA1R; uint32_t RESERVED5[8];#ifndef STM32F10X_CL CAN_FilterRegister_TypeDef sFilterRegister[14];#else CAN_FilterRegister_TypeDef sFilterRegister[28];#endif /* STM32F10X_CL */ &#125; CAN_TypeDef;/** * @brief Consumer Electronics Control (CEC) */typedef struct&#123; __IO uint32_t CFGR; __IO uint32_t OAR; __IO uint32_t PRES; __IO uint32_t ESR; __IO uint32_t CSR; __IO uint32_t TXD; __IO uint32_t RXD; &#125; CEC_TypeDef;/** * @brief CRC calculation unit */typedef struct&#123; __IO uint32_t DR; __IO uint8_t IDR; uint8_t RESERVED0; uint16_t RESERVED1; __IO uint32_t CR;&#125; CRC_TypeDef;/** * @brief Digital to Analog Converter */typedef struct&#123; __IO uint32_t CR; __IO uint32_t SWTRIGR; __IO uint32_t DHR12R1; __IO uint32_t DHR12L1; __IO uint32_t DHR8R1; __IO uint32_t DHR12R2; __IO uint32_t DHR12L2; __IO uint32_t DHR8R2; __IO uint32_t DHR12RD; __IO uint32_t DHR12LD; __IO uint32_t DHR8RD; __IO uint32_t DOR1; __IO uint32_t DOR2;#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) __IO uint32_t SR;#endif&#125; DAC_TypeDef;/** * @brief Debug MCU */typedef struct&#123; __IO uint32_t IDCODE; __IO uint32_t CR; &#125;DBGMCU_TypeDef;/** * @brief DMA Controller */typedef struct&#123; __IO uint32_t CCR; __IO uint32_t CNDTR; __IO uint32_t CPAR; __IO uint32_t CMAR;&#125; DMA_Channel_TypeDef;typedef struct&#123; __IO uint32_t ISR; __IO uint32_t IFCR;&#125; DMA_TypeDef;/** * @brief Ethernet MAC */typedef struct&#123; __IO uint32_t MACCR; __IO uint32_t MACFFR; __IO uint32_t MACHTHR; __IO uint32_t MACHTLR; __IO uint32_t MACMIIAR; __IO uint32_t MACMIIDR; __IO uint32_t MACFCR; __IO uint32_t MACVLANTR; /* 8 */ uint32_t RESERVED0[2]; __IO uint32_t MACRWUFFR; /* 11 */ __IO uint32_t MACPMTCSR; uint32_t RESERVED1[2]; __IO uint32_t MACSR; /* 15 */ __IO uint32_t MACIMR; __IO uint32_t MACA0HR; __IO uint32_t MACA0LR; __IO uint32_t MACA1HR; __IO uint32_t MACA1LR; __IO uint32_t MACA2HR; __IO uint32_t MACA2LR; __IO uint32_t MACA3HR; __IO uint32_t MACA3LR; /* 24 */ uint32_t RESERVED2[40]; __IO uint32_t MMCCR; /* 65 */ __IO uint32_t MMCRIR; __IO uint32_t MMCTIR; __IO uint32_t MMCRIMR; __IO uint32_t MMCTIMR; /* 69 */ uint32_t RESERVED3[14]; __IO uint32_t MMCTGFSCCR; /* 84 */ __IO uint32_t MMCTGFMSCCR; uint32_t RESERVED4[5]; __IO uint32_t MMCTGFCR; uint32_t RESERVED5[10]; __IO uint32_t MMCRFCECR; __IO uint32_t MMCRFAECR; uint32_t RESERVED6[10]; __IO uint32_t MMCRGUFCR; uint32_t RESERVED7[334]; __IO uint32_t PTPTSCR; __IO uint32_t PTPSSIR; __IO uint32_t PTPTSHR; __IO uint32_t PTPTSLR; __IO uint32_t PTPTSHUR; __IO uint32_t PTPTSLUR; __IO uint32_t PTPTSAR; __IO uint32_t PTPTTHR; __IO uint32_t PTPTTLR; uint32_t RESERVED8[567]; __IO uint32_t DMABMR; __IO uint32_t DMATPDR; __IO uint32_t DMARPDR; __IO uint32_t DMARDLAR; __IO uint32_t DMATDLAR; __IO uint32_t DMASR; __IO uint32_t DMAOMR; __IO uint32_t DMAIER; __IO uint32_t DMAMFBOCR; uint32_t RESERVED9[9]; __IO uint32_t DMACHTDR; __IO uint32_t DMACHRDR; __IO uint32_t DMACHTBAR; __IO uint32_t DMACHRBAR;&#125; ETH_TypeDef;/** * @brief External Interrupt/Event Controller */typedef struct&#123; __IO uint32_t IMR; __IO uint32_t EMR; __IO uint32_t RTSR; __IO uint32_t FTSR; __IO uint32_t SWIER; __IO uint32_t PR;&#125; EXTI_TypeDef;/** * @brief FLASH Registers */typedef struct&#123; __IO uint32_t ACR; __IO uint32_t KEYR; __IO uint32_t OPTKEYR; __IO uint32_t SR; __IO uint32_t CR; __IO uint32_t AR; __IO uint32_t RESERVED; __IO uint32_t OBR; __IO uint32_t WRPR;#ifdef STM32F10X_XL uint32_t RESERVED1[8]; __IO uint32_t KEYR2; uint32_t RESERVED2; __IO uint32_t SR2; __IO uint32_t CR2; __IO uint32_t AR2; #endif /* STM32F10X_XL */ &#125; FLASH_TypeDef;/** * @brief Option Bytes Registers */ typedef struct&#123; __IO uint16_t RDP; __IO uint16_t USER; __IO uint16_t Data0; __IO uint16_t Data1; __IO uint16_t WRP0; __IO uint16_t WRP1; __IO uint16_t WRP2; __IO uint16_t WRP3;&#125; OB_TypeDef;/** * @brief Flexible Static Memory Controller */typedef struct&#123; __IO uint32_t BTCR[8]; &#125; FSMC_Bank1_TypeDef; /** * @brief Flexible Static Memory Controller Bank1E */ typedef struct&#123; __IO uint32_t BWTR[7];&#125; FSMC_Bank1E_TypeDef;/** * @brief Flexible Static Memory Controller Bank2 */ typedef struct&#123; __IO uint32_t PCR2; __IO uint32_t SR2; __IO uint32_t PMEM2; __IO uint32_t PATT2; uint32_t RESERVED0; __IO uint32_t ECCR2; &#125; FSMC_Bank2_TypeDef; /** * @brief Flexible Static Memory Controller Bank3 */ typedef struct&#123; __IO uint32_t PCR3; __IO uint32_t SR3; __IO uint32_t PMEM3; __IO uint32_t PATT3; uint32_t RESERVED0; __IO uint32_t ECCR3; &#125; FSMC_Bank3_TypeDef; /** * @brief Flexible Static Memory Controller Bank4 */ typedef struct&#123; __IO uint32_t PCR4; __IO uint32_t SR4; __IO uint32_t PMEM4; __IO uint32_t PATT4; __IO uint32_t PIO4; &#125; FSMC_Bank4_TypeDef; /** * @brief General Purpose I/O */typedef struct&#123; __IO uint32_t CRL; __IO uint32_t CRH; __IO uint32_t IDR; __IO uint32_t ODR; __IO uint32_t BSRR; __IO uint32_t BRR; __IO uint32_t LCKR;&#125; GPIO_TypeDef;/** * @brief Alternate Function I/O */typedef struct&#123; __IO uint32_t EVCR; __IO uint32_t MAPR; __IO uint32_t EXTICR[4]; uint32_t RESERVED0; __IO uint32_t MAPR2; &#125; AFIO_TypeDef;/** * @brief Inter Integrated Circuit Interface */typedef struct&#123; __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t OAR1; uint16_t RESERVED2; __IO uint16_t OAR2; uint16_t RESERVED3; __IO uint16_t DR; uint16_t RESERVED4; __IO uint16_t SR1; uint16_t RESERVED5; __IO uint16_t SR2; uint16_t RESERVED6; __IO uint16_t CCR; uint16_t RESERVED7; __IO uint16_t TRISE; uint16_t RESERVED8;&#125; I2C_TypeDef;/** * @brief Independent WATCHDOG */typedef struct&#123; __IO uint32_t KR; __IO uint32_t PR; __IO uint32_t RLR; __IO uint32_t SR;&#125; IWDG_TypeDef;/** * @brief Power Control */typedef struct&#123; __IO uint32_t CR; __IO uint32_t CSR;&#125; PWR_TypeDef;/** * @brief Reset and Clock Control */typedef struct&#123; __IO uint32_t CR; __IO uint32_t CFGR; __IO uint32_t CIR; __IO uint32_t APB2RSTR; __IO uint32_t APB1RSTR; __IO uint32_t AHBENR; __IO uint32_t APB2ENR; __IO uint32_t APB1ENR; __IO uint32_t BDCR; __IO uint32_t CSR;#ifdef STM32F10X_CL __IO uint32_t AHBRSTR; __IO uint32_t CFGR2;#endif /* STM32F10X_CL */ #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) uint32_t RESERVED0; __IO uint32_t CFGR2;#endif /* STM32F10X_LD_VL || STM32F10X_MD_VL || STM32F10X_HD_VL */ &#125; RCC_TypeDef;/** * @brief Real-Time Clock */typedef struct&#123; __IO uint16_t CRH; uint16_t RESERVED0; __IO uint16_t CRL; uint16_t RESERVED1; __IO uint16_t PRLH; uint16_t RESERVED2; __IO uint16_t PRLL; uint16_t RESERVED3; __IO uint16_t DIVH; uint16_t RESERVED4; __IO uint16_t DIVL; uint16_t RESERVED5; __IO uint16_t CNTH; uint16_t RESERVED6; __IO uint16_t CNTL; uint16_t RESERVED7; __IO uint16_t ALRH; uint16_t RESERVED8; __IO uint16_t ALRL; uint16_t RESERVED9;&#125; RTC_TypeDef;/** * @brief SD host Interface */typedef struct&#123; __IO uint32_t POWER; __IO uint32_t CLKCR; __IO uint32_t ARG; __IO uint32_t CMD; __I uint32_t RESPCMD; __I uint32_t RESP1; __I uint32_t RESP2; __I uint32_t RESP3; __I uint32_t RESP4; __IO uint32_t DTIMER; __IO uint32_t DLEN; __IO uint32_t DCTRL; __I uint32_t DCOUNT; __I uint32_t STA; __IO uint32_t ICR; __IO uint32_t MASK; uint32_t RESERVED0[2]; __I uint32_t FIFOCNT; uint32_t RESERVED1[13]; __IO uint32_t FIFO;&#125; SDIO_TypeDef;/** * @brief Serial Peripheral Interface */typedef struct&#123; __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t SR; uint16_t RESERVED2; __IO uint16_t DR; uint16_t RESERVED3; __IO uint16_t CRCPR; uint16_t RESERVED4; __IO uint16_t RXCRCR; uint16_t RESERVED5; __IO uint16_t TXCRCR; uint16_t RESERVED6; __IO uint16_t I2SCFGR; uint16_t RESERVED7; __IO uint16_t I2SPR; uint16_t RESERVED8; &#125; SPI_TypeDef;/** * @brief TIM */typedef struct&#123; __IO uint16_t CR1; uint16_t RESERVED0; __IO uint16_t CR2; uint16_t RESERVED1; __IO uint16_t SMCR; uint16_t RESERVED2; __IO uint16_t DIER; uint16_t RESERVED3; __IO uint16_t SR; uint16_t RESERVED4; __IO uint16_t EGR; uint16_t RESERVED5; __IO uint16_t CCMR1; uint16_t RESERVED6; __IO uint16_t CCMR2; uint16_t RESERVED7; __IO uint16_t CCER; uint16_t RESERVED8; __IO uint16_t CNT; uint16_t RESERVED9; __IO uint16_t PSC; uint16_t RESERVED10; __IO uint16_t ARR; uint16_t RESERVED11; __IO uint16_t RCR; uint16_t RESERVED12; __IO uint16_t CCR1; uint16_t RESERVED13; __IO uint16_t CCR2; uint16_t RESERVED14; __IO uint16_t CCR3; uint16_t RESERVED15; __IO uint16_t CCR4; uint16_t RESERVED16; __IO uint16_t BDTR; uint16_t RESERVED17; __IO uint16_t DCR; uint16_t RESERVED18; __IO uint16_t DMAR; uint16_t RESERVED19;&#125; TIM_TypeDef;/** * @brief Universal Synchronous Asynchronous Receiver Transmitter */ typedef struct&#123; __IO uint16_t SR; uint16_t RESERVED0; __IO uint16_t DR; uint16_t RESERVED1; __IO uint16_t BRR; uint16_t RESERVED2; __IO uint16_t CR1; uint16_t RESERVED3; __IO uint16_t CR2; uint16_t RESERVED4; __IO uint16_t CR3; uint16_t RESERVED5; __IO uint16_t GTPR; uint16_t RESERVED6;&#125; USART_TypeDef;/** * @brief Window WATCHDOG */typedef struct&#123; __IO uint32_t CR; __IO uint32_t CFR; __IO uint32_t SR;&#125; WWDG_TypeDef;/** * @&#125; */ /** @addtogroup Peripheral_memory_map * @&#123; */#define FLASH_BASE ((uint32_t)0x08000000) /*!&lt; FLASH base address in the alias region */#define SRAM_BASE ((uint32_t)0x20000000) /*!&lt; SRAM base address in the alias region */#define PERIPH_BASE ((uint32_t)0x40000000) /*!&lt; Peripheral base address in the alias region */#define SRAM_BB_BASE ((uint32_t)0x22000000) /*!&lt; SRAM base address in the bit-band region */#define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!&lt; Peripheral base address in the bit-band region */#define FSMC_R_BASE ((uint32_t)0xA0000000) /*!&lt; FSMC registers base address *//*!&lt; Peripheral memory map */#define APB1PERIPH_BASE PERIPH_BASE#define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)#define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)#define TIM2_BASE (APB1PERIPH_BASE + 0x0000)#define TIM3_BASE (APB1PERIPH_BASE + 0x0400)#define TIM4_BASE (APB1PERIPH_BASE + 0x0800)#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)#define TIM6_BASE (APB1PERIPH_BASE + 0x1000)#define TIM7_BASE (APB1PERIPH_BASE + 0x1400)#define TIM12_BASE (APB1PERIPH_BASE + 0x1800)#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)#define TIM14_BASE (APB1PERIPH_BASE + 0x2000)#define RTC_BASE (APB1PERIPH_BASE + 0x2800)#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)#define IWDG_BASE (APB1PERIPH_BASE + 0x3000)#define SPI2_BASE (APB1PERIPH_BASE + 0x3800)#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)#define USART2_BASE (APB1PERIPH_BASE + 0x4400)#define USART3_BASE (APB1PERIPH_BASE + 0x4800)#define UART4_BASE (APB1PERIPH_BASE + 0x4C00)#define UART5_BASE (APB1PERIPH_BASE + 0x5000)#define I2C1_BASE (APB1PERIPH_BASE + 0x5400)#define I2C2_BASE (APB1PERIPH_BASE + 0x5800)#define CAN1_BASE (APB1PERIPH_BASE + 0x6400)#define CAN2_BASE (APB1PERIPH_BASE + 0x6800)#define BKP_BASE (APB1PERIPH_BASE + 0x6C00)#define PWR_BASE (APB1PERIPH_BASE + 0x7000)#define DAC_BASE (APB1PERIPH_BASE + 0x7400)#define CEC_BASE (APB1PERIPH_BASE + 0x7800)#define AFIO_BASE (APB2PERIPH_BASE + 0x0000)#define EXTI_BASE (APB2PERIPH_BASE + 0x0400)#define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)#define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00)#define GPIOC_BASE (APB2PERIPH_BASE + 0x1000)#define GPIOD_BASE (APB2PERIPH_BASE + 0x1400)#define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)#define GPIOF_BASE (APB2PERIPH_BASE + 0x1C00)#define GPIOG_BASE (APB2PERIPH_BASE + 0x2000)#define ADC1_BASE (APB2PERIPH_BASE + 0x2400)#define ADC2_BASE (APB2PERIPH_BASE + 0x2800)#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)#define TIM8_BASE (APB2PERIPH_BASE + 0x3400)#define USART1_BASE (APB2PERIPH_BASE + 0x3800)#define ADC3_BASE (APB2PERIPH_BASE + 0x3C00)#define TIM15_BASE (APB2PERIPH_BASE + 0x4000)#define TIM16_BASE (APB2PERIPH_BASE + 0x4400)#define TIM17_BASE (APB2PERIPH_BASE + 0x4800)#define TIM9_BASE (APB2PERIPH_BASE + 0x4C00)#define TIM10_BASE (APB2PERIPH_BASE + 0x5000)#define TIM11_BASE (APB2PERIPH_BASE + 0x5400)#define SDIO_BASE (PERIPH_BASE + 0x18000)#define DMA1_BASE (AHBPERIPH_BASE + 0x0000)#define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)#define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)#define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)#define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)#define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)#define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)#define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)#define DMA2_BASE (AHBPERIPH_BASE + 0x0400)#define DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408)#define DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C)#define DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430)#define DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444)#define DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458)#define RCC_BASE (AHBPERIPH_BASE + 0x1000)#define CRC_BASE (AHBPERIPH_BASE + 0x3000)#define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!&lt; Flash registers base address */#define OB_BASE ((uint32_t)0x1FFFF800) /*!&lt; Flash Option Bytes base address */#define ETH_BASE (AHBPERIPH_BASE + 0x8000)#define ETH_MAC_BASE (ETH_BASE)#define ETH_MMC_BASE (ETH_BASE + 0x0100)#define ETH_PTP_BASE (ETH_BASE + 0x0700)#define ETH_DMA_BASE (ETH_BASE + 0x1000)#define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000) /*!&lt; FSMC Bank1 registers base address */#define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104) /*!&lt; FSMC Bank1E registers base address */#define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060) /*!&lt; FSMC Bank2 registers base address */#define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080) /*!&lt; FSMC Bank3 registers base address */#define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0) /*!&lt; FSMC Bank4 registers base address */#define DBGMCU_BASE ((uint32_t)0xE0042000) /*!&lt; Debug MCU registers base address *//** * @&#125; */ /** @addtogroup Peripheral_declaration * @&#123; */ #define TIM2 ((TIM_TypeDef *) TIM2_BASE)#define TIM3 ((TIM_TypeDef *) TIM3_BASE)#define TIM4 ((TIM_TypeDef *) TIM4_BASE)#define TIM5 ((TIM_TypeDef *) TIM5_BASE)#define TIM6 ((TIM_TypeDef *) TIM6_BASE)#define TIM7 ((TIM_TypeDef *) TIM7_BASE)#define TIM12 ((TIM_TypeDef *) TIM12_BASE)#define TIM13 ((TIM_TypeDef *) TIM13_BASE)#define TIM14 ((TIM_TypeDef *) TIM14_BASE)#define RTC ((RTC_TypeDef *) RTC_BASE)#define WWDG ((WWDG_TypeDef *) WWDG_BASE)#define IWDG ((IWDG_TypeDef *) IWDG_BASE)#define SPI2 ((SPI_TypeDef *) SPI2_BASE)#define SPI3 ((SPI_TypeDef *) SPI3_BASE)#define USART2 ((USART_TypeDef *) USART2_BASE)#define USART3 ((USART_TypeDef *) USART3_BASE)#define UART4 ((USART_TypeDef *) UART4_BASE)#define UART5 ((USART_TypeDef *) UART5_BASE)#define I2C1 ((I2C_TypeDef *) I2C1_BASE)#define I2C2 ((I2C_TypeDef *) I2C2_BASE)#define CAN1 ((CAN_TypeDef *) CAN1_BASE)#define CAN2 ((CAN_TypeDef *) CAN2_BASE)#define BKP ((BKP_TypeDef *) BKP_BASE)#define PWR ((PWR_TypeDef *) PWR_BASE)#define DAC ((DAC_TypeDef *) DAC_BASE)#define CEC ((CEC_TypeDef *) CEC_BASE)#define AFIO ((AFIO_TypeDef *) AFIO_BASE)#define EXTI ((EXTI_TypeDef *) EXTI_BASE)#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)#define ADC1 ((ADC_TypeDef *) ADC1_BASE)#define ADC2 ((ADC_TypeDef *) ADC2_BASE)#define TIM1 ((TIM_TypeDef *) TIM1_BASE)#define SPI1 ((SPI_TypeDef *) SPI1_BASE)#define TIM8 ((TIM_TypeDef *) TIM8_BASE)#define USART1 ((USART_TypeDef *) USART1_BASE)#define ADC3 ((ADC_TypeDef *) ADC3_BASE)#define TIM15 ((TIM_TypeDef *) TIM15_BASE)#define TIM16 ((TIM_TypeDef *) TIM16_BASE)#define TIM17 ((TIM_TypeDef *) TIM17_BASE)#define TIM9 ((TIM_TypeDef *) TIM9_BASE)#define TIM10 ((TIM_TypeDef *) TIM10_BASE)#define TIM11 ((TIM_TypeDef *) TIM11_BASE)#define SDIO ((SDIO_TypeDef *) SDIO_BASE)#define DMA1 ((DMA_TypeDef *) DMA1_BASE)#define DMA2 ((DMA_TypeDef *) DMA2_BASE)#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)#define RCC ((RCC_TypeDef *) RCC_BASE)#define CRC ((CRC_TypeDef *) CRC_BASE)#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)#define OB ((OB_TypeDef *) OB_BASE) #define ETH ((ETH_TypeDef *) ETH_BASE)#define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)#define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)#define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)#define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)#define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)/** * @&#125; *//** @addtogroup Exported_constants * @&#123; */ /** @addtogroup Peripheral_Registers_Bits_Definition * @&#123; */ /******************************************************************************//* Peripheral Registers_Bits_Definition *//******************************************************************************//******************************************************************************//* *//* CRC calculation unit *//* *//******************************************************************************//******************* Bit definition for CRC_DR register *********************/#define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!&lt; Data register bits *//******************* Bit definition for CRC_IDR register ********************/#define CRC_IDR_IDR ((uint8_t)0xFF) /*!&lt; General-purpose 8-bit data register bits *//******************** Bit definition for CRC_CR register ********************/#define CRC_CR_RESET ((uint8_t)0x01) /*!&lt; RESET bit *//******************************************************************************//* *//* Power Control *//* *//******************************************************************************//******************** Bit definition for PWR_CR register ********************/#define PWR_CR_LPDS ((uint16_t)0x0001) /*!&lt; Low-Power Deepsleep */#define PWR_CR_PDDS ((uint16_t)0x0002) /*!&lt; Power Down Deepsleep */#define PWR_CR_CWUF ((uint16_t)0x0004) /*!&lt; Clear Wakeup Flag */#define PWR_CR_CSBF ((uint16_t)0x0008) /*!&lt; Clear Standby Flag */#define PWR_CR_PVDE ((uint16_t)0x0010) /*!&lt; Power Voltage Detector Enable */#define PWR_CR_PLS ((uint16_t)0x00E0) /*!&lt; PLS[2:0] bits (PVD Level Selection) */#define PWR_CR_PLS_0 ((uint16_t)0x0020) /*!&lt; Bit 0 */#define PWR_CR_PLS_1 ((uint16_t)0x0040) /*!&lt; Bit 1 */#define PWR_CR_PLS_2 ((uint16_t)0x0080) /*!&lt; Bit 2 *//*!&lt; PVD level configuration */#define PWR_CR_PLS_2V2 ((uint16_t)0x0000) /*!&lt; PVD level 2.2V */#define PWR_CR_PLS_2V3 ((uint16_t)0x0020) /*!&lt; PVD level 2.3V */#define PWR_CR_PLS_2V4 ((uint16_t)0x0040) /*!&lt; PVD level 2.4V */#define PWR_CR_PLS_2V5 ((uint16_t)0x0060) /*!&lt; PVD level 2.5V */#define PWR_CR_PLS_2V6 ((uint16_t)0x0080) /*!&lt; PVD level 2.6V */#define PWR_CR_PLS_2V7 ((uint16_t)0x00A0) /*!&lt; PVD level 2.7V */#define PWR_CR_PLS_2V8 ((uint16_t)0x00C0) /*!&lt; PVD level 2.8V */#define PWR_CR_PLS_2V9 ((uint16_t)0x00E0) /*!&lt; PVD level 2.9V */#define PWR_CR_DBP ((uint16_t)0x0100) /*!&lt; Disable Backup Domain write protection *//******************* Bit definition for PWR_CSR register ********************/#define PWR_CSR_WUF ((uint16_t)0x0001) /*!&lt; Wakeup Flag */#define PWR_CSR_SBF ((uint16_t)0x0002) /*!&lt; Standby Flag */#define PWR_CSR_PVDO ((uint16_t)0x0004) /*!&lt; PVD Output */#define PWR_CSR_EWUP ((uint16_t)0x0100) /*!&lt; Enable WKUP pin *//******************************************************************************//* *//* Backup registers *//* *//******************************************************************************//******************* Bit definition for BKP_DR1 register ********************/#define BKP_DR1_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR2 register ********************/#define BKP_DR2_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR3 register ********************/#define BKP_DR3_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR4 register ********************/#define BKP_DR4_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR5 register ********************/#define BKP_DR5_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR6 register ********************/#define BKP_DR6_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR7 register ********************/#define BKP_DR7_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR8 register ********************/#define BKP_DR8_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR9 register ********************/#define BKP_DR9_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR10 register *******************/#define BKP_DR10_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR11 register *******************/#define BKP_DR11_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR12 register *******************/#define BKP_DR12_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR13 register *******************/#define BKP_DR13_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR14 register *******************/#define BKP_DR14_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR15 register *******************/#define BKP_DR15_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR16 register *******************/#define BKP_DR16_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR17 register *******************/#define BKP_DR17_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//****************** Bit definition for BKP_DR18 register ********************/#define BKP_DR18_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR19 register *******************/#define BKP_DR19_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR20 register *******************/#define BKP_DR20_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR21 register *******************/#define BKP_DR21_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR22 register *******************/#define BKP_DR22_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR23 register *******************/#define BKP_DR23_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR24 register *******************/#define BKP_DR24_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR25 register *******************/#define BKP_DR25_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR26 register *******************/#define BKP_DR26_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR27 register *******************/#define BKP_DR27_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR28 register *******************/#define BKP_DR28_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR29 register *******************/#define BKP_DR29_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR30 register *******************/#define BKP_DR30_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR31 register *******************/#define BKP_DR31_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR32 register *******************/#define BKP_DR32_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR33 register *******************/#define BKP_DR33_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR34 register *******************/#define BKP_DR34_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR35 register *******************/#define BKP_DR35_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR36 register *******************/#define BKP_DR36_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR37 register *******************/#define BKP_DR37_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR38 register *******************/#define BKP_DR38_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR39 register *******************/#define BKP_DR39_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR40 register *******************/#define BKP_DR40_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR41 register *******************/#define BKP_DR41_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//******************* Bit definition for BKP_DR42 register *******************/#define BKP_DR42_D ((uint16_t)0xFFFF) /*!&lt; Backup data *//****************** Bit definition for BKP_RTCCR register *******************/#define BKP_RTCCR_CAL ((uint16_t)0x007F) /*!&lt; Calibration value */#define BKP_RTCCR_CCO ((uint16_t)0x0080) /*!&lt; Calibration Clock Output */#define BKP_RTCCR_ASOE ((uint16_t)0x0100) /*!&lt; Alarm or Second Output Enable */#define BKP_RTCCR_ASOS ((uint16_t)0x0200) /*!&lt; Alarm or Second Output Selection *//******************** Bit definition for BKP_CR register ********************/#define BKP_CR_TPE ((uint8_t)0x01) /*!&lt; TAMPER pin enable */#define BKP_CR_TPAL ((uint8_t)0x02) /*!&lt; TAMPER pin active level *//******************* Bit definition for BKP_CSR register ********************/#define BKP_CSR_CTE ((uint16_t)0x0001) /*!&lt; Clear Tamper event */#define BKP_CSR_CTI ((uint16_t)0x0002) /*!&lt; Clear Tamper Interrupt */#define BKP_CSR_TPIE ((uint16_t)0x0004) /*!&lt; TAMPER Pin interrupt enable */#define BKP_CSR_TEF ((uint16_t)0x0100) /*!&lt; Tamper Event Flag */#define BKP_CSR_TIF ((uint16_t)0x0200) /*!&lt; Tamper Interrupt Flag *//******************************************************************************//* *//* Reset and Clock Control *//* *//******************************************************************************//******************** Bit definition for RCC_CR register ********************/#define RCC_CR_HSION ((uint32_t)0x00000001) /*!&lt; Internal High Speed clock enable */#define RCC_CR_HSIRDY ((uint32_t)0x00000002) /*!&lt; Internal High Speed clock ready flag */#define RCC_CR_HSITRIM ((uint32_t)0x000000F8) /*!&lt; Internal High Speed clock trimming */#define RCC_CR_HSICAL ((uint32_t)0x0000FF00) /*!&lt; Internal High Speed clock Calibration */#define RCC_CR_HSEON ((uint32_t)0x00010000) /*!&lt; External High Speed clock enable */#define RCC_CR_HSERDY ((uint32_t)0x00020000) /*!&lt; External High Speed clock ready flag */#define RCC_CR_HSEBYP ((uint32_t)0x00040000) /*!&lt; External High Speed clock Bypass */#define RCC_CR_CSSON ((uint32_t)0x00080000) /*!&lt; Clock Security System enable */#define RCC_CR_PLLON ((uint32_t)0x01000000) /*!&lt; PLL enable */#define RCC_CR_PLLRDY ((uint32_t)0x02000000) /*!&lt; PLL clock ready flag */#ifdef STM32F10X_CL #define RCC_CR_PLL2ON ((uint32_t)0x04000000) /*!&lt; PLL2 enable */ #define RCC_CR_PLL2RDY ((uint32_t)0x08000000) /*!&lt; PLL2 clock ready flag */ #define RCC_CR_PLL3ON ((uint32_t)0x10000000) /*!&lt; PLL3 enable */ #define RCC_CR_PLL3RDY ((uint32_t)0x20000000) /*!&lt; PLL3 clock ready flag */#endif /* STM32F10X_CL *//******************* Bit definition for RCC_CFGR register *******************//*!&lt; SW configuration */#define RCC_CFGR_SW ((uint32_t)0x00000003) /*!&lt; SW[1:0] bits (System clock Switch) */#define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!&lt; HSI selected as system clock */#define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!&lt; HSE selected as system clock */#define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!&lt; PLL selected as system clock *//*!&lt; SWS configuration */#define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!&lt; SWS[1:0] bits (System Clock Switch Status) */#define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!&lt; HSI oscillator used as system clock */#define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!&lt; HSE oscillator used as system clock */#define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!&lt; PLL used as system clock *//*!&lt; HPRE configuration */#define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!&lt; HPRE[3:0] bits (AHB prescaler) */#define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!&lt; SYSCLK not divided */#define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!&lt; SYSCLK divided by 2 */#define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!&lt; SYSCLK divided by 4 */#define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!&lt; SYSCLK divided by 8 */#define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!&lt; SYSCLK divided by 16 */#define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!&lt; SYSCLK divided by 64 */#define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!&lt; SYSCLK divided by 128 */#define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!&lt; SYSCLK divided by 256 */#define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!&lt; SYSCLK divided by 512 *//*!&lt; PPRE1 configuration */#define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!&lt; PRE1[2:0] bits (APB1 prescaler) */#define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!&lt; HCLK not divided */#define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!&lt; HCLK divided by 2 */#define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!&lt; HCLK divided by 4 */#define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!&lt; HCLK divided by 8 */#define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!&lt; HCLK divided by 16 *//*!&lt; PPRE2 configuration */#define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!&lt; PRE2[2:0] bits (APB2 prescaler) */#define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!&lt; Bit 0 */#define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!&lt; Bit 1 */#define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!&lt; Bit 2 */#define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!&lt; HCLK not divided */#define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!&lt; HCLK divided by 2 */#define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!&lt; HCLK divided by 4 */#define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!&lt; HCLK divided by 8 */#define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!&lt; HCLK divided by 16 *//*!&lt; ADCPPRE configuration */#define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000) /*!&lt; ADCPRE[1:0] bits (ADC prescaler) */#define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000) /*!&lt; Bit 0 */#define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000) /*!&lt; Bit 1 */#define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!&lt; PCLK2 divided by 2 */#define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!&lt; PCLK2 divided by 4 */#define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!&lt; PCLK2 divided by 6 */#define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!&lt; PCLK2 divided by 8 */#define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!&lt; PLL entry clock source */#define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!&lt; HSE divider for PLL entry *//*!&lt; PLLMUL configuration */#define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) /*!&lt; PLLMUL[3:0] bits (PLL multiplication factor) */#define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) /*!&lt; Bit 0 */#define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) /*!&lt; Bit 1 */#define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) /*!&lt; Bit 2 */#define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) /*!&lt; Bit 3 */#ifdef STM32F10X_CL #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!&lt; HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!&lt; PREDIV1 clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!&lt; PREDIV1 clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!&lt; PREDIV1 clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!&lt; PLL input clock * 4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!&lt; PLL input clock * 5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!&lt; PLL input clock * 6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!&lt; PLL input clock * 7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!&lt; PLL input clock * 8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!&lt; PLL input clock * 9 */ #define RCC_CFGR_PLLMULL6_5 ((uint32_t)0x00340000) /*!&lt; PLL input clock * 6.5 */ #define RCC_CFGR_OTGFSPRE ((uint32_t)0x00400000) /*!&lt; USB OTG FS prescaler */ /*!&lt; MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x0F000000) /*!&lt; MCO[3:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */ #define RCC_CFGR_MCO_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!&lt; No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!&lt; System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!&lt; HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!&lt; HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLLCLK_Div2 ((uint32_t)0x07000000) /*!&lt; PLL clock divided by 2 selected as MCO source */ #define RCC_CFGR_MCO_PLL2CLK ((uint32_t)0x08000000) /*!&lt; PLL2 clock selected as MCO source*/ #define RCC_CFGR_MCO_PLL3CLK_Div2 ((uint32_t)0x09000000) /*!&lt; PLL3 clock divided by 2 selected as MCO source*/ #define RCC_CFGR_MCO_Ext_HSE ((uint32_t)0x0A000000) /*!&lt; XT1 external 3-25 MHz oscillator clock selected as MCO source */ #define RCC_CFGR_MCO_PLL3CLK ((uint32_t)0x0B000000) /*!&lt; PLL3 clock selected as MCO source */#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!&lt; HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!&lt; PREDIV1 clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!&lt; PREDIV1 clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!&lt; PREDIV1 clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!&lt; PLL input clock*2 */ #define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!&lt; PLL input clock*3 */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!&lt; PLL input clock*4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!&lt; PLL input clock*5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!&lt; PLL input clock*6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!&lt; PLL input clock*7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!&lt; PLL input clock*8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!&lt; PLL input clock*9 */ #define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!&lt; PLL input clock10 */ #define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!&lt; PLL input clock*11 */ #define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!&lt; PLL input clock*12 */ #define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!&lt; PLL input clock*13 */ #define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!&lt; PLL input clock*14 */ #define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!&lt; PLL input clock*15 */ #define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!&lt; PLL input clock*16 *//*!&lt; MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!&lt; MCO[2:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!&lt; No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!&lt; System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!&lt; HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!&lt; HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!&lt; PLL clock divided by 2 selected as MCO source */#else #define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!&lt; HSI clock divided by 2 selected as PLL entry clock source */ #define RCC_CFGR_PLLSRC_HSE ((uint32_t)0x00010000) /*!&lt; HSE clock selected as PLL entry clock source */ #define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) /*!&lt; HSE clock not divided for PLL entry */ #define RCC_CFGR_PLLXTPRE_HSE_Div2 ((uint32_t)0x00020000) /*!&lt; HSE clock divided by 2 for PLL entry */ #define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!&lt; PLL input clock*2 */ #define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!&lt; PLL input clock*3 */ #define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!&lt; PLL input clock*4 */ #define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!&lt; PLL input clock*5 */ #define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!&lt; PLL input clock*6 */ #define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!&lt; PLL input clock*7 */ #define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!&lt; PLL input clock*8 */ #define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!&lt; PLL input clock*9 */ #define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!&lt; PLL input clock10 */ #define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!&lt; PLL input clock*11 */ #define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!&lt; PLL input clock*12 */ #define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!&lt; PLL input clock*13 */ #define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!&lt; PLL input clock*14 */ #define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!&lt; PLL input clock*15 */ #define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!&lt; PLL input clock*16 */ #define RCC_CFGR_USBPRE ((uint32_t)0x00400000) /*!&lt; USB Device prescaler *//*!&lt; MCO configuration */ #define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!&lt; MCO[2:0] bits (Microcontroller Clock Output) */ #define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */ #define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */ #define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */ #define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!&lt; No clock */ #define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!&lt; System clock selected as MCO source */ #define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!&lt; HSI clock selected as MCO source */ #define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!&lt; HSE clock selected as MCO source */ #define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!&lt; PLL clock divided by 2 selected as MCO source */#endif /* STM32F10X_CL *//*!&lt;****************** Bit definition for RCC_CIR register ********************/#define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!&lt; LSI Ready Interrupt flag */#define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!&lt; LSE Ready Interrupt flag */#define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!&lt; HSI Ready Interrupt flag */#define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!&lt; HSE Ready Interrupt flag */#define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!&lt; PLL Ready Interrupt flag */#define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!&lt; Clock Security System Interrupt flag */#define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!&lt; LSI Ready Interrupt Enable */#define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!&lt; LSE Ready Interrupt Enable */#define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!&lt; HSI Ready Interrupt Enable */#define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!&lt; HSE Ready Interrupt Enable */#define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!&lt; PLL Ready Interrupt Enable */#define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!&lt; LSI Ready Interrupt Clear */#define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!&lt; LSE Ready Interrupt Clear */#define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!&lt; HSI Ready Interrupt Clear */#define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!&lt; HSE Ready Interrupt Clear */#define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!&lt; PLL Ready Interrupt Clear */#define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!&lt; Clock Security System Interrupt Clear */#ifdef STM32F10X_CL #define RCC_CIR_PLL2RDYF ((uint32_t)0x00000020) /*!&lt; PLL2 Ready Interrupt flag */ #define RCC_CIR_PLL3RDYF ((uint32_t)0x00000040) /*!&lt; PLL3 Ready Interrupt flag */ #define RCC_CIR_PLL2RDYIE ((uint32_t)0x00002000) /*!&lt; PLL2 Ready Interrupt Enable */ #define RCC_CIR_PLL3RDYIE ((uint32_t)0x00004000) /*!&lt; PLL3 Ready Interrupt Enable */ #define RCC_CIR_PLL2RDYC ((uint32_t)0x00200000) /*!&lt; PLL2 Ready Interrupt Clear */ #define RCC_CIR_PLL3RDYC ((uint32_t)0x00400000) /*!&lt; PLL3 Ready Interrupt Clear */#endif /* STM32F10X_CL *//***************** Bit definition for RCC_APB2RSTR register *****************/#define RCC_APB2RSTR_AFIORST ((uint32_t)0x00000001) /*!&lt; Alternate Function I/O reset */#define RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004) /*!&lt; I/O port A reset */#define RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008) /*!&lt; I/O port B reset */#define RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010) /*!&lt; I/O port C reset */#define RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020) /*!&lt; I/O port D reset */#define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!&lt; ADC 1 interface reset */#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)#define RCC_APB2RSTR_ADC2RST ((uint32_t)0x00000400) /*!&lt; ADC 2 interface reset */#endif#define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!&lt; TIM1 Timer reset */#define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!&lt; SPI 1 reset */#define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!&lt; USART1 reset */#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)#define RCC_APB2RSTR_TIM15RST ((uint32_t)0x00010000) /*!&lt; TIM15 Timer reset */#define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!&lt; TIM16 Timer reset */#define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!&lt; TIM17 Timer reset */#endif#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) #define RCC_APB2RSTR_IOPERST ((uint32_t)0x00000040) /*!&lt; I/O port E reset */#endif /* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */#if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!&lt; I/O port F reset */ #define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!&lt; I/O port G reset */ #define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00002000) /*!&lt; TIM8 Timer reset */ #define RCC_APB2RSTR_ADC3RST ((uint32_t)0x00008000) /*!&lt; ADC3 interface reset */#endif#if defined (STM32F10X_HD_VL) #define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!&lt; I/O port F reset */ #define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!&lt; I/O port G reset */#endif#ifdef STM32F10X_XL #define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00080000) /*!&lt; TIM9 Timer reset */ #define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00100000) /*!&lt; TIM10 Timer reset */ #define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00200000) /*!&lt; TIM11 Timer reset */#endif /* STM32F10X_XL *//***************** Bit definition for RCC_APB1RSTR register *****************/#define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!&lt; Timer 2 reset */#define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!&lt; Timer 3 reset */#define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!&lt; Window Watchdog reset */#define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!&lt; USART 2 reset */#define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!&lt; I2C 1 reset */#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)#define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000) /*!&lt; CAN1 reset */#endif#define RCC_APB1RSTR_BKPRST ((uint32_t)0x08000000) /*!&lt; Backup interface reset */#define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!&lt; Power interface reset */#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) #define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004) /*!&lt; Timer 4 reset */ #define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) /*!&lt; SPI 2 reset */ #define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) /*!&lt; USART 3 reset */ #define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000) /*!&lt; I2C 2 reset */#endif /* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) || defined (STM32F10X_XL) #define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000) /*!&lt; USB Device reset */#endif#if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_XL) #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!&lt; Timer 5 reset */ #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!&lt; Timer 6 reset */ #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!&lt; Timer 7 reset */ #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!&lt; SPI 3 reset */ #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!&lt; UART 4 reset */ #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!&lt; UART 5 reset */ #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!&lt; DAC interface reset */#endif#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!&lt; Timer 6 reset */ #define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!&lt; Timer 7 reset */ #define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!&lt; DAC interface reset */ #define RCC_APB1RSTR_CECRST ((uint32_t)0x40000000) /*!&lt; CEC interface reset */ #endif#if defined (STM32F10X_HD_VL) #define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!&lt; Timer 5 reset */ #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!&lt; TIM12 Timer reset */ #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!&lt; TIM13 Timer reset */ #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!&lt; TIM14 Timer reset */ #define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!&lt; SPI 3 reset */ #define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!&lt; UART 4 reset */ #define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!&lt; UART 5 reset */ #endif#ifdef STM32F10X_CL #define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000) /*!&lt; CAN2 reset */#endif /* STM32F10X_CL */#ifdef STM32F10X_XL #define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!&lt; TIM12 Timer reset */ #define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!&lt; TIM13 Timer reset */ #define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!&lt; TIM14 Timer reset */#endif /* STM32F10X_XL *//****************** Bit definition for RCC_AHBENR register ******************/#define RCC_AHBENR_DMA1EN ((uint16_t)0x0001) /*!&lt; DMA1 clock enable */#define RCC_AHBENR_SRAMEN ((uint16_t)0x0004) /*!&lt; SRAM interface clock enable */#define RCC_AHBENR_FLITFEN ((uint16_t)0x0010) /*!&lt; FLITF clock enable */#define RCC_AHBENR_CRCEN ((uint16_t)0x0040) /*!&lt; CRC clock enable */#if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_HD_VL) #define RCC_AHBENR_DMA2EN ((uint16_t)0x0002) /*!&lt; DMA2 clock enable */#endif#if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!&lt; FSMC clock enable */ #define RCC_AHBENR_SDIOEN ((uint16_t)0x0400) /*!&lt; SDIO clock enable */#endif#if defined (STM32F10X_HD_VL) #define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!&lt; FSMC clock enable */#endif#ifdef STM32F10X_CL #define RCC_AHBENR_OTGFSEN ((uint32_t)0x00001000) /*!&lt; USB OTG FS clock enable */ #define RCC_AHBENR_ETHMACEN ((uint32_t)0x00004000) /*!&lt; ETHERNET MAC clock enable */ #define RCC_AHBENR_ETHMACTXEN ((uint32_t)0x00008000) /*!&lt; ETHERNET MAC Tx clock enable */ #define RCC_AHBENR_ETHMACRXEN ((uint32_t)0x00010000) /*!&lt; ETHERNET MAC Rx clock enable */#endif /* STM32F10X_CL *//****************** Bit definition for RCC_APB2ENR register *****************/#define RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001) /*!&lt; Alternate Function I/O clock enable */#define RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004) /*!&lt; I/O port A clock enable */#define RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008) /*!&lt; I/O port B clock enable */#define RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010) /*!&lt; I/O port C clock enable */#define RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020) /*!&lt; I/O port D clock enable */#define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!&lt; ADC 1 interface clock enable */#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)#define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000400) /*!&lt; ADC 2 interface clock enable */#endif#define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!&lt; TIM1 Timer clock enable */#define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!&lt; SPI 1 clock enable */#define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!&lt; USART1 clock enable */#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)#define RCC_APB2ENR_TIM15EN ((uint32_t)0x00010000) /*!&lt; TIM15 Timer clock enable */#define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!&lt; TIM16 Timer clock enable */#define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!&lt; TIM17 Timer clock enable */#endif#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) #define RCC_APB2ENR_IOPEEN ((uint32_t)0x00000040) /*!&lt; I/O port E clock enable */#endif /* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */#if defined (STM32F10X_HD) || defined (STM32F10X_XL) #define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!&lt; I/O port F clock enable */ #define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!&lt; I/O port G clock enable */ #define RCC_APB2ENR_TIM8EN ((uint32_t)0x00002000) /*!&lt; TIM8 Timer clock enable */ #define RCC_APB2ENR_ADC3EN ((uint32_t)0x00008000) /*!&lt; DMA1 clock enable */#endif#if defined (STM32F10X_HD_VL) #define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!&lt; I/O port F clock enable */ #define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!&lt; I/O port G clock enable */#endif#ifdef STM32F10X_XL #define RCC_APB2ENR_TIM9EN ((uint32_t)0x00080000) /*!&lt; TIM9 Timer clock enable */ #define RCC_APB2ENR_TIM10EN ((uint32_t)0x00100000) /*!&lt; TIM10 Timer clock enable */ #define RCC_APB2ENR_TIM11EN ((uint32_t)0x00200000) /*!&lt; TIM11 Timer clock enable */#endif/***************** Bit definition for RCC_APB1ENR register ******************/#define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!&lt; Timer 2 clock enabled*/#define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!&lt; Timer 3 clock enable */#define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!&lt; Window Watchdog clock enable */#define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!&lt; USART 2 clock enable */#define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!&lt; I2C 1 clock enable */#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)#define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000) /*!&lt; CAN1 clock enable */#endif#define RCC_APB1ENR_BKPEN ((uint32_t)0x08000000) /*!&lt; Backup interface clock enable */#define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!&lt; Power interface clock enable */#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) #define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004) /*!&lt; Timer 4 clock enable */ #define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) /*!&lt; SPI 2 clock enable */ #define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) /*!&lt; USART 3 clock enable */ #define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000) /*!&lt; I2C 2 clock enable */#endif /* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) #define RCC_APB1ENR_USBEN ((uint32_t)0x00800000) /*!&lt; USB Device clock enable */#endif#if defined (STM32F10X_HD) || defined (STM32F10X_CL) #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!&lt; Timer 5 clock enable */ #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!&lt; Timer 6 clock enable */ #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!&lt; Timer 7 clock enable */ #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!&lt; SPI 3 clock enable */ #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!&lt; UART 4 clock enable */ #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!&lt; UART 5 clock enable */ #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!&lt; DAC interface clock enable */#endif#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) #define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!&lt; Timer 6 clock enable */ #define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!&lt; Timer 7 clock enable */ #define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!&lt; DAC interface clock enable */ #define RCC_APB1ENR_CECEN ((uint32_t)0x40000000) /*!&lt; CEC interface clock enable */ #endif#ifdef STM32F10X_HD_VL #define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!&lt; Timer 5 clock enable */ #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!&lt; TIM12 Timer clock enable */ #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!&lt; TIM13 Timer clock enable */ #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!&lt; TIM14 Timer clock enable */ #define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!&lt; SPI 3 clock enable */ #define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!&lt; UART 4 clock enable */ #define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!&lt; UART 5 clock enable */ #endif /* STM32F10X_HD_VL */#ifdef STM32F10X_CL #define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000) /*!&lt; CAN2 clock enable */#endif /* STM32F10X_CL */#ifdef STM32F10X_XL #define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!&lt; TIM12 Timer clock enable */ #define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!&lt; TIM13 Timer clock enable */ #define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!&lt; TIM14 Timer clock enable */#endif /* STM32F10X_XL *//******************* Bit definition for RCC_BDCR register *******************/#define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!&lt; External Low Speed oscillator enable */#define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!&lt; External Low Speed oscillator Ready */#define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!&lt; External Low Speed oscillator Bypass */#define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!&lt; RTCSEL[1:0] bits (RTC clock source selection) */#define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 *//*!&lt; RTC congiguration */#define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!&lt; No clock */#define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!&lt; LSE oscillator clock used as RTC clock */#define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!&lt; LSI oscillator clock used as RTC clock */#define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!&lt; HSE oscillator clock divided by 128 used as RTC clock */#define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!&lt; RTC clock enable */#define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!&lt; Backup domain software reset *//******************* Bit definition for RCC_CSR register ********************/ #define RCC_CSR_LSION ((uint32_t)0x00000001) /*!&lt; Internal Low Speed oscillator enable */#define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!&lt; Internal Low Speed oscillator Ready */#define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!&lt; Remove reset flag */#define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!&lt; PIN reset flag */#define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!&lt; POR/PDR reset flag */#define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!&lt; Software Reset flag */#define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!&lt; Independent Watchdog reset flag */#define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!&lt; Window watchdog reset flag */#define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!&lt; Low-Power reset flag */#ifdef STM32F10X_CL/******************* Bit definition for RCC_AHBRSTR register ****************/ #define RCC_AHBRSTR_OTGFSRST ((uint32_t)0x00001000) /*!&lt; USB OTG FS reset */ #define RCC_AHBRSTR_ETHMACRST ((uint32_t)0x00004000) /*!&lt; ETHERNET MAC reset *//******************* Bit definition for RCC_CFGR2 register ******************//*!&lt; PREDIV1 configuration */ #define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!&lt; PREDIV1[3:0] bits */ #define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */ #define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */ #define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */ #define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */ #define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!&lt; PREDIV1 input clock not divided */ #define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!&lt; PREDIV1 input clock divided by 2 */ #define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!&lt; PREDIV1 input clock divided by 3 */ #define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!&lt; PREDIV1 input clock divided by 4 */ #define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!&lt; PREDIV1 input clock divided by 5 */ #define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!&lt; PREDIV1 input clock divided by 6 */ #define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!&lt; PREDIV1 input clock divided by 7 */ #define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!&lt; PREDIV1 input clock divided by 8 */ #define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!&lt; PREDIV1 input clock divided by 9 */ #define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!&lt; PREDIV1 input clock divided by 10 */ #define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!&lt; PREDIV1 input clock divided by 11 */ #define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!&lt; PREDIV1 input clock divided by 12 */ #define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!&lt; PREDIV1 input clock divided by 13 */ #define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!&lt; PREDIV1 input clock divided by 14 */ #define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!&lt; PREDIV1 input clock divided by 15 */ #define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!&lt; PREDIV1 input clock divided by 16 *//*!&lt; PREDIV2 configuration */ #define RCC_CFGR2_PREDIV2 ((uint32_t)0x000000F0) /*!&lt; PREDIV2[3:0] bits */ #define RCC_CFGR2_PREDIV2_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */ #define RCC_CFGR2_PREDIV2_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */ #define RCC_CFGR2_PREDIV2_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */ #define RCC_CFGR2_PREDIV2_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */ #define RCC_CFGR2_PREDIV2_DIV1 ((uint32_t)0x00000000) /*!&lt; PREDIV2 input clock not divided */ #define RCC_CFGR2_PREDIV2_DIV2 ((uint32_t)0x00000010) /*!&lt; PREDIV2 input clock divided by 2 */ #define RCC_CFGR2_PREDIV2_DIV3 ((uint32_t)0x00000020) /*!&lt; PREDIV2 input clock divided by 3 */ #define RCC_CFGR2_PREDIV2_DIV4 ((uint32_t)0x00000030) /*!&lt; PREDIV2 input clock divided by 4 */ #define RCC_CFGR2_PREDIV2_DIV5 ((uint32_t)0x00000040) /*!&lt; PREDIV2 input clock divided by 5 */ #define RCC_CFGR2_PREDIV2_DIV6 ((uint32_t)0x00000050) /*!&lt; PREDIV2 input clock divided by 6 */ #define RCC_CFGR2_PREDIV2_DIV7 ((uint32_t)0x00000060) /*!&lt; PREDIV2 input clock divided by 7 */ #define RCC_CFGR2_PREDIV2_DIV8 ((uint32_t)0x00000070) /*!&lt; PREDIV2 input clock divided by 8 */ #define RCC_CFGR2_PREDIV2_DIV9 ((uint32_t)0x00000080) /*!&lt; PREDIV2 input clock divided by 9 */ #define RCC_CFGR2_PREDIV2_DIV10 ((uint32_t)0x00000090) /*!&lt; PREDIV2 input clock divided by 10 */ #define RCC_CFGR2_PREDIV2_DIV11 ((uint32_t)0x000000A0) /*!&lt; PREDIV2 input clock divided by 11 */ #define RCC_CFGR2_PREDIV2_DIV12 ((uint32_t)0x000000B0) /*!&lt; PREDIV2 input clock divided by 12 */ #define RCC_CFGR2_PREDIV2_DIV13 ((uint32_t)0x000000C0) /*!&lt; PREDIV2 input clock divided by 13 */ #define RCC_CFGR2_PREDIV2_DIV14 ((uint32_t)0x000000D0) /*!&lt; PREDIV2 input clock divided by 14 */ #define RCC_CFGR2_PREDIV2_DIV15 ((uint32_t)0x000000E0) /*!&lt; PREDIV2 input clock divided by 15 */ #define RCC_CFGR2_PREDIV2_DIV16 ((uint32_t)0x000000F0) /*!&lt; PREDIV2 input clock divided by 16 *//*!&lt; PLL2MUL configuration */ #define RCC_CFGR2_PLL2MUL ((uint32_t)0x00000F00) /*!&lt; PLL2MUL[3:0] bits */ #define RCC_CFGR2_PLL2MUL_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */ #define RCC_CFGR2_PLL2MUL_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */ #define RCC_CFGR2_PLL2MUL_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */ #define RCC_CFGR2_PLL2MUL_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */ #define RCC_CFGR2_PLL2MUL8 ((uint32_t)0x00000600) /*!&lt; PLL2 input clock * 8 */ #define RCC_CFGR2_PLL2MUL9 ((uint32_t)0x00000700) /*!&lt; PLL2 input clock * 9 */ #define RCC_CFGR2_PLL2MUL10 ((uint32_t)0x00000800) /*!&lt; PLL2 input clock * 10 */ #define RCC_CFGR2_PLL2MUL11 ((uint32_t)0x00000900) /*!&lt; PLL2 input clock * 11 */ #define RCC_CFGR2_PLL2MUL12 ((uint32_t)0x00000A00) /*!&lt; PLL2 input clock * 12 */ #define RCC_CFGR2_PLL2MUL13 ((uint32_t)0x00000B00) /*!&lt; PLL2 input clock * 13 */ #define RCC_CFGR2_PLL2MUL14 ((uint32_t)0x00000C00) /*!&lt; PLL2 input clock * 14 */ #define RCC_CFGR2_PLL2MUL16 ((uint32_t)0x00000E00) /*!&lt; PLL2 input clock * 16 */ #define RCC_CFGR2_PLL2MUL20 ((uint32_t)0x00000F00) /*!&lt; PLL2 input clock * 20 *//*!&lt; PLL3MUL configuration */ #define RCC_CFGR2_PLL3MUL ((uint32_t)0x0000F000) /*!&lt; PLL3MUL[3:0] bits */ #define RCC_CFGR2_PLL3MUL_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */ #define RCC_CFGR2_PLL3MUL_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */ #define RCC_CFGR2_PLL3MUL_2 ((uint32_t)0x00004000) /*!&lt; Bit 2 */ #define RCC_CFGR2_PLL3MUL_3 ((uint32_t)0x00008000) /*!&lt; Bit 3 */ #define RCC_CFGR2_PLL3MUL8 ((uint32_t)0x00006000) /*!&lt; PLL3 input clock * 8 */ #define RCC_CFGR2_PLL3MUL9 ((uint32_t)0x00007000) /*!&lt; PLL3 input clock * 9 */ #define RCC_CFGR2_PLL3MUL10 ((uint32_t)0x00008000) /*!&lt; PLL3 input clock * 10 */ #define RCC_CFGR2_PLL3MUL11 ((uint32_t)0x00009000) /*!&lt; PLL3 input clock * 11 */ #define RCC_CFGR2_PLL3MUL12 ((uint32_t)0x0000A000) /*!&lt; PLL3 input clock * 12 */ #define RCC_CFGR2_PLL3MUL13 ((uint32_t)0x0000B000) /*!&lt; PLL3 input clock * 13 */ #define RCC_CFGR2_PLL3MUL14 ((uint32_t)0x0000C000) /*!&lt; PLL3 input clock * 14 */ #define RCC_CFGR2_PLL3MUL16 ((uint32_t)0x0000E000) /*!&lt; PLL3 input clock * 16 */ #define RCC_CFGR2_PLL3MUL20 ((uint32_t)0x0000F000) /*!&lt; PLL3 input clock * 20 */ #define RCC_CFGR2_PREDIV1SRC ((uint32_t)0x00010000) /*!&lt; PREDIV1 entry clock source */ #define RCC_CFGR2_PREDIV1SRC_PLL2 ((uint32_t)0x00010000) /*!&lt; PLL2 selected as PREDIV1 entry clock source */ #define RCC_CFGR2_PREDIV1SRC_HSE ((uint32_t)0x00000000) /*!&lt; HSE selected as PREDIV1 entry clock source */ #define RCC_CFGR2_I2S2SRC ((uint32_t)0x00020000) /*!&lt; I2S2 entry clock source */ #define RCC_CFGR2_I2S3SRC ((uint32_t)0x00040000) /*!&lt; I2S3 clock source */#endif /* STM32F10X_CL */#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)/******************* Bit definition for RCC_CFGR2 register ******************//*!&lt; PREDIV1 configuration */ #define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!&lt; PREDIV1[3:0] bits */ #define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */ #define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */ #define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */ #define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */ #define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!&lt; PREDIV1 input clock not divided */ #define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!&lt; PREDIV1 input clock divided by 2 */ #define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!&lt; PREDIV1 input clock divided by 3 */ #define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!&lt; PREDIV1 input clock divided by 4 */ #define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!&lt; PREDIV1 input clock divided by 5 */ #define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!&lt; PREDIV1 input clock divided by 6 */ #define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!&lt; PREDIV1 input clock divided by 7 */ #define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!&lt; PREDIV1 input clock divided by 8 */ #define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!&lt; PREDIV1 input clock divided by 9 */ #define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!&lt; PREDIV1 input clock divided by 10 */ #define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!&lt; PREDIV1 input clock divided by 11 */ #define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!&lt; PREDIV1 input clock divided by 12 */ #define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!&lt; PREDIV1 input clock divided by 13 */ #define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!&lt; PREDIV1 input clock divided by 14 */ #define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!&lt; PREDIV1 input clock divided by 15 */ #define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!&lt; PREDIV1 input clock divided by 16 */#endif /******************************************************************************//* *//* General Purpose and Alternate Function I/O *//* *//******************************************************************************//******************* Bit definition for GPIO_CRL register *******************/#define GPIO_CRL_MODE ((uint32_t)0x33333333) /*!&lt; Port x mode bits */#define GPIO_CRL_MODE0 ((uint32_t)0x00000003) /*!&lt; MODE0[1:0] bits (Port x mode bits, pin 0) */#define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define GPIO_CRL_MODE1 ((uint32_t)0x00000030) /*!&lt; MODE1[1:0] bits (Port x mode bits, pin 1) */#define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define GPIO_CRL_MODE2 ((uint32_t)0x00000300) /*!&lt; MODE2[1:0] bits (Port x mode bits, pin 2) */#define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define GPIO_CRL_MODE3 ((uint32_t)0x00003000) /*!&lt; MODE3[1:0] bits (Port x mode bits, pin 3) */#define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */#define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */#define GPIO_CRL_MODE4 ((uint32_t)0x00030000) /*!&lt; MODE4[1:0] bits (Port x mode bits, pin 4) */#define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define GPIO_CRL_MODE5 ((uint32_t)0x00300000) /*!&lt; MODE5[1:0] bits (Port x mode bits, pin 5) */#define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define GPIO_CRL_MODE6 ((uint32_t)0x03000000) /*!&lt; MODE6[1:0] bits (Port x mode bits, pin 6) */#define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define GPIO_CRL_MODE7 ((uint32_t)0x30000000) /*!&lt; MODE7[1:0] bits (Port x mode bits, pin 7) */#define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 */#define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) /*!&lt; Port x configuration bits */#define GPIO_CRL_CNF0 ((uint32_t)0x0000000C) /*!&lt; CNF0[1:0] bits (Port x configuration bits, pin 0) */#define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define GPIO_CRL_CNF1 ((uint32_t)0x000000C0) /*!&lt; CNF1[1:0] bits (Port x configuration bits, pin 1) */#define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define GPIO_CRL_CNF2 ((uint32_t)0x00000C00) /*!&lt; CNF2[1:0] bits (Port x configuration bits, pin 2) */#define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define GPIO_CRL_CNF3 ((uint32_t)0x0000C000) /*!&lt; CNF3[1:0] bits (Port x configuration bits, pin 3) */#define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) /*!&lt; Bit 0 */#define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) /*!&lt; Bit 1 */#define GPIO_CRL_CNF4 ((uint32_t)0x000C0000) /*!&lt; CNF4[1:0] bits (Port x configuration bits, pin 4) */#define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) /*!&lt; Bit 0 */#define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000) /*!&lt; Bit 1 */#define GPIO_CRL_CNF5 ((uint32_t)0x00C00000) /*!&lt; CNF5[1:0] bits (Port x configuration bits, pin 5) */#define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000) /*!&lt; Bit 0 */#define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000) /*!&lt; Bit 1 */#define GPIO_CRL_CNF6 ((uint32_t)0x0C000000) /*!&lt; CNF6[1:0] bits (Port x configuration bits, pin 6) */#define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define GPIO_CRL_CNF7 ((uint32_t)0xC0000000) /*!&lt; CNF7[1:0] bits (Port x configuration bits, pin 7) */#define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000) /*!&lt; Bit 0 */#define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000) /*!&lt; Bit 1 *//******************* Bit definition for GPIO_CRH register *******************/#define GPIO_CRH_MODE ((uint32_t)0x33333333) /*!&lt; Port x mode bits */#define GPIO_CRH_MODE8 ((uint32_t)0x00000003) /*!&lt; MODE8[1:0] bits (Port x mode bits, pin 8) */#define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define GPIO_CRH_MODE9 ((uint32_t)0x00000030) /*!&lt; MODE9[1:0] bits (Port x mode bits, pin 9) */#define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define GPIO_CRH_MODE10 ((uint32_t)0x00000300) /*!&lt; MODE10[1:0] bits (Port x mode bits, pin 10) */#define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define GPIO_CRH_MODE11 ((uint32_t)0x00003000) /*!&lt; MODE11[1:0] bits (Port x mode bits, pin 11) */#define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */#define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */#define GPIO_CRH_MODE12 ((uint32_t)0x00030000) /*!&lt; MODE12[1:0] bits (Port x mode bits, pin 12) */#define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define GPIO_CRH_MODE13 ((uint32_t)0x00300000) /*!&lt; MODE13[1:0] bits (Port x mode bits, pin 13) */#define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define GPIO_CRH_MODE14 ((uint32_t)0x03000000) /*!&lt; MODE14[1:0] bits (Port x mode bits, pin 14) */#define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define GPIO_CRH_MODE15 ((uint32_t)0x30000000) /*!&lt; MODE15[1:0] bits (Port x mode bits, pin 15) */#define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 */#define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) /*!&lt; Port x configuration bits */#define GPIO_CRH_CNF8 ((uint32_t)0x0000000C) /*!&lt; CNF8[1:0] bits (Port x configuration bits, pin 8) */#define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define GPIO_CRH_CNF9 ((uint32_t)0x000000C0) /*!&lt; CNF9[1:0] bits (Port x configuration bits, pin 9) */#define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define GPIO_CRH_CNF10 ((uint32_t)0x00000C00) /*!&lt; CNF10[1:0] bits (Port x configuration bits, pin 10) */#define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define GPIO_CRH_CNF11 ((uint32_t)0x0000C000) /*!&lt; CNF11[1:0] bits (Port x configuration bits, pin 11) */#define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) /*!&lt; Bit 0 */#define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) /*!&lt; Bit 1 */#define GPIO_CRH_CNF12 ((uint32_t)0x000C0000) /*!&lt; CNF12[1:0] bits (Port x configuration bits, pin 12) */#define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000) /*!&lt; Bit 0 */#define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) /*!&lt; Bit 1 */#define GPIO_CRH_CNF13 ((uint32_t)0x00C00000) /*!&lt; CNF13[1:0] bits (Port x configuration bits, pin 13) */#define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) /*!&lt; Bit 0 */#define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) /*!&lt; Bit 1 */#define GPIO_CRH_CNF14 ((uint32_t)0x0C000000) /*!&lt; CNF14[1:0] bits (Port x configuration bits, pin 14) */#define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define GPIO_CRH_CNF15 ((uint32_t)0xC0000000) /*!&lt; CNF15[1:0] bits (Port x configuration bits, pin 15) */#define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) /*!&lt; Bit 0 */#define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) /*!&lt; Bit 1 *//*!&lt;****************** Bit definition for GPIO_IDR register *******************/#define GPIO_IDR_IDR0 ((uint16_t)0x0001) /*!&lt; Port input data, bit 0 */#define GPIO_IDR_IDR1 ((uint16_t)0x0002) /*!&lt; Port input data, bit 1 */#define GPIO_IDR_IDR2 ((uint16_t)0x0004) /*!&lt; Port input data, bit 2 */#define GPIO_IDR_IDR3 ((uint16_t)0x0008) /*!&lt; Port input data, bit 3 */#define GPIO_IDR_IDR4 ((uint16_t)0x0010) /*!&lt; Port input data, bit 4 */#define GPIO_IDR_IDR5 ((uint16_t)0x0020) /*!&lt; Port input data, bit 5 */#define GPIO_IDR_IDR6 ((uint16_t)0x0040) /*!&lt; Port input data, bit 6 */#define GPIO_IDR_IDR7 ((uint16_t)0x0080) /*!&lt; Port input data, bit 7 */#define GPIO_IDR_IDR8 ((uint16_t)0x0100) /*!&lt; Port input data, bit 8 */#define GPIO_IDR_IDR9 ((uint16_t)0x0200) /*!&lt; Port input data, bit 9 */#define GPIO_IDR_IDR10 ((uint16_t)0x0400) /*!&lt; Port input data, bit 10 */#define GPIO_IDR_IDR11 ((uint16_t)0x0800) /*!&lt; Port input data, bit 11 */#define GPIO_IDR_IDR12 ((uint16_t)0x1000) /*!&lt; Port input data, bit 12 */#define GPIO_IDR_IDR13 ((uint16_t)0x2000) /*!&lt; Port input data, bit 13 */#define GPIO_IDR_IDR14 ((uint16_t)0x4000) /*!&lt; Port input data, bit 14 */#define GPIO_IDR_IDR15 ((uint16_t)0x8000) /*!&lt; Port input data, bit 15 *//******************* Bit definition for GPIO_ODR register *******************/#define GPIO_ODR_ODR0 ((uint16_t)0x0001) /*!&lt; Port output data, bit 0 */#define GPIO_ODR_ODR1 ((uint16_t)0x0002) /*!&lt; Port output data, bit 1 */#define GPIO_ODR_ODR2 ((uint16_t)0x0004) /*!&lt; Port output data, bit 2 */#define GPIO_ODR_ODR3 ((uint16_t)0x0008) /*!&lt; Port output data, bit 3 */#define GPIO_ODR_ODR4 ((uint16_t)0x0010) /*!&lt; Port output data, bit 4 */#define GPIO_ODR_ODR5 ((uint16_t)0x0020) /*!&lt; Port output data, bit 5 */#define GPIO_ODR_ODR6 ((uint16_t)0x0040) /*!&lt; Port output data, bit 6 */#define GPIO_ODR_ODR7 ((uint16_t)0x0080) /*!&lt; Port output data, bit 7 */#define GPIO_ODR_ODR8 ((uint16_t)0x0100) /*!&lt; Port output data, bit 8 */#define GPIO_ODR_ODR9 ((uint16_t)0x0200) /*!&lt; Port output data, bit 9 */#define GPIO_ODR_ODR10 ((uint16_t)0x0400) /*!&lt; Port output data, bit 10 */#define GPIO_ODR_ODR11 ((uint16_t)0x0800) /*!&lt; Port output data, bit 11 */#define GPIO_ODR_ODR12 ((uint16_t)0x1000) /*!&lt; Port output data, bit 12 */#define GPIO_ODR_ODR13 ((uint16_t)0x2000) /*!&lt; Port output data, bit 13 */#define GPIO_ODR_ODR14 ((uint16_t)0x4000) /*!&lt; Port output data, bit 14 */#define GPIO_ODR_ODR15 ((uint16_t)0x8000) /*!&lt; Port output data, bit 15 *//****************** Bit definition for GPIO_BSRR register *******************/#define GPIO_BSRR_BS0 ((uint32_t)0x00000001) /*!&lt; Port x Set bit 0 */#define GPIO_BSRR_BS1 ((uint32_t)0x00000002) /*!&lt; Port x Set bit 1 */#define GPIO_BSRR_BS2 ((uint32_t)0x00000004) /*!&lt; Port x Set bit 2 */#define GPIO_BSRR_BS3 ((uint32_t)0x00000008) /*!&lt; Port x Set bit 3 */#define GPIO_BSRR_BS4 ((uint32_t)0x00000010) /*!&lt; Port x Set bit 4 */#define GPIO_BSRR_BS5 ((uint32_t)0x00000020) /*!&lt; Port x Set bit 5 */#define GPIO_BSRR_BS6 ((uint32_t)0x00000040) /*!&lt; Port x Set bit 6 */#define GPIO_BSRR_BS7 ((uint32_t)0x00000080) /*!&lt; Port x Set bit 7 */#define GPIO_BSRR_BS8 ((uint32_t)0x00000100) /*!&lt; Port x Set bit 8 */#define GPIO_BSRR_BS9 ((uint32_t)0x00000200) /*!&lt; Port x Set bit 9 */#define GPIO_BSRR_BS10 ((uint32_t)0x00000400) /*!&lt; Port x Set bit 10 */#define GPIO_BSRR_BS11 ((uint32_t)0x00000800) /*!&lt; Port x Set bit 11 */#define GPIO_BSRR_BS12 ((uint32_t)0x00001000) /*!&lt; Port x Set bit 12 */#define GPIO_BSRR_BS13 ((uint32_t)0x00002000) /*!&lt; Port x Set bit 13 */#define GPIO_BSRR_BS14 ((uint32_t)0x00004000) /*!&lt; Port x Set bit 14 */#define GPIO_BSRR_BS15 ((uint32_t)0x00008000) /*!&lt; Port x Set bit 15 */#define GPIO_BSRR_BR0 ((uint32_t)0x00010000) /*!&lt; Port x Reset bit 0 */#define GPIO_BSRR_BR1 ((uint32_t)0x00020000) /*!&lt; Port x Reset bit 1 */#define GPIO_BSRR_BR2 ((uint32_t)0x00040000) /*!&lt; Port x Reset bit 2 */#define GPIO_BSRR_BR3 ((uint32_t)0x00080000) /*!&lt; Port x Reset bit 3 */#define GPIO_BSRR_BR4 ((uint32_t)0x00100000) /*!&lt; Port x Reset bit 4 */#define GPIO_BSRR_BR5 ((uint32_t)0x00200000) /*!&lt; Port x Reset bit 5 */#define GPIO_BSRR_BR6 ((uint32_t)0x00400000) /*!&lt; Port x Reset bit 6 */#define GPIO_BSRR_BR7 ((uint32_t)0x00800000) /*!&lt; Port x Reset bit 7 */#define GPIO_BSRR_BR8 ((uint32_t)0x01000000) /*!&lt; Port x Reset bit 8 */#define GPIO_BSRR_BR9 ((uint32_t)0x02000000) /*!&lt; Port x Reset bit 9 */#define GPIO_BSRR_BR10 ((uint32_t)0x04000000) /*!&lt; Port x Reset bit 10 */#define GPIO_BSRR_BR11 ((uint32_t)0x08000000) /*!&lt; Port x Reset bit 11 */#define GPIO_BSRR_BR12 ((uint32_t)0x10000000) /*!&lt; Port x Reset bit 12 */#define GPIO_BSRR_BR13 ((uint32_t)0x20000000) /*!&lt; Port x Reset bit 13 */#define GPIO_BSRR_BR14 ((uint32_t)0x40000000) /*!&lt; Port x Reset bit 14 */#define GPIO_BSRR_BR15 ((uint32_t)0x80000000) /*!&lt; Port x Reset bit 15 *//******************* Bit definition for GPIO_BRR register *******************/#define GPIO_BRR_BR0 ((uint16_t)0x0001) /*!&lt; Port x Reset bit 0 */#define GPIO_BRR_BR1 ((uint16_t)0x0002) /*!&lt; Port x Reset bit 1 */#define GPIO_BRR_BR2 ((uint16_t)0x0004) /*!&lt; Port x Reset bit 2 */#define GPIO_BRR_BR3 ((uint16_t)0x0008) /*!&lt; Port x Reset bit 3 */#define GPIO_BRR_BR4 ((uint16_t)0x0010) /*!&lt; Port x Reset bit 4 */#define GPIO_BRR_BR5 ((uint16_t)0x0020) /*!&lt; Port x Reset bit 5 */#define GPIO_BRR_BR6 ((uint16_t)0x0040) /*!&lt; Port x Reset bit 6 */#define GPIO_BRR_BR7 ((uint16_t)0x0080) /*!&lt; Port x Reset bit 7 */#define GPIO_BRR_BR8 ((uint16_t)0x0100) /*!&lt; Port x Reset bit 8 */#define GPIO_BRR_BR9 ((uint16_t)0x0200) /*!&lt; Port x Reset bit 9 */#define GPIO_BRR_BR10 ((uint16_t)0x0400) /*!&lt; Port x Reset bit 10 */#define GPIO_BRR_BR11 ((uint16_t)0x0800) /*!&lt; Port x Reset bit 11 */#define GPIO_BRR_BR12 ((uint16_t)0x1000) /*!&lt; Port x Reset bit 12 */#define GPIO_BRR_BR13 ((uint16_t)0x2000) /*!&lt; Port x Reset bit 13 */#define GPIO_BRR_BR14 ((uint16_t)0x4000) /*!&lt; Port x Reset bit 14 */#define GPIO_BRR_BR15 ((uint16_t)0x8000) /*!&lt; Port x Reset bit 15 *//****************** Bit definition for GPIO_LCKR register *******************/#define GPIO_LCKR_LCK0 ((uint32_t)0x00000001) /*!&lt; Port x Lock bit 0 */#define GPIO_LCKR_LCK1 ((uint32_t)0x00000002) /*!&lt; Port x Lock bit 1 */#define GPIO_LCKR_LCK2 ((uint32_t)0x00000004) /*!&lt; Port x Lock bit 2 */#define GPIO_LCKR_LCK3 ((uint32_t)0x00000008) /*!&lt; Port x Lock bit 3 */#define GPIO_LCKR_LCK4 ((uint32_t)0x00000010) /*!&lt; Port x Lock bit 4 */#define GPIO_LCKR_LCK5 ((uint32_t)0x00000020) /*!&lt; Port x Lock bit 5 */#define GPIO_LCKR_LCK6 ((uint32_t)0x00000040) /*!&lt; Port x Lock bit 6 */#define GPIO_LCKR_LCK7 ((uint32_t)0x00000080) /*!&lt; Port x Lock bit 7 */#define GPIO_LCKR_LCK8 ((uint32_t)0x00000100) /*!&lt; Port x Lock bit 8 */#define GPIO_LCKR_LCK9 ((uint32_t)0x00000200) /*!&lt; Port x Lock bit 9 */#define GPIO_LCKR_LCK10 ((uint32_t)0x00000400) /*!&lt; Port x Lock bit 10 */#define GPIO_LCKR_LCK11 ((uint32_t)0x00000800) /*!&lt; Port x Lock bit 11 */#define GPIO_LCKR_LCK12 ((uint32_t)0x00001000) /*!&lt; Port x Lock bit 12 */#define GPIO_LCKR_LCK13 ((uint32_t)0x00002000) /*!&lt; Port x Lock bit 13 */#define GPIO_LCKR_LCK14 ((uint32_t)0x00004000) /*!&lt; Port x Lock bit 14 */#define GPIO_LCKR_LCK15 ((uint32_t)0x00008000) /*!&lt; Port x Lock bit 15 */#define GPIO_LCKR_LCKK ((uint32_t)0x00010000) /*!&lt; Lock key *//*----------------------------------------------------------------------------*//****************** Bit definition for AFIO_EVCR register *******************/#define AFIO_EVCR_PIN ((uint8_t)0x0F) /*!&lt; PIN[3:0] bits (Pin selection) */#define AFIO_EVCR_PIN_0 ((uint8_t)0x01) /*!&lt; Bit 0 */#define AFIO_EVCR_PIN_1 ((uint8_t)0x02) /*!&lt; Bit 1 */#define AFIO_EVCR_PIN_2 ((uint8_t)0x04) /*!&lt; Bit 2 */#define AFIO_EVCR_PIN_3 ((uint8_t)0x08) /*!&lt; Bit 3 *//*!&lt; PIN configuration */#define AFIO_EVCR_PIN_PX0 ((uint8_t)0x00) /*!&lt; Pin 0 selected */#define AFIO_EVCR_PIN_PX1 ((uint8_t)0x01) /*!&lt; Pin 1 selected */#define AFIO_EVCR_PIN_PX2 ((uint8_t)0x02) /*!&lt; Pin 2 selected */#define AFIO_EVCR_PIN_PX3 ((uint8_t)0x03) /*!&lt; Pin 3 selected */#define AFIO_EVCR_PIN_PX4 ((uint8_t)0x04) /*!&lt; Pin 4 selected */#define AFIO_EVCR_PIN_PX5 ((uint8_t)0x05) /*!&lt; Pin 5 selected */#define AFIO_EVCR_PIN_PX6 ((uint8_t)0x06) /*!&lt; Pin 6 selected */#define AFIO_EVCR_PIN_PX7 ((uint8_t)0x07) /*!&lt; Pin 7 selected */#define AFIO_EVCR_PIN_PX8 ((uint8_t)0x08) /*!&lt; Pin 8 selected */#define AFIO_EVCR_PIN_PX9 ((uint8_t)0x09) /*!&lt; Pin 9 selected */#define AFIO_EVCR_PIN_PX10 ((uint8_t)0x0A) /*!&lt; Pin 10 selected */#define AFIO_EVCR_PIN_PX11 ((uint8_t)0x0B) /*!&lt; Pin 11 selected */#define AFIO_EVCR_PIN_PX12 ((uint8_t)0x0C) /*!&lt; Pin 12 selected */#define AFIO_EVCR_PIN_PX13 ((uint8_t)0x0D) /*!&lt; Pin 13 selected */#define AFIO_EVCR_PIN_PX14 ((uint8_t)0x0E) /*!&lt; Pin 14 selected */#define AFIO_EVCR_PIN_PX15 ((uint8_t)0x0F) /*!&lt; Pin 15 selected */#define AFIO_EVCR_PORT ((uint8_t)0x70) /*!&lt; PORT[2:0] bits (Port selection) */#define AFIO_EVCR_PORT_0 ((uint8_t)0x10) /*!&lt; Bit 0 */#define AFIO_EVCR_PORT_1 ((uint8_t)0x20) /*!&lt; Bit 1 */#define AFIO_EVCR_PORT_2 ((uint8_t)0x40) /*!&lt; Bit 2 *//*!&lt; PORT configuration */#define AFIO_EVCR_PORT_PA ((uint8_t)0x00) /*!&lt; Port A selected */#define AFIO_EVCR_PORT_PB ((uint8_t)0x10) /*!&lt; Port B selected */#define AFIO_EVCR_PORT_PC ((uint8_t)0x20) /*!&lt; Port C selected */#define AFIO_EVCR_PORT_PD ((uint8_t)0x30) /*!&lt; Port D selected */#define AFIO_EVCR_PORT_PE ((uint8_t)0x40) /*!&lt; Port E selected */#define AFIO_EVCR_EVOE ((uint8_t)0x80) /*!&lt; Event Output Enable *//****************** Bit definition for AFIO_MAPR register *******************/#define AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001) /*!&lt; SPI1 remapping */#define AFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002) /*!&lt; I2C1 remapping */#define AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004) /*!&lt; USART1 remapping */#define AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008) /*!&lt; USART2 remapping */#define AFIO_MAPR_USART3_REMAP ((uint32_t)0x00000030) /*!&lt; USART3_REMAP[1:0] bits (USART3 remapping) */#define AFIO_MAPR_USART3_REMAP_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define AFIO_MAPR_USART3_REMAP_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 *//* USART3_REMAP configuration */#define AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!&lt; No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((uint32_t)0x00000010) /*!&lt; Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */#define AFIO_MAPR_USART3_REMAP_FULLREMAP ((uint32_t)0x00000030) /*!&lt; Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */#define AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0) /*!&lt; TIM1_REMAP[1:0] bits (TIM1 remapping) */#define AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 *//*!&lt; TIM1_REMAP configuration */#define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) /*!&lt; No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040) /*!&lt; Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */#define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0) /*!&lt; Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */#define AFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300) /*!&lt; TIM2_REMAP[1:0] bits (TIM2 remapping) */#define AFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define AFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 *//*!&lt; TIM2_REMAP configuration */#define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) /*!&lt; No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100) /*!&lt; Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200) /*!&lt; Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */#define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300) /*!&lt; Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */#define AFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00) /*!&lt; TIM3_REMAP[1:0] bits (TIM3 remapping) */#define AFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define AFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 *//*!&lt; TIM3_REMAP configuration */#define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!&lt; No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800) /*!&lt; Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */#define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00) /*!&lt; Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */#define AFIO_MAPR_TIM4_REMAP ((uint32_t)0x00001000) /*!&lt; TIM4_REMAP bit (TIM4 remapping) */#define AFIO_MAPR_CAN_REMAP ((uint32_t)0x00006000) /*!&lt; CAN_REMAP[1:0] bits (CAN Alternate function remapping) */#define AFIO_MAPR_CAN_REMAP_0 ((uint32_t)0x00002000) /*!&lt; Bit 0 */#define AFIO_MAPR_CAN_REMAP_1 ((uint32_t)0x00004000) /*!&lt; Bit 1 *//*!&lt; CAN_REMAP configuration */#define AFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000) /*!&lt; CANRX mapped to PA11, CANTX mapped to PA12 */#define AFIO_MAPR_CAN_REMAP_REMAP2 ((uint32_t)0x00004000) /*!&lt; CANRX mapped to PB8, CANTX mapped to PB9 */#define AFIO_MAPR_CAN_REMAP_REMAP3 ((uint32_t)0x00006000) /*!&lt; CANRX mapped to PD0, CANTX mapped to PD1 */#define AFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000) /*!&lt; Port D0/Port D1 mapping on OSC_IN/OSC_OUT */#define AFIO_MAPR_TIM5CH4_IREMAP ((uint32_t)0x00010000) /*!&lt; TIM5 Channel4 Internal Remap */#define AFIO_MAPR_ADC1_ETRGINJ_REMAP ((uint32_t)0x00020000) /*!&lt; ADC 1 External Trigger Injected Conversion remapping */#define AFIO_MAPR_ADC1_ETRGREG_REMAP ((uint32_t)0x00040000) /*!&lt; ADC 1 External Trigger Regular Conversion remapping */#define AFIO_MAPR_ADC2_ETRGINJ_REMAP ((uint32_t)0x00080000) /*!&lt; ADC 2 External Trigger Injected Conversion remapping */#define AFIO_MAPR_ADC2_ETRGREG_REMAP ((uint32_t)0x00100000) /*!&lt; ADC 2 External Trigger Regular Conversion remapping *//*!&lt; SWJ_CFG configuration */#define AFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000) /*!&lt; SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */#define AFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define AFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define AFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) /*!&lt; Full SWJ (JTAG-DP + SW-DP) : Reset State */#define AFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000) /*!&lt; Full SWJ (JTAG-DP + SW-DP) but without JNTRST */#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000) /*!&lt; JTAG-DP Disabled and SW-DP Enabled */#define AFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000) /*!&lt; JTAG-DP Disabled and SW-DP Disabled */#ifdef STM32F10X_CL/*!&lt; ETH_REMAP configuration */ #define AFIO_MAPR_ETH_REMAP ((uint32_t)0x00200000) /*!&lt; SPI3_REMAP bit (Ethernet MAC I/O remapping) *//*!&lt; CAN2_REMAP configuration */ #define AFIO_MAPR_CAN2_REMAP ((uint32_t)0x00400000) /*!&lt; CAN2_REMAP bit (CAN2 I/O remapping) *//*!&lt; MII_RMII_SEL configuration */ #define AFIO_MAPR_MII_RMII_SEL ((uint32_t)0x00800000) /*!&lt; MII_RMII_SEL bit (Ethernet MII or RMII selection) *//*!&lt; SPI3_REMAP configuration */ #define AFIO_MAPR_SPI3_REMAP ((uint32_t)0x10000000) /*!&lt; SPI3_REMAP bit (SPI3 remapping) *//*!&lt; TIM2ITR1_IREMAP configuration */ #define AFIO_MAPR_TIM2ITR1_IREMAP ((uint32_t)0x20000000) /*!&lt; TIM2ITR1_IREMAP bit (TIM2 internal trigger 1 remapping) *//*!&lt; PTP_PPS_REMAP configuration */ #define AFIO_MAPR_PTP_PPS_REMAP ((uint32_t)0x40000000) /*!&lt; PTP_PPS_REMAP bit (Ethernet PTP PPS remapping) */#endif/***************** Bit definition for AFIO_EXTICR1 register *****************/#define AFIO_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!&lt; EXTI 0 configuration */#define AFIO_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!&lt; EXTI 1 configuration */#define AFIO_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!&lt; EXTI 2 configuration */#define AFIO_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!&lt; EXTI 3 configuration *//*!&lt; EXTI0 configuration */#define AFIO_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!&lt; PA[0] pin */#define AFIO_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!&lt; PB[0] pin */#define AFIO_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!&lt; PC[0] pin */#define AFIO_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!&lt; PD[0] pin */#define AFIO_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!&lt; PE[0] pin */#define AFIO_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!&lt; PF[0] pin */#define AFIO_EXTICR1_EXTI0_PG ((uint16_t)0x0006) /*!&lt; PG[0] pin *//*!&lt; EXTI1 configuration */#define AFIO_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!&lt; PA[1] pin */#define AFIO_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!&lt; PB[1] pin */#define AFIO_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!&lt; PC[1] pin */#define AFIO_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!&lt; PD[1] pin */#define AFIO_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!&lt; PE[1] pin */#define AFIO_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!&lt; PF[1] pin */#define AFIO_EXTICR1_EXTI1_PG ((uint16_t)0x0060) /*!&lt; PG[1] pin *//*!&lt; EXTI2 configuration */ #define AFIO_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!&lt; PA[2] pin */#define AFIO_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!&lt; PB[2] pin */#define AFIO_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!&lt; PC[2] pin */#define AFIO_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!&lt; PD[2] pin */#define AFIO_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!&lt; PE[2] pin */#define AFIO_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!&lt; PF[2] pin */#define AFIO_EXTICR1_EXTI2_PG ((uint16_t)0x0600) /*!&lt; PG[2] pin *//*!&lt; EXTI3 configuration */#define AFIO_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!&lt; PA[3] pin */#define AFIO_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!&lt; PB[3] pin */#define AFIO_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!&lt; PC[3] pin */#define AFIO_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!&lt; PD[3] pin */#define AFIO_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!&lt; PE[3] pin */#define AFIO_EXTICR1_EXTI3_PF ((uint16_t)0x5000) /*!&lt; PF[3] pin */#define AFIO_EXTICR1_EXTI3_PG ((uint16_t)0x6000) /*!&lt; PG[3] pin *//***************** Bit definition for AFIO_EXTICR2 register *****************/#define AFIO_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!&lt; EXTI 4 configuration */#define AFIO_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!&lt; EXTI 5 configuration */#define AFIO_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!&lt; EXTI 6 configuration */#define AFIO_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!&lt; EXTI 7 configuration *//*!&lt; EXTI4 configuration */#define AFIO_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!&lt; PA[4] pin */#define AFIO_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!&lt; PB[4] pin */#define AFIO_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!&lt; PC[4] pin */#define AFIO_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!&lt; PD[4] pin */#define AFIO_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!&lt; PE[4] pin */#define AFIO_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!&lt; PF[4] pin */#define AFIO_EXTICR2_EXTI4_PG ((uint16_t)0x0006) /*!&lt; PG[4] pin *//* EXTI5 configuration */#define AFIO_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!&lt; PA[5] pin */#define AFIO_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!&lt; PB[5] pin */#define AFIO_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!&lt; PC[5] pin */#define AFIO_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!&lt; PD[5] pin */#define AFIO_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!&lt; PE[5] pin */#define AFIO_EXTICR2_EXTI5_PF ((uint16_t)0x0050) /*!&lt; PF[5] pin */#define AFIO_EXTICR2_EXTI5_PG ((uint16_t)0x0060) /*!&lt; PG[5] pin *//*!&lt; EXTI6 configuration */ #define AFIO_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!&lt; PA[6] pin */#define AFIO_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!&lt; PB[6] pin */#define AFIO_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!&lt; PC[6] pin */#define AFIO_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!&lt; PD[6] pin */#define AFIO_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!&lt; PE[6] pin */#define AFIO_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!&lt; PF[6] pin */#define AFIO_EXTICR2_EXTI6_PG ((uint16_t)0x0600) /*!&lt; PG[6] pin *//*!&lt; EXTI7 configuration */#define AFIO_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!&lt; PA[7] pin */#define AFIO_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!&lt; PB[7] pin */#define AFIO_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!&lt; PC[7] pin */#define AFIO_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!&lt; PD[7] pin */#define AFIO_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!&lt; PE[7] pin */#define AFIO_EXTICR2_EXTI7_PF ((uint16_t)0x5000) /*!&lt; PF[7] pin */#define AFIO_EXTICR2_EXTI7_PG ((uint16_t)0x6000) /*!&lt; PG[7] pin *//***************** Bit definition for AFIO_EXTICR3 register *****************/#define AFIO_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!&lt; EXTI 8 configuration */#define AFIO_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!&lt; EXTI 9 configuration */#define AFIO_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!&lt; EXTI 10 configuration */#define AFIO_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!&lt; EXTI 11 configuration *//*!&lt; EXTI8 configuration */#define AFIO_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!&lt; PA[8] pin */#define AFIO_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!&lt; PB[8] pin */#define AFIO_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!&lt; PC[8] pin */#define AFIO_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!&lt; PD[8] pin */#define AFIO_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!&lt; PE[8] pin */#define AFIO_EXTICR3_EXTI8_PF ((uint16_t)0x0005) /*!&lt; PF[8] pin */#define AFIO_EXTICR3_EXTI8_PG ((uint16_t)0x0006) /*!&lt; PG[8] pin *//*!&lt; EXTI9 configuration */#define AFIO_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!&lt; PA[9] pin */#define AFIO_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!&lt; PB[9] pin */#define AFIO_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!&lt; PC[9] pin */#define AFIO_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!&lt; PD[9] pin */#define AFIO_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!&lt; PE[9] pin */#define AFIO_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!&lt; PF[9] pin */#define AFIO_EXTICR3_EXTI9_PG ((uint16_t)0x0060) /*!&lt; PG[9] pin *//*!&lt; EXTI10 configuration */ #define AFIO_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!&lt; PA[10] pin */#define AFIO_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!&lt; PB[10] pin */#define AFIO_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!&lt; PC[10] pin */#define AFIO_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!&lt; PD[10] pin */#define AFIO_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!&lt; PE[10] pin */#define AFIO_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!&lt; PF[10] pin */#define AFIO_EXTICR3_EXTI10_PG ((uint16_t)0x0600) /*!&lt; PG[10] pin *//*!&lt; EXTI11 configuration */#define AFIO_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!&lt; PA[11] pin */#define AFIO_EXTICR3_EXTI11_PB ((uint16_t)0x1000) /*!&lt; PB[11] pin */#define AFIO_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!&lt; PC[11] pin */#define AFIO_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!&lt; PD[11] pin */#define AFIO_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!&lt; PE[11] pin */#define AFIO_EXTICR3_EXTI11_PF ((uint16_t)0x5000) /*!&lt; PF[11] pin */#define AFIO_EXTICR3_EXTI11_PG ((uint16_t)0x6000) /*!&lt; PG[11] pin *//***************** Bit definition for AFIO_EXTICR4 register *****************/#define AFIO_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!&lt; EXTI 12 configuration */#define AFIO_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!&lt; EXTI 13 configuration */#define AFIO_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!&lt; EXTI 14 configuration */#define AFIO_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!&lt; EXTI 15 configuration *//* EXTI12 configuration */#define AFIO_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!&lt; PA[12] pin */#define AFIO_EXTICR4_EXTI12_PB ((uint16_t)0x0001) /*!&lt; PB[12] pin */#define AFIO_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!&lt; PC[12] pin */#define AFIO_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!&lt; PD[12] pin */#define AFIO_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!&lt; PE[12] pin */#define AFIO_EXTICR4_EXTI12_PF ((uint16_t)0x0005) /*!&lt; PF[12] pin */#define AFIO_EXTICR4_EXTI12_PG ((uint16_t)0x0006) /*!&lt; PG[12] pin *//* EXTI13 configuration */#define AFIO_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!&lt; PA[13] pin */#define AFIO_EXTICR4_EXTI13_PB ((uint16_t)0x0010) /*!&lt; PB[13] pin */#define AFIO_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!&lt; PC[13] pin */#define AFIO_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!&lt; PD[13] pin */#define AFIO_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!&lt; PE[13] pin */#define AFIO_EXTICR4_EXTI13_PF ((uint16_t)0x0050) /*!&lt; PF[13] pin */#define AFIO_EXTICR4_EXTI13_PG ((uint16_t)0x0060) /*!&lt; PG[13] pin *//*!&lt; EXTI14 configuration */ #define AFIO_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!&lt; PA[14] pin */#define AFIO_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!&lt; PB[14] pin */#define AFIO_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!&lt; PC[14] pin */#define AFIO_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!&lt; PD[14] pin */#define AFIO_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!&lt; PE[14] pin */#define AFIO_EXTICR4_EXTI14_PF ((uint16_t)0x0500) /*!&lt; PF[14] pin */#define AFIO_EXTICR4_EXTI14_PG ((uint16_t)0x0600) /*!&lt; PG[14] pin *//*!&lt; EXTI15 configuration */#define AFIO_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!&lt; PA[15] pin */#define AFIO_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!&lt; PB[15] pin */#define AFIO_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!&lt; PC[15] pin */#define AFIO_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!&lt; PD[15] pin */#define AFIO_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!&lt; PE[15] pin */#define AFIO_EXTICR4_EXTI15_PF ((uint16_t)0x5000) /*!&lt; PF[15] pin */#define AFIO_EXTICR4_EXTI15_PG ((uint16_t)0x6000) /*!&lt; PG[15] pin */#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)/****************** Bit definition for AFIO_MAPR2 register ******************/#define AFIO_MAPR2_TIM15_REMAP ((uint32_t)0x00000001) /*!&lt; TIM15 remapping */#define AFIO_MAPR2_TIM16_REMAP ((uint32_t)0x00000002) /*!&lt; TIM16 remapping */#define AFIO_MAPR2_TIM17_REMAP ((uint32_t)0x00000004) /*!&lt; TIM17 remapping */#define AFIO_MAPR2_CEC_REMAP ((uint32_t)0x00000008) /*!&lt; CEC remapping */#define AFIO_MAPR2_TIM1_DMA_REMAP ((uint32_t)0x00000010) /*!&lt; TIM1_DMA remapping */#endif#ifdef STM32F10X_HD_VL#define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!&lt; TIM13 remapping */#define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!&lt; TIM14 remapping */#define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!&lt; FSMC NADV remapping */#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP ((uint32_t)0x00000800) /*!&lt; TIM6/TIM7 and DAC DMA remapping */#define AFIO_MAPR2_TIM12_REMAP ((uint32_t)0x00001000) /*!&lt; TIM12 remapping */#define AFIO_MAPR2_MISC_REMAP ((uint32_t)0x00002000) /*!&lt; Miscellaneous remapping */#endif#ifdef STM32F10X_XL /****************** Bit definition for AFIO_MAPR2 register ******************/#define AFIO_MAPR2_TIM9_REMAP ((uint32_t)0x00000020) /*!&lt; TIM9 remapping */#define AFIO_MAPR2_TIM10_REMAP ((uint32_t)0x00000040) /*!&lt; TIM10 remapping */#define AFIO_MAPR2_TIM11_REMAP ((uint32_t)0x00000080) /*!&lt; TIM11 remapping */#define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!&lt; TIM13 remapping */#define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!&lt; TIM14 remapping */#define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!&lt; FSMC NADV remapping */#endif/******************************************************************************//* *//* SystemTick *//* *//******************************************************************************//***************** Bit definition for SysTick_CTRL register *****************/#define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!&lt; Counter enable */#define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!&lt; Counting down to 0 pends the SysTick handler */#define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!&lt; Clock source */#define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!&lt; Count Flag *//***************** Bit definition for SysTick_LOAD register *****************/#define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!&lt; Value to load into the SysTick Current Value Register when the counter reaches 0 *//***************** Bit definition for SysTick_VAL register ******************/#define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!&lt; Current value at the time the register is accessed *//***************** Bit definition for SysTick_CALIB register ****************/#define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!&lt; Reload value to use for 10ms timing */#define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!&lt; Calibration value is not exactly 10 ms */#define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!&lt; The reference clock is not provided *//******************************************************************************//* *//* Nested Vectored Interrupt Controller *//* *//******************************************************************************//****************** Bit definition for NVIC_ISER register *******************/#define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) /*!&lt; Interrupt set enable bits */#define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001) /*!&lt; bit 0 */#define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002) /*!&lt; bit 1 */#define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004) /*!&lt; bit 2 */#define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008) /*!&lt; bit 3 */#define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010) /*!&lt; bit 4 */#define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020) /*!&lt; bit 5 */#define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040) /*!&lt; bit 6 */#define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080) /*!&lt; bit 7 */#define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100) /*!&lt; bit 8 */#define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200) /*!&lt; bit 9 */#define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400) /*!&lt; bit 10 */#define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800) /*!&lt; bit 11 */#define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000) /*!&lt; bit 12 */#define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000) /*!&lt; bit 13 */#define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000) /*!&lt; bit 14 */#define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000) /*!&lt; bit 15 */#define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) /*!&lt; bit 16 */#define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000) /*!&lt; bit 17 */#define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000) /*!&lt; bit 18 */#define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000) /*!&lt; bit 19 */#define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000) /*!&lt; bit 20 */#define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000) /*!&lt; bit 21 */#define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000) /*!&lt; bit 22 */#define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000) /*!&lt; bit 23 */#define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000) /*!&lt; bit 24 */#define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) /*!&lt; bit 25 */#define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) /*!&lt; bit 26 */#define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) /*!&lt; bit 27 */#define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) /*!&lt; bit 28 */#define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000) /*!&lt; bit 29 */#define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) /*!&lt; bit 30 */#define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) /*!&lt; bit 31 *//****************** Bit definition for NVIC_ICER register *******************/#define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) /*!&lt; Interrupt clear-enable bits */#define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) /*!&lt; bit 0 */#define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) /*!&lt; bit 1 */#define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) /*!&lt; bit 2 */#define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) /*!&lt; bit 3 */#define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) /*!&lt; bit 4 */#define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) /*!&lt; bit 5 */#define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) /*!&lt; bit 6 */#define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) /*!&lt; bit 7 */#define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) /*!&lt; bit 8 */#define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) /*!&lt; bit 9 */#define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) /*!&lt; bit 10 */#define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) /*!&lt; bit 11 */#define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) /*!&lt; bit 12 */#define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) /*!&lt; bit 13 */#define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) /*!&lt; bit 14 */#define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) /*!&lt; bit 15 */#define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) /*!&lt; bit 16 */#define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) /*!&lt; bit 17 */#define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) /*!&lt; bit 18 */#define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) /*!&lt; bit 19 */#define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) /*!&lt; bit 20 */#define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) /*!&lt; bit 21 */#define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) /*!&lt; bit 22 */#define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) /*!&lt; bit 23 */#define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) /*!&lt; bit 24 */#define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) /*!&lt; bit 25 */#define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) /*!&lt; bit 26 */#define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) /*!&lt; bit 27 */#define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) /*!&lt; bit 28 */#define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) /*!&lt; bit 29 */#define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) /*!&lt; bit 30 */#define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) /*!&lt; bit 31 *//****************** Bit definition for NVIC_ISPR register *******************/#define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) /*!&lt; Interrupt set-pending bits */#define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) /*!&lt; bit 0 */#define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) /*!&lt; bit 1 */#define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) /*!&lt; bit 2 */#define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) /*!&lt; bit 3 */#define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) /*!&lt; bit 4 */#define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) /*!&lt; bit 5 */#define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) /*!&lt; bit 6 */#define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) /*!&lt; bit 7 */#define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) /*!&lt; bit 8 */#define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) /*!&lt; bit 9 */#define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) /*!&lt; bit 10 */#define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) /*!&lt; bit 11 */#define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) /*!&lt; bit 12 */#define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) /*!&lt; bit 13 */#define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) /*!&lt; bit 14 */#define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) /*!&lt; bit 15 */#define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) /*!&lt; bit 16 */#define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) /*!&lt; bit 17 */#define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) /*!&lt; bit 18 */#define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) /*!&lt; bit 19 */#define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) /*!&lt; bit 20 */#define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) /*!&lt; bit 21 */#define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) /*!&lt; bit 22 */#define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) /*!&lt; bit 23 */#define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) /*!&lt; bit 24 */#define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) /*!&lt; bit 25 */#define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) /*!&lt; bit 26 */#define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) /*!&lt; bit 27 */#define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) /*!&lt; bit 28 */#define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) /*!&lt; bit 29 */#define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) /*!&lt; bit 30 */#define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) /*!&lt; bit 31 *//****************** Bit definition for NVIC_ICPR register *******************/#define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) /*!&lt; Interrupt clear-pending bits */#define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) /*!&lt; bit 0 */#define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) /*!&lt; bit 1 */#define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) /*!&lt; bit 2 */#define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) /*!&lt; bit 3 */#define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) /*!&lt; bit 4 */#define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) /*!&lt; bit 5 */#define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) /*!&lt; bit 6 */#define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) /*!&lt; bit 7 */#define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) /*!&lt; bit 8 */#define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) /*!&lt; bit 9 */#define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) /*!&lt; bit 10 */#define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) /*!&lt; bit 11 */#define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) /*!&lt; bit 12 */#define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) /*!&lt; bit 13 */#define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) /*!&lt; bit 14 */#define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) /*!&lt; bit 15 */#define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) /*!&lt; bit 16 */#define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) /*!&lt; bit 17 */#define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) /*!&lt; bit 18 */#define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) /*!&lt; bit 19 */#define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) /*!&lt; bit 20 */#define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) /*!&lt; bit 21 */#define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) /*!&lt; bit 22 */#define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) /*!&lt; bit 23 */#define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) /*!&lt; bit 24 */#define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) /*!&lt; bit 25 */#define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) /*!&lt; bit 26 */#define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) /*!&lt; bit 27 */#define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) /*!&lt; bit 28 */#define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) /*!&lt; bit 29 */#define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) /*!&lt; bit 30 */#define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) /*!&lt; bit 31 *//****************** Bit definition for NVIC_IABR register *******************/#define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) /*!&lt; Interrupt active flags */#define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) /*!&lt; bit 0 */#define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) /*!&lt; bit 1 */#define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) /*!&lt; bit 2 */#define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) /*!&lt; bit 3 */#define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) /*!&lt; bit 4 */#define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) /*!&lt; bit 5 */#define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) /*!&lt; bit 6 */#define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) /*!&lt; bit 7 */#define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) /*!&lt; bit 8 */#define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) /*!&lt; bit 9 */#define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) /*!&lt; bit 10 */#define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) /*!&lt; bit 11 */#define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) /*!&lt; bit 12 */#define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) /*!&lt; bit 13 */#define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) /*!&lt; bit 14 */#define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) /*!&lt; bit 15 */#define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) /*!&lt; bit 16 */#define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000) /*!&lt; bit 17 */#define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) /*!&lt; bit 18 */#define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) /*!&lt; bit 19 */#define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) /*!&lt; bit 20 */#define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) /*!&lt; bit 21 */#define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) /*!&lt; bit 22 */#define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) /*!&lt; bit 23 */#define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) /*!&lt; bit 24 */#define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) /*!&lt; bit 25 */#define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) /*!&lt; bit 26 */#define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) /*!&lt; bit 27 */#define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) /*!&lt; bit 28 */#define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) /*!&lt; bit 29 */#define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) /*!&lt; bit 30 */#define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) /*!&lt; bit 31 *//****************** Bit definition for NVIC_PRI0 register *******************/#define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 0 */#define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 1 */#define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 2 */#define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 3 *//****************** Bit definition for NVIC_PRI1 register *******************/#define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 4 */#define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 5 */#define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 6 */#define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 7 *//****************** Bit definition for NVIC_PRI2 register *******************/#define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 8 */#define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 9 */#define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 10 */#define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 11 *//****************** Bit definition for NVIC_PRI3 register *******************/#define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 12 */#define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 13 */#define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 14 */#define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 15 *//****************** Bit definition for NVIC_PRI4 register *******************/#define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 16 */#define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 17 */#define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 18 */#define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 19 *//****************** Bit definition for NVIC_PRI5 register *******************/#define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 20 */#define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 21 */#define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 22 */#define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 23 *//****************** Bit definition for NVIC_PRI6 register *******************/#define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 24 */#define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 25 */#define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 26 */#define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 27 *//****************** Bit definition for NVIC_PRI7 register *******************/#define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!&lt; Priority of interrupt 28 */#define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!&lt; Priority of interrupt 29 */#define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!&lt; Priority of interrupt 30 */#define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!&lt; Priority of interrupt 31 *//****************** Bit definition for SCB_CPUID register *******************/#define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!&lt; Implementation defined revision number */#define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!&lt; Number of processor within family */#define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!&lt; Reads as 0x0F */#define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!&lt; Implementation defined variant number */#define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!&lt; Implementer code. ARM is 0x41 *//******************* Bit definition for SCB_ICSR register *******************/#define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!&lt; Active ISR number field */#define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!&lt; All active exceptions minus the IPSR_current_exception yields the empty set */#define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!&lt; Pending ISR number field */#define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!&lt; Interrupt pending flag */#define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!&lt; It indicates that a pending interrupt becomes active in the next running cycle */#define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!&lt; Clear pending SysTick bit */#define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!&lt; Set pending SysTick bit */#define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!&lt; Clear pending pendSV bit */#define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!&lt; Set pending pendSV bit */#define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!&lt; Set pending NMI bit *//******************* Bit definition for SCB_VTOR register *******************/#define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!&lt; Vector table base offset field */#define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!&lt; Table base in code(0) or RAM(1) *//*!&lt;***************** Bit definition for SCB_AIRCR register *******************/#define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!&lt; System Reset bit */#define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!&lt; Clear active vector bit */#define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!&lt; Requests chip control logic to generate a reset */#define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!&lt; PRIGROUP[2:0] bits (Priority group) */#define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 *//* prority group configuration */#define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!&lt; Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */#define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!&lt; Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */#define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!&lt; Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */#define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!&lt; Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */#define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!&lt; Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */#define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!&lt; Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */#define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!&lt; Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */#define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!&lt; Priority group=7 (no pre-emption priority, 8 bits of subpriority) */#define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!&lt; Data endianness bit */#define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!&lt; Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) *//******************* Bit definition for SCB_SCR register ********************/#define SCB_SCR_SLEEPONEXIT ((uint8_t)0x02) /*!&lt; Sleep on exit bit */#define SCB_SCR_SLEEPDEEP ((uint8_t)0x04) /*!&lt; Sleep deep bit */#define SCB_SCR_SEVONPEND ((uint8_t)0x10) /*!&lt; Wake up from WFE *//******************** Bit definition for SCB_CCR register *******************/#define SCB_CCR_NONBASETHRDENA ((uint16_t)0x0001) /*!&lt; Thread mode can be entered from any level in Handler mode by controlled return value */#define SCB_CCR_USERSETMPEND ((uint16_t)0x0002) /*!&lt; Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */#define SCB_CCR_UNALIGN_TRP ((uint16_t)0x0008) /*!&lt; Trap for unaligned access */#define SCB_CCR_DIV_0_TRP ((uint16_t)0x0010) /*!&lt; Trap on Divide by 0 */#define SCB_CCR_BFHFNMIGN ((uint16_t)0x0100) /*!&lt; Handlers running at priority -1 and -2 */#define SCB_CCR_STKALIGN ((uint16_t)0x0200) /*!&lt; On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned *//******************* Bit definition for SCB_SHPR register ********************/#define SCB_SHPR_PRI_N ((uint32_t)0x000000FF) /*!&lt; Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */#define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) /*!&lt; Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */#define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) /*!&lt; Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */#define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) /*!&lt; Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick *//****************** Bit definition for SCB_SHCSR register *******************/#define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!&lt; MemManage is active */#define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!&lt; BusFault is active */#define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!&lt; UsageFault is active */#define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!&lt; SVCall is active */#define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!&lt; Monitor is active */#define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!&lt; PendSV is active */#define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!&lt; SysTick is active */#define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!&lt; Usage Fault is pended */#define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!&lt; MemManage is pended */#define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!&lt; Bus Fault is pended */#define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!&lt; SVCall is pended */#define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!&lt; MemManage enable */#define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!&lt; Bus Fault enable */#define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!&lt; UsageFault enable *//******************* Bit definition for SCB_CFSR register *******************//*!&lt; MFSR */#define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) /*!&lt; Instruction access violation */#define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) /*!&lt; Data access violation */#define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) /*!&lt; Unstacking error */#define SCB_CFSR_MSTKERR ((uint32_t)0x00000010) /*!&lt; Stacking error */#define SCB_CFSR_MMARVALID ((uint32_t)0x00000080) /*!&lt; Memory Manage Address Register address valid flag *//*!&lt; BFSR */#define SCB_CFSR_IBUSERR ((uint32_t)0x00000100) /*!&lt; Instruction bus error flag */#define SCB_CFSR_PRECISERR ((uint32_t)0x00000200) /*!&lt; Precise data bus error */#define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) /*!&lt; Imprecise data bus error */#define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) /*!&lt; Unstacking error */#define SCB_CFSR_STKERR ((uint32_t)0x00001000) /*!&lt; Stacking error */#define SCB_CFSR_BFARVALID ((uint32_t)0x00008000) /*!&lt; Bus Fault Address Register address valid flag *//*!&lt; UFSR */#define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) /*!&lt; The processor attempt to execute an undefined instruction */#define SCB_CFSR_INVSTATE ((uint32_t)0x00020000) /*!&lt; Invalid combination of EPSR and instruction */#define SCB_CFSR_INVPC ((uint32_t)0x00040000) /*!&lt; Attempt to load EXC_RETURN into pc illegally */#define SCB_CFSR_NOCP ((uint32_t)0x00080000) /*!&lt; Attempt to use a coprocessor instruction */#define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) /*!&lt; Fault occurs when there is an attempt to make an unaligned memory access */#define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) /*!&lt; Fault occurs when SDIV or DIV instruction is used with a divisor of 0 *//******************* Bit definition for SCB_HFSR register *******************/#define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!&lt; Fault occurs because of vector table read on exception processing */#define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!&lt; Hard Fault activated when a configurable Fault was received and cannot activate */#define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!&lt; Fault related to debug *//******************* Bit definition for SCB_DFSR register *******************/#define SCB_DFSR_HALTED ((uint8_t)0x01) /*!&lt; Halt request flag */#define SCB_DFSR_BKPT ((uint8_t)0x02) /*!&lt; BKPT flag */#define SCB_DFSR_DWTTRAP ((uint8_t)0x04) /*!&lt; Data Watchpoint and Trace (DWT) flag */#define SCB_DFSR_VCATCH ((uint8_t)0x08) /*!&lt; Vector catch flag */#define SCB_DFSR_EXTERNAL ((uint8_t)0x10) /*!&lt; External debug request flag *//******************* Bit definition for SCB_MMFAR register ******************/#define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!&lt; Mem Manage fault address field *//******************* Bit definition for SCB_BFAR register *******************/#define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!&lt; Bus fault address field *//******************* Bit definition for SCB_afsr register *******************/#define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) /*!&lt; Implementation defined *//******************************************************************************//* *//* External Interrupt/Event Controller *//* *//******************************************************************************//******************* Bit definition for EXTI_IMR register *******************/#define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!&lt; Interrupt Mask on line 0 */#define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!&lt; Interrupt Mask on line 1 */#define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!&lt; Interrupt Mask on line 2 */#define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!&lt; Interrupt Mask on line 3 */#define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!&lt; Interrupt Mask on line 4 */#define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!&lt; Interrupt Mask on line 5 */#define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!&lt; Interrupt Mask on line 6 */#define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!&lt; Interrupt Mask on line 7 */#define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!&lt; Interrupt Mask on line 8 */#define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!&lt; Interrupt Mask on line 9 */#define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!&lt; Interrupt Mask on line 10 */#define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!&lt; Interrupt Mask on line 11 */#define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!&lt; Interrupt Mask on line 12 */#define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!&lt; Interrupt Mask on line 13 */#define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!&lt; Interrupt Mask on line 14 */#define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!&lt; Interrupt Mask on line 15 */#define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!&lt; Interrupt Mask on line 16 */#define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!&lt; Interrupt Mask on line 17 */#define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!&lt; Interrupt Mask on line 18 */#define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!&lt; Interrupt Mask on line 19 *//******************* Bit definition for EXTI_EMR register *******************/#define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!&lt; Event Mask on line 0 */#define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!&lt; Event Mask on line 1 */#define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!&lt; Event Mask on line 2 */#define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!&lt; Event Mask on line 3 */#define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!&lt; Event Mask on line 4 */#define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!&lt; Event Mask on line 5 */#define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!&lt; Event Mask on line 6 */#define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!&lt; Event Mask on line 7 */#define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!&lt; Event Mask on line 8 */#define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!&lt; Event Mask on line 9 */#define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!&lt; Event Mask on line 10 */#define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!&lt; Event Mask on line 11 */#define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!&lt; Event Mask on line 12 */#define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!&lt; Event Mask on line 13 */#define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!&lt; Event Mask on line 14 */#define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!&lt; Event Mask on line 15 */#define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!&lt; Event Mask on line 16 */#define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!&lt; Event Mask on line 17 */#define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!&lt; Event Mask on line 18 */#define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!&lt; Event Mask on line 19 *//****************** Bit definition for EXTI_RTSR register *******************/#define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!&lt; Rising trigger event configuration bit of line 0 */#define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!&lt; Rising trigger event configuration bit of line 1 */#define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!&lt; Rising trigger event configuration bit of line 2 */#define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!&lt; Rising trigger event configuration bit of line 3 */#define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!&lt; Rising trigger event configuration bit of line 4 */#define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!&lt; Rising trigger event configuration bit of line 5 */#define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!&lt; Rising trigger event configuration bit of line 6 */#define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!&lt; Rising trigger event configuration bit of line 7 */#define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!&lt; Rising trigger event configuration bit of line 8 */#define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!&lt; Rising trigger event configuration bit of line 9 */#define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!&lt; Rising trigger event configuration bit of line 10 */#define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!&lt; Rising trigger event configuration bit of line 11 */#define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!&lt; Rising trigger event configuration bit of line 12 */#define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!&lt; Rising trigger event configuration bit of line 13 */#define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!&lt; Rising trigger event configuration bit of line 14 */#define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!&lt; Rising trigger event configuration bit of line 15 */#define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!&lt; Rising trigger event configuration bit of line 16 */#define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!&lt; Rising trigger event configuration bit of line 17 */#define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!&lt; Rising trigger event configuration bit of line 18 */#define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!&lt; Rising trigger event configuration bit of line 19 *//****************** Bit definition for EXTI_FTSR register *******************/#define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!&lt; Falling trigger event configuration bit of line 0 */#define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!&lt; Falling trigger event configuration bit of line 1 */#define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!&lt; Falling trigger event configuration bit of line 2 */#define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!&lt; Falling trigger event configuration bit of line 3 */#define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!&lt; Falling trigger event configuration bit of line 4 */#define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!&lt; Falling trigger event configuration bit of line 5 */#define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!&lt; Falling trigger event configuration bit of line 6 */#define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!&lt; Falling trigger event configuration bit of line 7 */#define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!&lt; Falling trigger event configuration bit of line 8 */#define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!&lt; Falling trigger event configuration bit of line 9 */#define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!&lt; Falling trigger event configuration bit of line 10 */#define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!&lt; Falling trigger event configuration bit of line 11 */#define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!&lt; Falling trigger event configuration bit of line 12 */#define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!&lt; Falling trigger event configuration bit of line 13 */#define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!&lt; Falling trigger event configuration bit of line 14 */#define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!&lt; Falling trigger event configuration bit of line 15 */#define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!&lt; Falling trigger event configuration bit of line 16 */#define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!&lt; Falling trigger event configuration bit of line 17 */#define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!&lt; Falling trigger event configuration bit of line 18 */#define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!&lt; Falling trigger event configuration bit of line 19 *//****************** Bit definition for EXTI_SWIER register ******************/#define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!&lt; Software Interrupt on line 0 */#define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!&lt; Software Interrupt on line 1 */#define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!&lt; Software Interrupt on line 2 */#define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!&lt; Software Interrupt on line 3 */#define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!&lt; Software Interrupt on line 4 */#define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!&lt; Software Interrupt on line 5 */#define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!&lt; Software Interrupt on line 6 */#define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!&lt; Software Interrupt on line 7 */#define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!&lt; Software Interrupt on line 8 */#define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!&lt; Software Interrupt on line 9 */#define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!&lt; Software Interrupt on line 10 */#define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!&lt; Software Interrupt on line 11 */#define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!&lt; Software Interrupt on line 12 */#define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!&lt; Software Interrupt on line 13 */#define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!&lt; Software Interrupt on line 14 */#define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!&lt; Software Interrupt on line 15 */#define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!&lt; Software Interrupt on line 16 */#define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!&lt; Software Interrupt on line 17 */#define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!&lt; Software Interrupt on line 18 */#define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!&lt; Software Interrupt on line 19 *//******************* Bit definition for EXTI_PR register ********************/#define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!&lt; Pending bit for line 0 */#define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!&lt; Pending bit for line 1 */#define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!&lt; Pending bit for line 2 */#define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!&lt; Pending bit for line 3 */#define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!&lt; Pending bit for line 4 */#define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!&lt; Pending bit for line 5 */#define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!&lt; Pending bit for line 6 */#define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!&lt; Pending bit for line 7 */#define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!&lt; Pending bit for line 8 */#define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!&lt; Pending bit for line 9 */#define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!&lt; Pending bit for line 10 */#define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!&lt; Pending bit for line 11 */#define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!&lt; Pending bit for line 12 */#define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!&lt; Pending bit for line 13 */#define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!&lt; Pending bit for line 14 */#define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!&lt; Pending bit for line 15 */#define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!&lt; Pending bit for line 16 */#define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!&lt; Pending bit for line 17 */#define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!&lt; Pending bit for line 18 */#define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!&lt; Pending bit for line 19 *//******************************************************************************//* *//* DMA Controller *//* *//******************************************************************************//******************* Bit definition for DMA_ISR register ********************/#define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!&lt; Channel 1 Global interrupt flag */#define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!&lt; Channel 1 Transfer Complete flag */#define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!&lt; Channel 1 Half Transfer flag */#define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!&lt; Channel 1 Transfer Error flag */#define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!&lt; Channel 2 Global interrupt flag */#define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!&lt; Channel 2 Transfer Complete flag */#define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!&lt; Channel 2 Half Transfer flag */#define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!&lt; Channel 2 Transfer Error flag */#define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!&lt; Channel 3 Global interrupt flag */#define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!&lt; Channel 3 Transfer Complete flag */#define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!&lt; Channel 3 Half Transfer flag */#define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!&lt; Channel 3 Transfer Error flag */#define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!&lt; Channel 4 Global interrupt flag */#define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!&lt; Channel 4 Transfer Complete flag */#define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!&lt; Channel 4 Half Transfer flag */#define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!&lt; Channel 4 Transfer Error flag */#define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!&lt; Channel 5 Global interrupt flag */#define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!&lt; Channel 5 Transfer Complete flag */#define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!&lt; Channel 5 Half Transfer flag */#define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!&lt; Channel 5 Transfer Error flag */#define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!&lt; Channel 6 Global interrupt flag */#define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!&lt; Channel 6 Transfer Complete flag */#define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!&lt; Channel 6 Half Transfer flag */#define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!&lt; Channel 6 Transfer Error flag */#define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!&lt; Channel 7 Global interrupt flag */#define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!&lt; Channel 7 Transfer Complete flag */#define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!&lt; Channel 7 Half Transfer flag */#define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!&lt; Channel 7 Transfer Error flag *//******************* Bit definition for DMA_IFCR register *******************/#define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!&lt; Channel 1 Global interrupt clear */#define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!&lt; Channel 1 Transfer Complete clear */#define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!&lt; Channel 1 Half Transfer clear */#define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!&lt; Channel 1 Transfer Error clear */#define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!&lt; Channel 2 Global interrupt clear */#define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!&lt; Channel 2 Transfer Complete clear */#define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!&lt; Channel 2 Half Transfer clear */#define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!&lt; Channel 2 Transfer Error clear */#define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!&lt; Channel 3 Global interrupt clear */#define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!&lt; Channel 3 Transfer Complete clear */#define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!&lt; Channel 3 Half Transfer clear */#define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!&lt; Channel 3 Transfer Error clear */#define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!&lt; Channel 4 Global interrupt clear */#define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!&lt; Channel 4 Transfer Complete clear */#define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!&lt; Channel 4 Half Transfer clear */#define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!&lt; Channel 4 Transfer Error clear */#define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!&lt; Channel 5 Global interrupt clear */#define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!&lt; Channel 5 Transfer Complete clear */#define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!&lt; Channel 5 Half Transfer clear */#define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!&lt; Channel 5 Transfer Error clear */#define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!&lt; Channel 6 Global interrupt clear */#define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!&lt; Channel 6 Transfer Complete clear */#define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!&lt; Channel 6 Half Transfer clear */#define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!&lt; Channel 6 Transfer Error clear */#define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!&lt; Channel 7 Global interrupt clear */#define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!&lt; Channel 7 Transfer Complete clear */#define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!&lt; Channel 7 Half Transfer clear */#define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!&lt; Channel 7 Transfer Error clear *//******************* Bit definition for DMA_CCR1 register *******************/#define DMA_CCR1_EN ((uint16_t)0x0001) /*!&lt; Channel enable*/#define DMA_CCR1_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR1_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR1_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR1_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR1_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR1_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR1_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR1_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR1_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR1_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR1_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR1_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR1_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR1_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits(Channel Priority level) */#define DMA_CCR1_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR1_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR1_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode *//******************* Bit definition for DMA_CCR2 register *******************/#define DMA_CCR2_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR2_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR2_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR2_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR2_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR2_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR2_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR2_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR2_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR2_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR2_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR2_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR2_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR2_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR2_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR2_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR2_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR2_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode *//******************* Bit definition for DMA_CCR3 register *******************/#define DMA_CCR3_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR3_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR3_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR3_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR3_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR3_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR3_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR3_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR3_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR3_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR3_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR3_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR3_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR3_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR3_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR3_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR3_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR3_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode *//*!&lt;****************** Bit definition for DMA_CCR4 register *******************/#define DMA_CCR4_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR4_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR4_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR4_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR4_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR4_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR4_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR4_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR4_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR4_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR4_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR4_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR4_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR4_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR4_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR4_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR4_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR4_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode *//****************** Bit definition for DMA_CCR5 register *******************/#define DMA_CCR5_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR5_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR5_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR5_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR5_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR5_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR5_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR5_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR5_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR5_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR5_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR5_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR5_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR5_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR5_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR5_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR5_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR5_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode enable *//******************* Bit definition for DMA_CCR6 register *******************/#define DMA_CCR6_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR6_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR6_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR6_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR6_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR6_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR6_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR6_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR6_PSIZE ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR6_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR6_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR6_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR6_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR6_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR6_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR6_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR6_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR6_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode *//******************* Bit definition for DMA_CCR7 register *******************/#define DMA_CCR7_EN ((uint16_t)0x0001) /*!&lt; Channel enable */#define DMA_CCR7_TCIE ((uint16_t)0x0002) /*!&lt; Transfer complete interrupt enable */#define DMA_CCR7_HTIE ((uint16_t)0x0004) /*!&lt; Half Transfer interrupt enable */#define DMA_CCR7_TEIE ((uint16_t)0x0008) /*!&lt; Transfer error interrupt enable */#define DMA_CCR7_DIR ((uint16_t)0x0010) /*!&lt; Data transfer direction */#define DMA_CCR7_CIRC ((uint16_t)0x0020) /*!&lt; Circular mode */#define DMA_CCR7_PINC ((uint16_t)0x0040) /*!&lt; Peripheral increment mode */#define DMA_CCR7_MINC ((uint16_t)0x0080) /*!&lt; Memory increment mode */#define DMA_CCR7_PSIZE , ((uint16_t)0x0300) /*!&lt; PSIZE[1:0] bits (Peripheral size) */#define DMA_CCR7_PSIZE_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define DMA_CCR7_PSIZE_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define DMA_CCR7_MSIZE ((uint16_t)0x0C00) /*!&lt; MSIZE[1:0] bits (Memory size) */#define DMA_CCR7_MSIZE_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define DMA_CCR7_MSIZE_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define DMA_CCR7_PL ((uint16_t)0x3000) /*!&lt; PL[1:0] bits (Channel Priority level) */#define DMA_CCR7_PL_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define DMA_CCR7_PL_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define DMA_CCR7_MEM2MEM ((uint16_t)0x4000) /*!&lt; Memory to memory mode enable *//****************** Bit definition for DMA_CNDTR1 register ******************/#define DMA_CNDTR1_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR2 register ******************/#define DMA_CNDTR2_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR3 register ******************/#define DMA_CNDTR3_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR4 register ******************/#define DMA_CNDTR4_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR5 register ******************/#define DMA_CNDTR5_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR6 register ******************/#define DMA_CNDTR6_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CNDTR7 register ******************/#define DMA_CNDTR7_NDT ((uint16_t)0xFFFF) /*!&lt; Number of data to Transfer *//****************** Bit definition for DMA_CPAR1 register *******************/#define DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR2 register *******************/#define DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR3 register *******************/#define DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR4 register *******************/#define DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR5 register *******************/#define DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR6 register *******************/#define DMA_CPAR6_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CPAR7 register *******************/#define DMA_CPAR7_PA ((uint32_t)0xFFFFFFFF) /*!&lt; Peripheral Address *//****************** Bit definition for DMA_CMAR1 register *******************/#define DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR2 register *******************/#define DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR3 register *******************/#define DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR4 register *******************/#define DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR5 register *******************/#define DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR6 register *******************/#define DMA_CMAR6_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//****************** Bit definition for DMA_CMAR7 register *******************/#define DMA_CMAR7_MA ((uint32_t)0xFFFFFFFF) /*!&lt; Memory Address *//******************************************************************************//* *//* Analog to Digital Converter *//* *//******************************************************************************//******************** Bit definition for ADC_SR register ********************/#define ADC_SR_AWD ((uint8_t)0x01) /*!&lt; Analog watchdog flag */#define ADC_SR_EOC ((uint8_t)0x02) /*!&lt; End of conversion */#define ADC_SR_JEOC ((uint8_t)0x04) /*!&lt; Injected channel end of conversion */#define ADC_SR_JSTRT ((uint8_t)0x08) /*!&lt; Injected channel Start flag */#define ADC_SR_STRT ((uint8_t)0x10) /*!&lt; Regular channel Start flag *//******************* Bit definition for ADC_CR1 register ********************/#define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!&lt; AWDCH[4:0] bits (Analog watchdog channel select bits) */#define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!&lt; Interrupt enable for EOC */#define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!&lt; Analog Watchdog interrupt enable */#define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!&lt; Interrupt enable for injected channels */#define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!&lt; Scan mode */#define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!&lt; Enable the watchdog on a single channel in scan mode */#define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!&lt; Automatic injected group conversion */#define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!&lt; Discontinuous mode on regular channels */#define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!&lt; Discontinuous mode on injected channels */#define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!&lt; DISCNUM[2:0] bits (Discontinuous mode channel count) */#define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!&lt; Bit 0 */#define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!&lt; Bit 1 */#define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!&lt; Bit 2 */#define ADC_CR1_DUALMOD ((uint32_t)0x000F0000) /*!&lt; DUALMOD[3:0] bits (Dual mode selection) */#define ADC_CR1_DUALMOD_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define ADC_CR1_DUALMOD_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define ADC_CR1_DUALMOD_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define ADC_CR1_DUALMOD_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!&lt; Analog watchdog enable on injected channels */#define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!&lt; Analog watchdog enable on regular channels */ /******************* Bit definition for ADC_CR2 register ********************/#define ADC_CR2_ADON ((uint32_t)0x00000001) /*!&lt; A/D Converter ON / OFF */#define ADC_CR2_CONT ((uint32_t)0x00000002) /*!&lt; Continuous Conversion */#define ADC_CR2_CAL ((uint32_t)0x00000004) /*!&lt; A/D Calibration */#define ADC_CR2_RSTCAL ((uint32_t)0x00000008) /*!&lt; Reset Calibration */#define ADC_CR2_DMA ((uint32_t)0x00000100) /*!&lt; Direct Memory access mode */#define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!&lt; Data Alignment */#define ADC_CR2_JEXTSEL ((uint32_t)0x00007000) /*!&lt; JEXTSEL[2:0] bits (External event select for injected group) */#define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */#define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */#define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) /*!&lt; Bit 2 */#define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) /*!&lt; External Trigger Conversion mode for injected channels */#define ADC_CR2_EXTSEL ((uint32_t)0x000E0000) /*!&lt; EXTSEL[2:0] bits (External Event Select for regular group) */#define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) /*!&lt; Bit 0 */#define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) /*!&lt; Bit 1 */#define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) /*!&lt; Bit 2 */#define ADC_CR2_EXTTRIG ((uint32_t)0x00100000) /*!&lt; External Trigger Conversion mode for regular channels */#define ADC_CR2_JSWSTART ((uint32_t)0x00200000) /*!&lt; Start Conversion of injected channels */#define ADC_CR2_SWSTART ((uint32_t)0x00400000) /*!&lt; Start Conversion of regular channels */#define ADC_CR2_TSVREFE ((uint32_t)0x00800000) /*!&lt; Temperature Sensor and VREFINT Enable *//****************** Bit definition for ADC_SMPR1 register *******************/#define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!&lt; SMP10[2:0] bits (Channel 10 Sample time selection) */#define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!&lt; SMP11[2:0] bits (Channel 11 Sample time selection) */#define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!&lt; SMP12[2:0] bits (Channel 12 Sample time selection) */#define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!&lt; SMP13[2:0] bits (Channel 13 Sample time selection) */#define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!&lt; SMP14[2:0] bits (Channel 14 Sample time selection) */#define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!&lt; SMP15[2:0] bits (Channel 15 Sample time selection) */#define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!&lt; SMP16[2:0] bits (Channel 16 Sample time selection) */#define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!&lt; Bit 2 */#define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!&lt; SMP17[2:0] bits (Channel 17 Sample time selection) */#define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!&lt; Bit 0 */#define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!&lt; Bit 1 */#define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!&lt; Bit 2 *//****************** Bit definition for ADC_SMPR2 register *******************/#define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!&lt; SMP0[2:0] bits (Channel 0 Sample time selection) */#define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!&lt; SMP1[2:0] bits (Channel 1 Sample time selection) */#define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!&lt; SMP2[2:0] bits (Channel 2 Sample time selection) */#define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!&lt; SMP3[2:0] bits (Channel 3 Sample time selection) */#define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!&lt; SMP4[2:0] bits (Channel 4 Sample time selection) */#define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!&lt; SMP5[2:0] bits (Channel 5 Sample time selection) */#define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!&lt; SMP6[2:0] bits (Channel 6 Sample time selection) */#define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!&lt; SMP7[2:0] bits (Channel 7 Sample time selection) */#define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!&lt; SMP8[2:0] bits (Channel 8 Sample time selection) */#define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!&lt; SMP9[2:0] bits (Channel 9 Sample time selection) */#define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!&lt; Bit 0 */#define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!&lt; Bit 1 */#define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!&lt; Bit 2 *//****************** Bit definition for ADC_JOFR1 register *******************/#define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) /*!&lt; Data offset for injected channel 1 *//****************** Bit definition for ADC_JOFR2 register *******************/#define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) /*!&lt; Data offset for injected channel 2 *//****************** Bit definition for ADC_JOFR3 register *******************/#define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) /*!&lt; Data offset for injected channel 3 *//****************** Bit definition for ADC_JOFR4 register *******************/#define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) /*!&lt; Data offset for injected channel 4 *//******************* Bit definition for ADC_HTR register ********************/#define ADC_HTR_HT ((uint16_t)0x0FFF) /*!&lt; Analog watchdog high threshold *//******************* Bit definition for ADC_LTR register ********************/#define ADC_LTR_LT ((uint16_t)0x0FFF) /*!&lt; Analog watchdog low threshold *//******************* Bit definition for ADC_SQR1 register *******************/#define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!&lt; SQ13[4:0] bits (13th conversion in regular sequence) */#define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!&lt; SQ14[4:0] bits (14th conversion in regular sequence) */#define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!&lt; Bit 0 */#define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!&lt; Bit 1 */#define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!&lt; Bit 2 */#define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!&lt; Bit 3 */#define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!&lt; Bit 4 */#define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!&lt; SQ15[4:0] bits (15th conversion in regular sequence) */#define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!&lt; SQ16[4:0] bits (16th conversion in regular sequence) */#define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!&lt; Bit 3 */#define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!&lt; Bit 4 */#define ADC_SQR1_L ((uint32_t)0x00F00000) /*!&lt; L[3:0] bits (Regular channel sequence length) */#define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 *//******************* Bit definition for ADC_SQR2 register *******************/#define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!&lt; SQ7[4:0] bits (7th conversion in regular sequence) */#define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!&lt; SQ8[4:0] bits (8th conversion in regular sequence) */#define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!&lt; Bit 0 */#define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!&lt; Bit 1 */#define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!&lt; Bit 2 */#define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!&lt; Bit 3 */#define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!&lt; Bit 4 */#define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!&lt; SQ9[4:0] bits (9th conversion in regular sequence) */#define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!&lt; SQ10[4:0] bits (10th conversion in regular sequence) */#define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!&lt; Bit 3 */#define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!&lt; Bit 4 */#define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!&lt; SQ11[4:0] bits (11th conversion in regular sequence) */#define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!&lt; Bit 4 */#define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!&lt; SQ12[4:0] bits (12th conversion in regular sequence) */#define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!&lt; Bit 0 */#define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!&lt; Bit 1 */#define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!&lt; Bit 2 */#define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!&lt; Bit 3 */#define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!&lt; Bit 4 *//******************* Bit definition for ADC_SQR3 register *******************/#define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!&lt; SQ1[4:0] bits (1st conversion in regular sequence) */#define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!&lt; SQ2[4:0] bits (2nd conversion in regular sequence) */#define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!&lt; Bit 0 */#define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!&lt; Bit 1 */#define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!&lt; Bit 2 */#define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!&lt; Bit 3 */#define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!&lt; Bit 4 */#define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!&lt; SQ3[4:0] bits (3rd conversion in regular sequence) */#define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!&lt; SQ4[4:0] bits (4th conversion in regular sequence) */#define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!&lt; Bit 3 */#define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!&lt; Bit 4 */#define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!&lt; SQ5[4:0] bits (5th conversion in regular sequence) */#define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!&lt; Bit 4 */#define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!&lt; SQ6[4:0] bits (6th conversion in regular sequence) */#define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!&lt; Bit 0 */#define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!&lt; Bit 1 */#define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!&lt; Bit 2 */#define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!&lt; Bit 3 */#define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!&lt; Bit 4 *//******************* Bit definition for ADC_JSQR register *******************/#define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!&lt; JSQ1[4:0] bits (1st conversion in injected sequence) */ #define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!&lt; JSQ2[4:0] bits (2nd conversion in injected sequence) */#define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!&lt; Bit 0 */#define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!&lt; Bit 1 */#define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!&lt; Bit 2 */#define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!&lt; Bit 3 */#define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!&lt; Bit 4 */#define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!&lt; JSQ3[4:0] bits (3rd conversion in injected sequence) */#define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!&lt; JSQ4[4:0] bits (4th conversion in injected sequence) */#define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!&lt; Bit 0 */#define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!&lt; Bit 1 */#define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!&lt; Bit 2 */#define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!&lt; Bit 3 */#define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!&lt; Bit 4 */#define ADC_JSQR_JL ((uint32_t)0x00300000) /*!&lt; JL[1:0] bits (Injected Sequence length) */#define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 *//******************* Bit definition for ADC_JDR1 register *******************/#define ADC_JDR1_JDATA ((uint16_t)0xFFFF) /*!&lt; Injected data *//******************* Bit definition for ADC_JDR2 register *******************/#define ADC_JDR2_JDATA ((uint16_t)0xFFFF) /*!&lt; Injected data *//******************* Bit definition for ADC_JDR3 register *******************/#define ADC_JDR3_JDATA ((uint16_t)0xFFFF) /*!&lt; Injected data *//******************* Bit definition for ADC_JDR4 register *******************/#define ADC_JDR4_JDATA ((uint16_t)0xFFFF) /*!&lt; Injected data *//******************** Bit definition for ADC_DR register ********************/#define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!&lt; Regular data */#define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!&lt; ADC2 data *//******************************************************************************//* *//* Digital to Analog Converter *//* *//******************************************************************************//******************** Bit definition for DAC_CR register ********************/#define DAC_CR_EN1 ((uint32_t)0x00000001) /*!&lt; DAC channel1 enable */#define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!&lt; DAC channel1 output buffer disable */#define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!&lt; DAC channel1 Trigger enable */#define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!&lt; TSEL1[2:0] (DAC channel1 Trigger selection) */#define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!&lt; Bit 0 */#define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!&lt; Bit 1 */#define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!&lt; Bit 2 */#define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!&lt; WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */#define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!&lt; MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */#define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!&lt; DAC channel1 DMA enable */#define DAC_CR_EN2 ((uint32_t)0x00010000) /*!&lt; DAC channel2 enable */#define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!&lt; DAC channel2 output buffer disable */#define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!&lt; DAC channel2 Trigger enable */#define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!&lt; TSEL2[2:0] (DAC channel2 Trigger selection) */#define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!&lt; Bit 0 */#define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!&lt; Bit 1 */#define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!&lt; Bit 2 */#define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!&lt; WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */#define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!&lt; Bit 0 */#define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!&lt; Bit 1 */#define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!&lt; MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */#define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!&lt; DAC channel2 DMA enabled *//***************** Bit definition for DAC_SWTRIGR register ******************/#define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) /*!&lt; DAC channel1 software trigger */#define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) /*!&lt; DAC channel2 software trigger *//***************** Bit definition for DAC_DHR12R1 register ******************/#define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!&lt; DAC channel1 12-bit Right aligned data *//***************** Bit definition for DAC_DHR12L1 register ******************/#define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!&lt; DAC channel1 12-bit Left aligned data *//****************** Bit definition for DAC_DHR8R1 register ******************/#define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!&lt; DAC channel1 8-bit Right aligned data *//***************** Bit definition for DAC_DHR12R2 register ******************/#define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!&lt; DAC channel2 12-bit Right aligned data *//***************** Bit definition for DAC_DHR12L2 register ******************/#define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!&lt; DAC channel2 12-bit Left aligned data *//****************** Bit definition for DAC_DHR8R2 register ******************/#define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!&lt; DAC channel2 8-bit Right aligned data *//***************** Bit definition for DAC_DHR12RD register ******************/#define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!&lt; DAC channel1 12-bit Right aligned data */#define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!&lt; DAC channel2 12-bit Right aligned data *//***************** Bit definition for DAC_DHR12LD register ******************/#define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!&lt; DAC channel1 12-bit Left aligned data */#define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!&lt; DAC channel2 12-bit Left aligned data *//****************** Bit definition for DAC_DHR8RD register ******************/#define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) /*!&lt; DAC channel1 8-bit Right aligned data */#define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) /*!&lt; DAC channel2 8-bit Right aligned data *//******************* Bit definition for DAC_DOR1 register *******************/#define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) /*!&lt; DAC channel1 data output *//******************* Bit definition for DAC_DOR2 register *******************/#define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) /*!&lt; DAC channel2 data output *//******************** Bit definition for DAC_SR register ********************/#define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!&lt; DAC channel1 DMA underrun flag */#define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!&lt; DAC channel2 DMA underrun flag *//******************************************************************************//* *//* CEC *//* *//******************************************************************************//******************** Bit definition for CEC_CFGR register ******************/#define CEC_CFGR_PE ((uint16_t)0x0001) /*!&lt; Peripheral Enable */#define CEC_CFGR_IE ((uint16_t)0x0002) /*!&lt; Interrupt Enable */#define CEC_CFGR_BTEM ((uint16_t)0x0004) /*!&lt; Bit Timing Error Mode */#define CEC_CFGR_BPEM ((uint16_t)0x0008) /*!&lt; Bit Period Error Mode *//******************** Bit definition for CEC_OAR register ******************/#define CEC_OAR_OA ((uint16_t)0x000F) /*!&lt; OA[3:0]: Own Address */#define CEC_OAR_OA_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define CEC_OAR_OA_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define CEC_OAR_OA_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define CEC_OAR_OA_3 ((uint16_t)0x0008) /*!&lt; Bit 3 *//******************** Bit definition for CEC_PRES register ******************/#define CEC_PRES_PRES ((uint16_t)0x3FFF) /*!&lt; Prescaler Counter Value *//******************** Bit definition for CEC_ESR register ******************/#define CEC_ESR_BTE ((uint16_t)0x0001) /*!&lt; Bit Timing Error */#define CEC_ESR_BPE ((uint16_t)0x0002) /*!&lt; Bit Period Error */#define CEC_ESR_RBTFE ((uint16_t)0x0004) /*!&lt; Rx Block Transfer Finished Error */#define CEC_ESR_SBE ((uint16_t)0x0008) /*!&lt; Start Bit Error */#define CEC_ESR_ACKE ((uint16_t)0x0010) /*!&lt; Block Acknowledge Error */#define CEC_ESR_LINE ((uint16_t)0x0020) /*!&lt; Line Error */#define CEC_ESR_TBTFE ((uint16_t)0x0040) /*!&lt; Tx Block Transfer Finished Error *//******************** Bit definition for CEC_CSR register ******************/#define CEC_CSR_TSOM ((uint16_t)0x0001) /*!&lt; Tx Start Of Message */#define CEC_CSR_TEOM ((uint16_t)0x0002) /*!&lt; Tx End Of Message */#define CEC_CSR_TERR ((uint16_t)0x0004) /*!&lt; Tx Error */#define CEC_CSR_TBTRF ((uint16_t)0x0008) /*!&lt; Tx Byte Transfer Request or Block Transfer Finished */#define CEC_CSR_RSOM ((uint16_t)0x0010) /*!&lt; Rx Start Of Message */#define CEC_CSR_REOM ((uint16_t)0x0020) /*!&lt; Rx End Of Message */#define CEC_CSR_RERR ((uint16_t)0x0040) /*!&lt; Rx Error */#define CEC_CSR_RBTF ((uint16_t)0x0080) /*!&lt; Rx Block Transfer Finished *//******************** Bit definition for CEC_TXD register ******************/#define CEC_TXD_TXD ((uint16_t)0x00FF) /*!&lt; Tx Data register *//******************** Bit definition for CEC_RXD register ******************/#define CEC_RXD_RXD ((uint16_t)0x00FF) /*!&lt; Rx Data register *//******************************************************************************//* *//* TIM *//* *//******************************************************************************//******************* Bit definition for TIM_CR1 register ********************/#define TIM_CR1_CEN ((uint16_t)0x0001) /*!&lt; Counter enable */#define TIM_CR1_UDIS ((uint16_t)0x0002) /*!&lt; Update disable */#define TIM_CR1_URS ((uint16_t)0x0004) /*!&lt; Update request source */#define TIM_CR1_OPM ((uint16_t)0x0008) /*!&lt; One pulse mode */#define TIM_CR1_DIR ((uint16_t)0x0010) /*!&lt; Direction */#define TIM_CR1_CMS ((uint16_t)0x0060) /*!&lt; CMS[1:0] bits (Center-aligned mode selection) */#define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!&lt; Bit 0 */#define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!&lt; Bit 1 */#define TIM_CR1_ARPE ((uint16_t)0x0080) /*!&lt; Auto-reload preload enable */#define TIM_CR1_CKD ((uint16_t)0x0300) /*!&lt; CKD[1:0] bits (clock division) */#define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!&lt; Bit 1 *//******************* Bit definition for TIM_CR2 register ********************/#define TIM_CR2_CCPC ((uint16_t)0x0001) /*!&lt; Capture/Compare Preloaded Control */#define TIM_CR2_CCUS ((uint16_t)0x0004) /*!&lt; Capture/Compare Control Update Selection */#define TIM_CR2_CCDS ((uint16_t)0x0008) /*!&lt; Capture/Compare DMA Selection */#define TIM_CR2_MMS ((uint16_t)0x0070) /*!&lt; MMS[2:0] bits (Master Mode Selection) */#define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_CR2_TI1S ((uint16_t)0x0080) /*!&lt; TI1 Selection */#define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!&lt; Output Idle state 1 (OC1 output) */#define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!&lt; Output Idle state 1 (OC1N output) */#define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!&lt; Output Idle state 2 (OC2 output) */#define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!&lt; Output Idle state 2 (OC2N output) */#define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!&lt; Output Idle state 3 (OC3 output) */#define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!&lt; Output Idle state 3 (OC3N output) */#define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!&lt; Output Idle state 4 (OC4 output) *//******************* Bit definition for TIM_SMCR register *******************/#define TIM_SMCR_SMS ((uint16_t)0x0007) /*!&lt; SMS[2:0] bits (Slave mode selection) */#define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define TIM_SMCR_TS ((uint16_t)0x0070) /*!&lt; TS[2:0] bits (Trigger selection) */#define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_SMCR_MSM ((uint16_t)0x0080) /*!&lt; Master/slave mode */#define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!&lt; ETF[3:0] bits (External trigger filter) */#define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!&lt; Bit 2 */#define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!&lt; Bit 3 */#define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!&lt; ETPS[1:0] bits (External trigger prescaler) */#define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define TIM_SMCR_ECE ((uint16_t)0x4000) /*!&lt; External clock enable */#define TIM_SMCR_ETP ((uint16_t)0x8000) /*!&lt; External trigger polarity *//******************* Bit definition for TIM_DIER register *******************/#define TIM_DIER_UIE ((uint16_t)0x0001) /*!&lt; Update interrupt enable */#define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!&lt; Capture/Compare 1 interrupt enable */#define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!&lt; Capture/Compare 2 interrupt enable */#define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!&lt; Capture/Compare 3 interrupt enable */#define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!&lt; Capture/Compare 4 interrupt enable */#define TIM_DIER_COMIE ((uint16_t)0x0020) /*!&lt; COM interrupt enable */#define TIM_DIER_TIE ((uint16_t)0x0040) /*!&lt; Trigger interrupt enable */#define TIM_DIER_BIE ((uint16_t)0x0080) /*!&lt; Break interrupt enable */#define TIM_DIER_UDE ((uint16_t)0x0100) /*!&lt; Update DMA request enable */#define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!&lt; Capture/Compare 1 DMA request enable */#define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!&lt; Capture/Compare 2 DMA request enable */#define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!&lt; Capture/Compare 3 DMA request enable */#define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!&lt; Capture/Compare 4 DMA request enable */#define TIM_DIER_COMDE ((uint16_t)0x2000) /*!&lt; COM DMA request enable */#define TIM_DIER_TDE ((uint16_t)0x4000) /*!&lt; Trigger DMA request enable *//******************** Bit definition for TIM_SR register ********************/#define TIM_SR_UIF ((uint16_t)0x0001) /*!&lt; Update interrupt Flag */#define TIM_SR_CC1IF ((uint16_t)0x0002) /*!&lt; Capture/Compare 1 interrupt Flag */#define TIM_SR_CC2IF ((uint16_t)0x0004) /*!&lt; Capture/Compare 2 interrupt Flag */#define TIM_SR_CC3IF ((uint16_t)0x0008) /*!&lt; Capture/Compare 3 interrupt Flag */#define TIM_SR_CC4IF ((uint16_t)0x0010) /*!&lt; Capture/Compare 4 interrupt Flag */#define TIM_SR_COMIF ((uint16_t)0x0020) /*!&lt; COM interrupt Flag */#define TIM_SR_TIF ((uint16_t)0x0040) /*!&lt; Trigger interrupt Flag */#define TIM_SR_BIF ((uint16_t)0x0080) /*!&lt; Break interrupt Flag */#define TIM_SR_CC1OF ((uint16_t)0x0200) /*!&lt; Capture/Compare 1 Overcapture Flag */#define TIM_SR_CC2OF ((uint16_t)0x0400) /*!&lt; Capture/Compare 2 Overcapture Flag */#define TIM_SR_CC3OF ((uint16_t)0x0800) /*!&lt; Capture/Compare 3 Overcapture Flag */#define TIM_SR_CC4OF ((uint16_t)0x1000) /*!&lt; Capture/Compare 4 Overcapture Flag *//******************* Bit definition for TIM_EGR register ********************/#define TIM_EGR_UG ((uint8_t)0x01) /*!&lt; Update Generation */#define TIM_EGR_CC1G ((uint8_t)0x02) /*!&lt; Capture/Compare 1 Generation */#define TIM_EGR_CC2G ((uint8_t)0x04) /*!&lt; Capture/Compare 2 Generation */#define TIM_EGR_CC3G ((uint8_t)0x08) /*!&lt; Capture/Compare 3 Generation */#define TIM_EGR_CC4G ((uint8_t)0x10) /*!&lt; Capture/Compare 4 Generation */#define TIM_EGR_COMG ((uint8_t)0x20) /*!&lt; Capture/Compare Control Update Generation */#define TIM_EGR_TG ((uint8_t)0x40) /*!&lt; Trigger Generation */#define TIM_EGR_BG ((uint8_t)0x80) /*!&lt; Break Generation *//****************** Bit definition for TIM_CCMR1 register *******************/#define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!&lt; CC1S[1:0] bits (Capture/Compare 1 Selection) */#define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!&lt; Output Compare 1 Fast enable */#define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!&lt; Output Compare 1 Preload enable */#define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!&lt; OC1M[2:0] bits (Output Compare 1 Mode) */#define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!&lt; Output Compare 1Clear Enable */#define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!&lt; CC2S[1:0] bits (Capture/Compare 2 Selection) */#define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!&lt; Output Compare 2 Fast enable */#define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!&lt; Output Compare 2 Preload enable */#define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!&lt; OC2M[2:0] bits (Output Compare 2 Mode) */#define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!&lt; Bit 2 */#define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!&lt; Output Compare 2 Clear Enable *//*----------------------------------------------------------------------------*/#define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!&lt; IC1PSC[1:0] bits (Input Capture 1 Prescaler) */#define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!&lt; Bit 0 */#define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!&lt; Bit 1 */#define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!&lt; IC1F[3:0] bits (Input Capture 1 Filter) */#define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!&lt; Bit 3 */#define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!&lt; IC2PSC[1:0] bits (Input Capture 2 Prescaler) */#define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!&lt; IC2F[3:0] bits (Input Capture 2 Filter) */#define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!&lt; Bit 2 */#define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!&lt; Bit 3 *//****************** Bit definition for TIM_CCMR2 register *******************/#define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!&lt; CC3S[1:0] bits (Capture/Compare 3 Selection) */#define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!&lt; Output Compare 3 Fast enable */#define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!&lt; Output Compare 3 Preload enable */#define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!&lt; OC3M[2:0] bits (Output Compare 3 Mode) */#define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!&lt; Output Compare 3 Clear Enable */#define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!&lt; CC4S[1:0] bits (Capture/Compare 4 Selection) */#define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!&lt; Output Compare 4 Fast enable */#define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!&lt; Output Compare 4 Preload enable */#define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!&lt; OC4M[2:0] bits (Output Compare 4 Mode) */#define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!&lt; Bit 2 */#define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!&lt; Output Compare 4 Clear Enable *//*----------------------------------------------------------------------------*/#define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!&lt; IC3PSC[1:0] bits (Input Capture 3 Prescaler) */#define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!&lt; Bit 0 */#define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!&lt; Bit 1 */#define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!&lt; IC3F[3:0] bits (Input Capture 3 Filter) */#define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!&lt; Bit 3 */#define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!&lt; IC4PSC[1:0] bits (Input Capture 4 Prescaler) */#define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!&lt; IC4F[3:0] bits (Input Capture 4 Filter) */#define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!&lt; Bit 2 */#define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!&lt; Bit 3 *//******************* Bit definition for TIM_CCER register *******************/#define TIM_CCER_CC1E ((uint16_t)0x0001) /*!&lt; Capture/Compare 1 output enable */#define TIM_CCER_CC1P ((uint16_t)0x0002) /*!&lt; Capture/Compare 1 output Polarity */#define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!&lt; Capture/Compare 1 Complementary output enable */#define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!&lt; Capture/Compare 1 Complementary output Polarity */#define TIM_CCER_CC2E ((uint16_t)0x0010) /*!&lt; Capture/Compare 2 output enable */#define TIM_CCER_CC2P ((uint16_t)0x0020) /*!&lt; Capture/Compare 2 output Polarity */#define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!&lt; Capture/Compare 2 Complementary output enable */#define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!&lt; Capture/Compare 2 Complementary output Polarity */#define TIM_CCER_CC3E ((uint16_t)0x0100) /*!&lt; Capture/Compare 3 output enable */#define TIM_CCER_CC3P ((uint16_t)0x0200) /*!&lt; Capture/Compare 3 output Polarity */#define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!&lt; Capture/Compare 3 Complementary output enable */#define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!&lt; Capture/Compare 3 Complementary output Polarity */#define TIM_CCER_CC4E ((uint16_t)0x1000) /*!&lt; Capture/Compare 4 output enable */#define TIM_CCER_CC4P ((uint16_t)0x2000) /*!&lt; Capture/Compare 4 output Polarity */#define TIM_CCER_CC4NP ((uint16_t)0x8000) /*!&lt; Capture/Compare 4 Complementary output Polarity *//******************* Bit definition for TIM_CNT register ********************/#define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!&lt; Counter Value *//******************* Bit definition for TIM_PSC register ********************/#define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!&lt; Prescaler Value *//******************* Bit definition for TIM_ARR register ********************/#define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!&lt; actual auto-reload Value *//******************* Bit definition for TIM_RCR register ********************/#define TIM_RCR_REP ((uint8_t)0xFF) /*!&lt; Repetition Counter Value *//******************* Bit definition for TIM_CCR1 register *******************/#define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!&lt; Capture/Compare 1 Value *//******************* Bit definition for TIM_CCR2 register *******************/#define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!&lt; Capture/Compare 2 Value *//******************* Bit definition for TIM_CCR3 register *******************/#define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!&lt; Capture/Compare 3 Value *//******************* Bit definition for TIM_CCR4 register *******************/#define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!&lt; Capture/Compare 4 Value *//******************* Bit definition for TIM_BDTR register *******************/#define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!&lt; DTG[0:7] bits (Dead-Time Generator set-up) */#define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!&lt; Bit 5 */#define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!&lt; Bit 6 */#define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!&lt; Bit 7 */#define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!&lt; LOCK[1:0] bits (Lock Configuration) */#define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!&lt; Off-State Selection for Idle mode */#define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!&lt; Off-State Selection for Run mode */#define TIM_BDTR_BKE ((uint16_t)0x1000) /*!&lt; Break enable */#define TIM_BDTR_BKP ((uint16_t)0x2000) /*!&lt; Break Polarity */#define TIM_BDTR_AOE ((uint16_t)0x4000) /*!&lt; Automatic Output enable */#define TIM_BDTR_MOE ((uint16_t)0x8000) /*!&lt; Main Output enable *//******************* Bit definition for TIM_DCR register ********************/#define TIM_DCR_DBA ((uint16_t)0x001F) /*!&lt; DBA[4:0] bits (DMA Base Address) */#define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define TIM_DCR_DBL ((uint16_t)0x1F00) /*!&lt; DBL[4:0] bits (DMA Burst Length) */#define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!&lt; Bit 2 */#define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!&lt; Bit 3 */#define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!&lt; Bit 4 *//******************* Bit definition for TIM_DMAR register *******************/#define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!&lt; DMA register for burst accesses *//******************************************************************************//* *//* Real-Time Clock *//* *//******************************************************************************//******************* Bit definition for RTC_CRH register ********************/#define RTC_CRH_SECIE ((uint8_t)0x01) /*!&lt; Second Interrupt Enable */#define RTC_CRH_ALRIE ((uint8_t)0x02) /*!&lt; Alarm Interrupt Enable */#define RTC_CRH_OWIE ((uint8_t)0x04) /*!&lt; OverfloW Interrupt Enable *//******************* Bit definition for RTC_CRL register ********************/#define RTC_CRL_SECF ((uint8_t)0x01) /*!&lt; Second Flag */#define RTC_CRL_ALRF ((uint8_t)0x02) /*!&lt; Alarm Flag */#define RTC_CRL_OWF ((uint8_t)0x04) /*!&lt; OverfloW Flag */#define RTC_CRL_RSF ((uint8_t)0x08) /*!&lt; Registers Synchronized Flag */#define RTC_CRL_CNF ((uint8_t)0x10) /*!&lt; Configuration Flag */#define RTC_CRL_RTOFF ((uint8_t)0x20) /*!&lt; RTC operation OFF *//******************* Bit definition for RTC_PRLH register *******************/#define RTC_PRLH_PRL ((uint16_t)0x000F) /*!&lt; RTC Prescaler Reload Value High *//******************* Bit definition for RTC_PRLL register *******************/#define RTC_PRLL_PRL ((uint16_t)0xFFFF) /*!&lt; RTC Prescaler Reload Value Low *//******************* Bit definition for RTC_DIVH register *******************/#define RTC_DIVH_RTC_DIV ((uint16_t)0x000F) /*!&lt; RTC Clock Divider High *//******************* Bit definition for RTC_DIVL register *******************/#define RTC_DIVL_RTC_DIV ((uint16_t)0xFFFF) /*!&lt; RTC Clock Divider Low *//******************* Bit definition for RTC_CNTH register *******************/#define RTC_CNTH_RTC_CNT ((uint16_t)0xFFFF) /*!&lt; RTC Counter High *//******************* Bit definition for RTC_CNTL register *******************/#define RTC_CNTL_RTC_CNT ((uint16_t)0xFFFF) /*!&lt; RTC Counter Low *//******************* Bit definition for RTC_ALRH register *******************/#define RTC_ALRH_RTC_ALR ((uint16_t)0xFFFF) /*!&lt; RTC Alarm High *//******************* Bit definition for RTC_ALRL register *******************/#define RTC_ALRL_RTC_ALR ((uint16_t)0xFFFF) /*!&lt; RTC Alarm Low *//******************************************************************************//* *//* Independent WATCHDOG *//* *//******************************************************************************//******************* Bit definition for IWDG_KR register ********************/#define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!&lt; Key value (write only, read 0000h) *//******************* Bit definition for IWDG_PR register ********************/#define IWDG_PR_PR ((uint8_t)0x07) /*!&lt; PR[2:0] (Prescaler divider) */#define IWDG_PR_PR_0 ((uint8_t)0x01) /*!&lt; Bit 0 */#define IWDG_PR_PR_1 ((uint8_t)0x02) /*!&lt; Bit 1 */#define IWDG_PR_PR_2 ((uint8_t)0x04) /*!&lt; Bit 2 *//******************* Bit definition for IWDG_RLR register *******************/#define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!&lt; Watchdog counter reload value *//******************* Bit definition for IWDG_SR register ********************/#define IWDG_SR_PVU ((uint8_t)0x01) /*!&lt; Watchdog prescaler value update */#define IWDG_SR_RVU ((uint8_t)0x02) /*!&lt; Watchdog counter reload value update *//******************************************************************************//* *//* Window WATCHDOG *//* *//******************************************************************************//******************* Bit definition for WWDG_CR register ********************/#define WWDG_CR_T ((uint8_t)0x7F) /*!&lt; T[6:0] bits (7-Bit counter (MSB to LSB)) */#define WWDG_CR_T0 ((uint8_t)0x01) /*!&lt; Bit 0 */#define WWDG_CR_T1 ((uint8_t)0x02) /*!&lt; Bit 1 */#define WWDG_CR_T2 ((uint8_t)0x04) /*!&lt; Bit 2 */#define WWDG_CR_T3 ((uint8_t)0x08) /*!&lt; Bit 3 */#define WWDG_CR_T4 ((uint8_t)0x10) /*!&lt; Bit 4 */#define WWDG_CR_T5 ((uint8_t)0x20) /*!&lt; Bit 5 */#define WWDG_CR_T6 ((uint8_t)0x40) /*!&lt; Bit 6 */#define WWDG_CR_WDGA ((uint8_t)0x80) /*!&lt; Activation bit *//******************* Bit definition for WWDG_CFR register *******************/#define WWDG_CFR_W ((uint16_t)0x007F) /*!&lt; W[6:0] bits (7-bit window value) */#define WWDG_CFR_W0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define WWDG_CFR_W1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define WWDG_CFR_W2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define WWDG_CFR_W3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define WWDG_CFR_W4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define WWDG_CFR_W5 ((uint16_t)0x0020) /*!&lt; Bit 5 */#define WWDG_CFR_W6 ((uint16_t)0x0040) /*!&lt; Bit 6 */#define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!&lt; WDGTB[1:0] bits (Timer Base) */#define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!&lt; Bit 0 */#define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!&lt; Bit 1 */#define WWDG_CFR_EWI ((uint16_t)0x0200) /*!&lt; Early Wakeup Interrupt *//******************* Bit definition for WWDG_SR register ********************/#define WWDG_SR_EWIF ((uint8_t)0x01) /*!&lt; Early Wakeup Interrupt Flag *//******************************************************************************//* *//* Flexible Static Memory Controller *//* *//******************************************************************************//****************** Bit definition for FSMC_BCR1 register *******************/#define FSMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!&lt; Memory bank enable bit */#define FSMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!&lt; Address/data multiplexing enable bit */#define FSMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!&lt; MTYP[1:0] bits (Memory type) */#define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define FSMC_BCR1_MWID ((uint32_t)0x00000030) /*!&lt; MWID[1:0] bits (Memory data bus width) */#define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!&lt; Flash access enable */#define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!&lt; Burst enable bit */#define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!&lt; Wait signal polarity bit */#define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!&lt; Wrapped burst mode support */#define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!&lt; Wait timing configuration */#define FSMC_BCR1_WREN ((uint32_t)0x00001000) /*!&lt; Write enable bit */#define FSMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!&lt; Wait enable bit */#define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!&lt; Extended mode enable */#define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!&lt; Asynchronous wait */#define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!&lt; Write burst enable *//****************** Bit definition for FSMC_BCR2 register *******************/#define FSMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!&lt; Memory bank enable bit */#define FSMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!&lt; Address/data multiplexing enable bit */#define FSMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!&lt; MTYP[1:0] bits (Memory type) */#define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define FSMC_BCR2_MWID ((uint32_t)0x00000030) /*!&lt; MWID[1:0] bits (Memory data bus width) */#define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!&lt; Flash access enable */#define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!&lt; Burst enable bit */#define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!&lt; Wait signal polarity bit */#define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!&lt; Wrapped burst mode support */#define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!&lt; Wait timing configuration */#define FSMC_BCR2_WREN ((uint32_t)0x00001000) /*!&lt; Write enable bit */#define FSMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!&lt; Wait enable bit */#define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!&lt; Extended mode enable */#define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!&lt; Asynchronous wait */#define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!&lt; Write burst enable *//****************** Bit definition for FSMC_BCR3 register *******************/#define FSMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!&lt; Memory bank enable bit */#define FSMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!&lt; Address/data multiplexing enable bit */#define FSMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!&lt; MTYP[1:0] bits (Memory type) */#define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define FSMC_BCR3_MWID ((uint32_t)0x00000030) /*!&lt; MWID[1:0] bits (Memory data bus width) */#define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!&lt; Flash access enable */#define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!&lt; Burst enable bit */#define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!&lt; Wait signal polarity bit. */#define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!&lt; Wrapped burst mode support */#define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!&lt; Wait timing configuration */#define FSMC_BCR3_WREN ((uint32_t)0x00001000) /*!&lt; Write enable bit */#define FSMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!&lt; Wait enable bit */#define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!&lt; Extended mode enable */#define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!&lt; Asynchronous wait */#define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!&lt; Write burst enable *//****************** Bit definition for FSMC_BCR4 register *******************/#define FSMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!&lt; Memory bank enable bit */#define FSMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!&lt; Address/data multiplexing enable bit */#define FSMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!&lt; MTYP[1:0] bits (Memory type) */#define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!&lt; Bit 0 */#define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!&lt; Bit 1 */#define FSMC_BCR4_MWID ((uint32_t)0x00000030) /*!&lt; MWID[1:0] bits (Memory data bus width) */#define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!&lt; Flash access enable */#define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!&lt; Burst enable bit */#define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!&lt; Wait signal polarity bit */#define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!&lt; Wrapped burst mode support */#define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!&lt; Wait timing configuration */#define FSMC_BCR4_WREN ((uint32_t)0x00001000) /*!&lt; Write enable bit */#define FSMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!&lt; Wait enable bit */#define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!&lt; Extended mode enable */#define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!&lt; Asynchronous wait */#define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!&lt; Write burst enable *//****************** Bit definition for FSMC_BTR1 register ******************/#define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!&lt; BUSTURN[3:0] bits (Bus turnaround phase duration) */#define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BTR2 register *******************/#define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!&lt; BUSTURN[3:0] bits (Bus turnaround phase duration) */#define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//******************* Bit definition for FSMC_BTR3 register *******************/#define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!&lt; BUSTURN[3:0] bits (Bus turnaround phase duration) */#define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BTR4 register *******************/#define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!&lt; BUSTURN[3:0] bits (Bus turnaround phase duration) */#define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BWTR1 register ******************/#define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BWTR2 register ******************/#define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1*/#define FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BWTR3 register ******************/#define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_BWTR4 register ******************/#define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!&lt; ADDSET[3:0] bits (Address setup phase duration) */#define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!&lt; ADDHLD[3:0] bits (Address-hold phase duration) */#define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!&lt; Bit 3 */#define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!&lt; DATAST [3:0] bits (Data-phase duration) */#define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!&lt; CLKDIV[3:0] bits (Clock divide ratio) */#define FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!&lt; Bit 0 */#define FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!&lt; Bit 1 */#define FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!&lt; Bit 2 */#define FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!&lt; Bit 3 */#define FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!&lt; DATLA[3:0] bits (Data latency) */#define FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!&lt; ACCMOD[1:0] bits (Access mode) */#define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!&lt; Bit 0 */#define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!&lt; Bit 1 *//****************** Bit definition for FSMC_PCR2 register *******************/#define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!&lt; Wait feature enable bit */#define FSMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!&lt; PC Card/NAND Flash memory bank enable bit */#define FSMC_PCR2_PTYP ((uint32_t)0x00000008) /*!&lt; Memory type */#define FSMC_PCR2_PWID ((uint32_t)0x00000030) /*!&lt; PWID[1:0] bits (NAND Flash databus width) */#define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!&lt; ECC computation logic enable bit */#define FSMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!&lt; TCLR[3:0] bits (CLE to RE delay) */#define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!&lt; Bit 0 */#define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!&lt; Bit 1 */#define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!&lt; Bit 2 */#define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!&lt; Bit 3 */#define FSMC_PCR2_TAR ((uint32_t)0x0001E000) /*!&lt; TAR[3:0] bits (ALE to RE delay) */#define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!&lt; Bit 0 */#define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!&lt; Bit 1 */#define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!&lt; Bit 2 */#define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!&lt; Bit 3 */#define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!&lt; ECCPS[1:0] bits (ECC page size) */#define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!&lt; Bit 0 */#define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!&lt; Bit 1 */#define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!&lt; Bit 2 *//****************** Bit definition for FSMC_PCR3 register *******************/#define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!&lt; Wait feature enable bit */#define FSMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!&lt; PC Card/NAND Flash memory bank enable bit */#define FSMC_PCR3_PTYP ((uint32_t)0x00000008) /*!&lt; Memory type */#define FSMC_PCR3_PWID ((uint32_t)0x00000030) /*!&lt; PWID[1:0] bits (NAND Flash databus width) */#define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!&lt; ECC computation logic enable bit */#define FSMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!&lt; TCLR[3:0] bits (CLE to RE delay) */#define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!&lt; Bit 0 */#define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!&lt; Bit 1 */#define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!&lt; Bit 2 */#define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!&lt; Bit 3 */#define FSMC_PCR3_TAR ((uint32_t)0x0001E000) /*!&lt; TAR[3:0] bits (ALE to RE delay) */#define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!&lt; Bit 0 */#define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!&lt; Bit 1 */#define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!&lt; Bit 2 */#define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!&lt; Bit 3 */#define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!&lt; ECCPS[2:0] bits (ECC page size) */#define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!&lt; Bit 0 */#define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!&lt; Bit 1 */#define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!&lt; Bit 2 *//****************** Bit definition for FSMC_PCR4 register *******************/#define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!&lt; Wait feature enable bit */#define FSMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!&lt; PC Card/NAND Flash memory bank enable bit */#define FSMC_PCR4_PTYP ((uint32_t)0x00000008) /*!&lt; Memory type */#define FSMC_PCR4_PWID ((uint32_t)0x00000030) /*!&lt; PWID[1:0] bits (NAND Flash databus width) */#define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define FSMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!&lt; ECC computation logic enable bit */#define FSMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!&lt; TCLR[3:0] bits (CLE to RE delay) */#define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!&lt; Bit 0 */#define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!&lt; Bit 1 */#define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!&lt; Bit 2 */#define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!&lt; Bit 3 */#define FSMC_PCR4_TAR ((uint32_t)0x0001E000) /*!&lt; TAR[3:0] bits (ALE to RE delay) */#define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!&lt; Bit 0 */#define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!&lt; Bit 1 */#define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!&lt; Bit 2 */#define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!&lt; Bit 3 */#define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!&lt; ECCPS[2:0] bits (ECC page size) */#define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!&lt; Bit 0 */#define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!&lt; Bit 1 */#define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!&lt; Bit 2 *//******************* Bit definition for FSMC_SR2 register *******************/#define FSMC_SR2_IRS ((uint8_t)0x01) /*!&lt; Interrupt Rising Edge status */#define FSMC_SR2_ILS ((uint8_t)0x02) /*!&lt; Interrupt Level status */#define FSMC_SR2_IFS ((uint8_t)0x04) /*!&lt; Interrupt Falling Edge status */#define FSMC_SR2_IREN ((uint8_t)0x08) /*!&lt; Interrupt Rising Edge detection Enable bit */#define FSMC_SR2_ILEN ((uint8_t)0x10) /*!&lt; Interrupt Level detection Enable bit */#define FSMC_SR2_IFEN ((uint8_t)0x20) /*!&lt; Interrupt Falling Edge detection Enable bit */#define FSMC_SR2_FEMPT ((uint8_t)0x40) /*!&lt; FIFO empty *//******************* Bit definition for FSMC_SR3 register *******************/#define FSMC_SR3_IRS ((uint8_t)0x01) /*!&lt; Interrupt Rising Edge status */#define FSMC_SR3_ILS ((uint8_t)0x02) /*!&lt; Interrupt Level status */#define FSMC_SR3_IFS ((uint8_t)0x04) /*!&lt; Interrupt Falling Edge status */#define FSMC_SR3_IREN ((uint8_t)0x08) /*!&lt; Interrupt Rising Edge detection Enable bit */#define FSMC_SR3_ILEN ((uint8_t)0x10) /*!&lt; Interrupt Level detection Enable bit */#define FSMC_SR3_IFEN ((uint8_t)0x20) /*!&lt; Interrupt Falling Edge detection Enable bit */#define FSMC_SR3_FEMPT ((uint8_t)0x40) /*!&lt; FIFO empty *//******************* Bit definition for FSMC_SR4 register *******************/#define FSMC_SR4_IRS ((uint8_t)0x01) /*!&lt; Interrupt Rising Edge status */#define FSMC_SR4_ILS ((uint8_t)0x02) /*!&lt; Interrupt Level status */#define FSMC_SR4_IFS ((uint8_t)0x04) /*!&lt; Interrupt Falling Edge status */#define FSMC_SR4_IREN ((uint8_t)0x08) /*!&lt; Interrupt Rising Edge detection Enable bit */#define FSMC_SR4_ILEN ((uint8_t)0x10) /*!&lt; Interrupt Level detection Enable bit */#define FSMC_SR4_IFEN ((uint8_t)0x20) /*!&lt; Interrupt Falling Edge detection Enable bit */#define FSMC_SR4_FEMPT ((uint8_t)0x40) /*!&lt; FIFO empty *//****************** Bit definition for FSMC_PMEM2 register ******************/#define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!&lt; MEMSET2[7:0] bits (Common memory 2 setup time) */#define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!&lt; MEMWAIT2[7:0] bits (Common memory 2 wait time) */#define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!&lt; MEMHOLD2[7:0] bits (Common memory 2 hold time) */#define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!&lt; MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */#define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PMEM3 register ******************/#define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!&lt; MEMSET3[7:0] bits (Common memory 3 setup time) */#define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!&lt; MEMWAIT3[7:0] bits (Common memory 3 wait time) */#define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!&lt; MEMHOLD3[7:0] bits (Common memory 3 hold time) */#define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!&lt; MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */#define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PMEM4 register ******************/#define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!&lt; MEMSET4[7:0] bits (Common memory 4 setup time) */#define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!&lt; MEMWAIT4[7:0] bits (Common memory 4 wait time) */#define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!&lt; MEMHOLD4[7:0] bits (Common memory 4 hold time) */#define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!&lt; MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */#define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PATT2 register ******************/#define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!&lt; ATTSET2[7:0] bits (Attribute memory 2 setup time) */#define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!&lt; ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */#define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!&lt; ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */#define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!&lt; ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */#define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PATT3 register ******************/#define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!&lt; ATTSET3[7:0] bits (Attribute memory 3 setup time) */#define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!&lt; ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */#define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!&lt; ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */#define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!&lt; ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */#define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PATT4 register ******************/#define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!&lt; ATTSET4[7:0] bits (Attribute memory 4 setup time) */#define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!&lt; ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */#define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!&lt; ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */#define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!&lt; ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */#define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_PIO4 register *******************/#define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!&lt; IOSET4[7:0] bits (I/O 4 setup time) */#define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!&lt; Bit 0 */#define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!&lt; Bit 1 */#define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!&lt; Bit 2 */#define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!&lt; Bit 3 */#define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!&lt; Bit 4 */#define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!&lt; Bit 5 */#define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!&lt; Bit 6 */#define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!&lt; Bit 7 */#define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!&lt; IOWAIT4[7:0] bits (I/O 4 wait time) */#define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!&lt; Bit 0 */#define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!&lt; Bit 1 */#define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!&lt; Bit 2 */#define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!&lt; Bit 3 */#define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!&lt; Bit 4 */#define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!&lt; Bit 5 */#define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!&lt; Bit 6 */#define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!&lt; Bit 7 */#define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!&lt; IOHOLD4[7:0] bits (I/O 4 hold time) */#define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!&lt; IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */#define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!&lt; Bit 0 */#define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!&lt; Bit 1 */#define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!&lt; Bit 2 */#define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!&lt; Bit 3 */#define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!&lt; Bit 4 */#define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!&lt; Bit 5 */#define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!&lt; Bit 6 */#define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!&lt; Bit 7 *//****************** Bit definition for FSMC_ECCR2 register ******************/#define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!&lt; ECC result *//****************** Bit definition for FSMC_ECCR3 register ******************/#define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!&lt; ECC result *//******************************************************************************//* *//* SD host Interface *//* *//******************************************************************************//****************** Bit definition for SDIO_POWER register ******************/#define SDIO_POWER_PWRCTRL ((uint8_t)0x03) /*!&lt; PWRCTRL[1:0] bits (Power supply control bits) */#define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01) /*!&lt; Bit 0 */#define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02) /*!&lt; Bit 1 *//****************** Bit definition for SDIO_CLKCR register ******************/#define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF) /*!&lt; Clock divide factor */#define SDIO_CLKCR_CLKEN ((uint16_t)0x0100) /*!&lt; Clock enable bit */#define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200) /*!&lt; Power saving configuration bit */#define SDIO_CLKCR_BYPASS ((uint16_t)0x0400) /*!&lt; Clock divider bypass enable bit */#define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800) /*!&lt; WIDBUS[1:0] bits (Wide bus mode enable bit) */#define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800) /*!&lt; Bit 0 */#define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000) /*!&lt; Bit 1 */#define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000) /*!&lt; SDIO_CK dephasing selection bit */#define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000) /*!&lt; HW Flow Control enable *//******************* Bit definition for SDIO_ARG register *******************/#define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!&lt; Command argument *//******************* Bit definition for SDIO_CMD register *******************/#define SDIO_CMD_CMDINDEX ((uint16_t)0x003F) /*!&lt; Command Index */#define SDIO_CMD_WAITRESP ((uint16_t)0x00C0) /*!&lt; WAITRESP[1:0] bits (Wait for response bits) */#define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040) /*!&lt; Bit 0 */#define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080) /*!&lt; Bit 1 */#define SDIO_CMD_WAITINT ((uint16_t)0x0100) /*!&lt; CPSM Waits for Interrupt Request */#define SDIO_CMD_WAITPEND ((uint16_t)0x0200) /*!&lt; CPSM Waits for ends of data transfer (CmdPend internal signal) */#define SDIO_CMD_CPSMEN ((uint16_t)0x0400) /*!&lt; Command path state machine (CPSM) Enable bit */#define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800) /*!&lt; SD I/O suspend command */#define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000) /*!&lt; Enable CMD completion */#define SDIO_CMD_NIEN ((uint16_t)0x2000) /*!&lt; Not Interrupt Enable */#define SDIO_CMD_CEATACMD ((uint16_t)0x4000) /*!&lt; CE-ATA command *//***************** Bit definition for SDIO_RESPCMD register *****************/#define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F) /*!&lt; Response command index *//****************** Bit definition for SDIO_RESP0 register ******************/#define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!&lt; Card Status *//****************** Bit definition for SDIO_RESP1 register ******************/#define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!&lt; Card Status *//****************** Bit definition for SDIO_RESP2 register ******************/#define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!&lt; Card Status *//****************** Bit definition for SDIO_RESP3 register ******************/#define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!&lt; Card Status *//****************** Bit definition for SDIO_RESP4 register ******************/#define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!&lt; Card Status *//****************** Bit definition for SDIO_DTIMER register *****************/#define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!&lt; Data timeout period. *//****************** Bit definition for SDIO_DLEN register *******************/#define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!&lt; Data length value *//****************** Bit definition for SDIO_DCTRL register ******************/#define SDIO_DCTRL_DTEN ((uint16_t)0x0001) /*!&lt; Data transfer enabled bit */#define SDIO_DCTRL_DTDIR ((uint16_t)0x0002) /*!&lt; Data transfer direction selection */#define SDIO_DCTRL_DTMODE ((uint16_t)0x0004) /*!&lt; Data transfer mode selection */#define SDIO_DCTRL_DMAEN ((uint16_t)0x0008) /*!&lt; DMA enabled bit */#define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0) /*!&lt; DBLOCKSIZE[3:0] bits (Data block size) */#define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040) /*!&lt; Bit 2 */#define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080) /*!&lt; Bit 3 */#define SDIO_DCTRL_RWSTART ((uint16_t)0x0100) /*!&lt; Read wait start */#define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200) /*!&lt; Read wait stop */#define SDIO_DCTRL_RWMOD ((uint16_t)0x0400) /*!&lt; Read wait mode */#define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800) /*!&lt; SD I/O enable functions *//****************** Bit definition for SDIO_DCOUNT register *****************/#define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!&lt; Data count value *//****************** Bit definition for SDIO_STA register ********************/#define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!&lt; Command response received (CRC check failed) */#define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!&lt; Data block sent/received (CRC check failed) */#define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!&lt; Command response timeout */#define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!&lt; Data timeout */#define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!&lt; Transmit FIFO underrun error */#define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!&lt; Received FIFO overrun error */#define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!&lt; Command response received (CRC check passed) */#define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!&lt; Command sent (no response required) */#define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!&lt; Data end (data counter, SDIDCOUNT, is zero) */#define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!&lt; Start bit not detected on all data signals in wide bus mode */#define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!&lt; Data block sent/received (CRC check passed) */#define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!&lt; Command transfer in progress */#define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!&lt; Data transmit in progress */#define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!&lt; Data receive in progress */#define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!&lt; Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */#define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!&lt; Receive FIFO Half Full: there are at least 8 words in the FIFO */#define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!&lt; Transmit FIFO full */#define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!&lt; Receive FIFO full */#define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!&lt; Transmit FIFO empty */#define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!&lt; Receive FIFO empty */#define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!&lt; Data available in transmit FIFO */#define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!&lt; Data available in receive FIFO */#define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!&lt; SDIO interrupt received */#define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!&lt; CE-ATA command completion signal received for CMD61 *//******************* Bit definition for SDIO_ICR register *******************/#define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!&lt; CCRCFAIL flag clear bit */#define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!&lt; DCRCFAIL flag clear bit */#define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!&lt; CTIMEOUT flag clear bit */#define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!&lt; DTIMEOUT flag clear bit */#define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!&lt; TXUNDERR flag clear bit */#define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!&lt; RXOVERR flag clear bit */#define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!&lt; CMDREND flag clear bit */#define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!&lt; CMDSENT flag clear bit */#define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!&lt; DATAEND flag clear bit */#define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!&lt; STBITERR flag clear bit */#define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!&lt; DBCKEND flag clear bit */#define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!&lt; SDIOIT flag clear bit */#define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!&lt; CEATAEND flag clear bit *//****************** Bit definition for SDIO_MASK register *******************/#define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!&lt; Command CRC Fail Interrupt Enable */#define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!&lt; Data CRC Fail Interrupt Enable */#define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!&lt; Command TimeOut Interrupt Enable */#define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!&lt; Data TimeOut Interrupt Enable */#define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!&lt; Tx FIFO UnderRun Error Interrupt Enable */#define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!&lt; Rx FIFO OverRun Error Interrupt Enable */#define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!&lt; Command Response Received Interrupt Enable */#define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!&lt; Command Sent Interrupt Enable */#define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!&lt; Data End Interrupt Enable */#define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!&lt; Start Bit Error Interrupt Enable */#define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!&lt; Data Block End Interrupt Enable */#define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!&lt; Command Acting Interrupt Enable */#define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!&lt; Data Transmit Acting Interrupt Enable */#define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!&lt; Data receive acting interrupt enabled */#define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!&lt; Tx FIFO Half Empty interrupt Enable */#define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!&lt; Rx FIFO Half Full interrupt Enable */#define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!&lt; Tx FIFO Full interrupt Enable */#define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!&lt; Rx FIFO Full interrupt Enable */#define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!&lt; Tx FIFO Empty interrupt Enable */#define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!&lt; Rx FIFO Empty interrupt Enable */#define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!&lt; Data available in Tx FIFO interrupt Enable */#define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!&lt; Data available in Rx FIFO interrupt Enable */#define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!&lt; SDIO Mode Interrupt Received interrupt Enable */#define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!&lt; CE-ATA command completion signal received Interrupt Enable *//***************** Bit definition for SDIO_FIFOCNT register *****************/#define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!&lt; Remaining number of words to be written to or read from the FIFO *//****************** Bit definition for SDIO_FIFO register *******************/#define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!&lt; Receive and transmit FIFO data *//******************************************************************************//* *//* USB Device FS *//* *//******************************************************************************//*!&lt; Endpoint-specific registers *//******************* Bit definition for USB_EP0R register *******************/#define USB_EP0R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP0R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP0R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP0R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP0R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP0R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP0R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP0R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP0R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP0R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP0R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP0R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP0R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP0R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP0R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP0R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP1R register *******************/#define USB_EP1R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP1R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP1R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP1R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP1R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP1R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP1R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP1R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP1R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP1R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP1R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP1R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP1R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP1R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP1R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP1R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP2R register *******************/#define USB_EP2R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP2R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP2R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP2R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP2R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP2R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP2R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP2R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP2R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP2R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP2R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP2R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP2R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP2R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP2R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP2R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP3R register *******************/#define USB_EP3R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP3R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP3R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP3R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP3R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP3R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP3R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP3R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP3R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP3R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP3R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP3R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP3R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP3R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP3R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP3R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP4R register *******************/#define USB_EP4R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP4R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP4R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP4R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP4R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP4R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP4R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP4R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP4R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP4R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP4R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP4R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP4R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP4R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP4R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP4R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP5R register *******************/#define USB_EP5R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP5R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP5R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP5R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP5R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP5R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP5R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP5R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP5R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP5R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP5R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP5R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP5R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP5R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP5R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP5R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP6R register *******************/#define USB_EP6R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP6R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP6R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP6R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP6R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP6R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP6R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP6R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP6R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP6R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP6R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP6R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP6R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP6R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP6R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP6R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//******************* Bit definition for USB_EP7R register *******************/#define USB_EP7R_EA ((uint16_t)0x000F) /*!&lt; Endpoint Address */#define USB_EP7R_STAT_TX ((uint16_t)0x0030) /*!&lt; STAT_TX[1:0] bits (Status bits, for transmission transfers) */#define USB_EP7R_STAT_TX_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define USB_EP7R_STAT_TX_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define USB_EP7R_DTOG_TX ((uint16_t)0x0040) /*!&lt; Data Toggle, for transmission transfers */#define USB_EP7R_CTR_TX ((uint16_t)0x0080) /*!&lt; Correct Transfer for transmission */#define USB_EP7R_EP_KIND ((uint16_t)0x0100) /*!&lt; Endpoint Kind */#define USB_EP7R_EP_TYPE ((uint16_t)0x0600) /*!&lt; EP_TYPE[1:0] bits (Endpoint type) */#define USB_EP7R_EP_TYPE_0 ((uint16_t)0x0200) /*!&lt; Bit 0 */#define USB_EP7R_EP_TYPE_1 ((uint16_t)0x0400) /*!&lt; Bit 1 */#define USB_EP7R_SETUP ((uint16_t)0x0800) /*!&lt; Setup transaction completed */#define USB_EP7R_STAT_RX ((uint16_t)0x3000) /*!&lt; STAT_RX[1:0] bits (Status bits, for reception transfers) */#define USB_EP7R_STAT_RX_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USB_EP7R_STAT_RX_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USB_EP7R_DTOG_RX ((uint16_t)0x4000) /*!&lt; Data Toggle, for reception transfers */#define USB_EP7R_CTR_RX ((uint16_t)0x8000) /*!&lt; Correct Transfer for reception *//*!&lt; Common registers *//******************* Bit definition for USB_CNTR register *******************/#define USB_CNTR_FRES ((uint16_t)0x0001) /*!&lt; Force USB Reset */#define USB_CNTR_PDWN ((uint16_t)0x0002) /*!&lt; Power down */#define USB_CNTR_LP_MODE ((uint16_t)0x0004) /*!&lt; Low-power mode */#define USB_CNTR_FSUSP ((uint16_t)0x0008) /*!&lt; Force suspend */#define USB_CNTR_RESUME ((uint16_t)0x0010) /*!&lt; Resume request */#define USB_CNTR_ESOFM ((uint16_t)0x0100) /*!&lt; Expected Start Of Frame Interrupt Mask */#define USB_CNTR_SOFM ((uint16_t)0x0200) /*!&lt; Start Of Frame Interrupt Mask */#define USB_CNTR_RESETM ((uint16_t)0x0400) /*!&lt; RESET Interrupt Mask */#define USB_CNTR_SUSPM ((uint16_t)0x0800) /*!&lt; Suspend mode Interrupt Mask */#define USB_CNTR_WKUPM ((uint16_t)0x1000) /*!&lt; Wakeup Interrupt Mask */#define USB_CNTR_ERRM ((uint16_t)0x2000) /*!&lt; Error Interrupt Mask */#define USB_CNTR_PMAOVRM ((uint16_t)0x4000) /*!&lt; Packet Memory Area Over / Underrun Interrupt Mask */#define USB_CNTR_CTRM ((uint16_t)0x8000) /*!&lt; Correct Transfer Interrupt Mask *//******************* Bit definition for USB_ISTR register *******************/#define USB_ISTR_EP_ID ((uint16_t)0x000F) /*!&lt; Endpoint Identifier */#define USB_ISTR_DIR ((uint16_t)0x0010) /*!&lt; Direction of transaction */#define USB_ISTR_ESOF ((uint16_t)0x0100) /*!&lt; Expected Start Of Frame */#define USB_ISTR_SOF ((uint16_t)0x0200) /*!&lt; Start Of Frame */#define USB_ISTR_RESET ((uint16_t)0x0400) /*!&lt; USB RESET request */#define USB_ISTR_SUSP ((uint16_t)0x0800) /*!&lt; Suspend mode request */#define USB_ISTR_WKUP ((uint16_t)0x1000) /*!&lt; Wake up */#define USB_ISTR_ERR ((uint16_t)0x2000) /*!&lt; Error */#define USB_ISTR_PMAOVR ((uint16_t)0x4000) /*!&lt; Packet Memory Area Over / Underrun */#define USB_ISTR_CTR ((uint16_t)0x8000) /*!&lt; Correct Transfer *//******************* Bit definition for USB_FNR register ********************/#define USB_FNR_FN ((uint16_t)0x07FF) /*!&lt; Frame Number */#define USB_FNR_LSOF ((uint16_t)0x1800) /*!&lt; Lost SOF */#define USB_FNR_LCK ((uint16_t)0x2000) /*!&lt; Locked */#define USB_FNR_RXDM ((uint16_t)0x4000) /*!&lt; Receive Data - Line Status */#define USB_FNR_RXDP ((uint16_t)0x8000) /*!&lt; Receive Data + Line Status *//****************** Bit definition for USB_DADDR register *******************/#define USB_DADDR_ADD ((uint8_t)0x7F) /*!&lt; ADD[6:0] bits (Device Address) */#define USB_DADDR_ADD0 ((uint8_t)0x01) /*!&lt; Bit 0 */#define USB_DADDR_ADD1 ((uint8_t)0x02) /*!&lt; Bit 1 */#define USB_DADDR_ADD2 ((uint8_t)0x04) /*!&lt; Bit 2 */#define USB_DADDR_ADD3 ((uint8_t)0x08) /*!&lt; Bit 3 */#define USB_DADDR_ADD4 ((uint8_t)0x10) /*!&lt; Bit 4 */#define USB_DADDR_ADD5 ((uint8_t)0x20) /*!&lt; Bit 5 */#define USB_DADDR_ADD6 ((uint8_t)0x40) /*!&lt; Bit 6 */#define USB_DADDR_EF ((uint8_t)0x80) /*!&lt; Enable Function *//****************** Bit definition for USB_BTABLE register ******************/ #define USB_BTABLE_BTABLE ((uint16_t)0xFFF8) /*!&lt; Buffer Table *//*!&lt; Buffer descriptor table *//***************** Bit definition for USB_ADDR0_TX register *****************/#define USB_ADDR0_TX_ADDR0_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 0 *//***************** Bit definition for USB_ADDR1_TX register *****************/#define USB_ADDR1_TX_ADDR1_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 1 *//***************** Bit definition for USB_ADDR2_TX register *****************/#define USB_ADDR2_TX_ADDR2_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 2 *//***************** Bit definition for USB_ADDR3_TX register *****************/#define USB_ADDR3_TX_ADDR3_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 3 *//***************** Bit definition for USB_ADDR4_TX register *****************/#define USB_ADDR4_TX_ADDR4_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 4 *//***************** Bit definition for USB_ADDR5_TX register *****************/#define USB_ADDR5_TX_ADDR5_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 5 *//***************** Bit definition for USB_ADDR6_TX register *****************/#define USB_ADDR6_TX_ADDR6_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 6 *//***************** Bit definition for USB_ADDR7_TX register *****************/#define USB_ADDR7_TX_ADDR7_TX ((uint16_t)0xFFFE) /*!&lt; Transmission Buffer Address 7 *//*----------------------------------------------------------------------------*//***************** Bit definition for USB_COUNT0_TX register ****************/#define USB_COUNT0_TX_COUNT0_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 0 *//***************** Bit definition for USB_COUNT1_TX register ****************/#define USB_COUNT1_TX_COUNT1_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 1 *//***************** Bit definition for USB_COUNT2_TX register ****************/#define USB_COUNT2_TX_COUNT2_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 2 *//***************** Bit definition for USB_COUNT3_TX register ****************/#define USB_COUNT3_TX_COUNT3_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 3 *//***************** Bit definition for USB_COUNT4_TX register ****************/#define USB_COUNT4_TX_COUNT4_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 4 *//***************** Bit definition for USB_COUNT5_TX register ****************/#define USB_COUNT5_TX_COUNT5_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 5 *//***************** Bit definition for USB_COUNT6_TX register ****************/#define USB_COUNT6_TX_COUNT6_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 6 *//***************** Bit definition for USB_COUNT7_TX register ****************/#define USB_COUNT7_TX_COUNT7_TX ((uint16_t)0x03FF) /*!&lt; Transmission Byte Count 7 *//*----------------------------------------------------------------------------*//**************** Bit definition for USB_COUNT0_TX_0 register ***************/#define USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 0 (low) *//**************** Bit definition for USB_COUNT0_TX_1 register ***************/#define USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 0 (high) *//**************** Bit definition for USB_COUNT1_TX_0 register ***************/#define USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 1 (low) *//**************** Bit definition for USB_COUNT1_TX_1 register ***************/#define USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 1 (high) *//**************** Bit definition for USB_COUNT2_TX_0 register ***************/#define USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 2 (low) *//**************** Bit definition for USB_COUNT2_TX_1 register ***************/#define USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 2 (high) *//**************** Bit definition for USB_COUNT3_TX_0 register ***************/#define USB_COUNT3_TX_0_COUNT3_TX_0 ((uint16_t)0x000003FF) /*!&lt; Transmission Byte Count 3 (low) *//**************** Bit definition for USB_COUNT3_TX_1 register ***************/#define USB_COUNT3_TX_1_COUNT3_TX_1 ((uint16_t)0x03FF0000) /*!&lt; Transmission Byte Count 3 (high) *//**************** Bit definition for USB_COUNT4_TX_0 register ***************/#define USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 4 (low) *//**************** Bit definition for USB_COUNT4_TX_1 register ***************/#define USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 4 (high) *//**************** Bit definition for USB_COUNT5_TX_0 register ***************/#define USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 5 (low) *//**************** Bit definition for USB_COUNT5_TX_1 register ***************/#define USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 5 (high) *//**************** Bit definition for USB_COUNT6_TX_0 register ***************/#define USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 6 (low) *//**************** Bit definition for USB_COUNT6_TX_1 register ***************/#define USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 6 (high) *//**************** Bit definition for USB_COUNT7_TX_0 register ***************/#define USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF) /*!&lt; Transmission Byte Count 7 (low) *//**************** Bit definition for USB_COUNT7_TX_1 register ***************/#define USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000) /*!&lt; Transmission Byte Count 7 (high) *//*----------------------------------------------------------------------------*//***************** Bit definition for USB_ADDR0_RX register *****************/#define USB_ADDR0_RX_ADDR0_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 0 *//***************** Bit definition for USB_ADDR1_RX register *****************/#define USB_ADDR1_RX_ADDR1_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 1 *//***************** Bit definition for USB_ADDR2_RX register *****************/#define USB_ADDR2_RX_ADDR2_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 2 *//***************** Bit definition for USB_ADDR3_RX register *****************/#define USB_ADDR3_RX_ADDR3_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 3 *//***************** Bit definition for USB_ADDR4_RX register *****************/#define USB_ADDR4_RX_ADDR4_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 4 *//***************** Bit definition for USB_ADDR5_RX register *****************/#define USB_ADDR5_RX_ADDR5_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 5 *//***************** Bit definition for USB_ADDR6_RX register *****************/#define USB_ADDR6_RX_ADDR6_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 6 *//***************** Bit definition for USB_ADDR7_RX register *****************/#define USB_ADDR7_RX_ADDR7_RX ((uint16_t)0xFFFE) /*!&lt; Reception Buffer Address 7 *//*----------------------------------------------------------------------------*//***************** Bit definition for USB_COUNT0_RX register ****************/#define USB_COUNT0_RX_COUNT0_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT0_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT0_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT0_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT0_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT0_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT0_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT0_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT1_RX register ****************/#define USB_COUNT1_RX_COUNT1_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT1_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT1_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT1_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT1_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT1_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT1_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT1_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT2_RX register ****************/#define USB_COUNT2_RX_COUNT2_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT2_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT2_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT2_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT2_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT2_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT2_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT2_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT3_RX register ****************/#define USB_COUNT3_RX_COUNT3_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT3_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT3_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT3_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT3_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT3_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT3_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT3_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT4_RX register ****************/#define USB_COUNT4_RX_COUNT4_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT4_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT4_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT4_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT4_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT4_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT4_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT4_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT5_RX register ****************/#define USB_COUNT5_RX_COUNT5_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT5_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT5_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT5_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT5_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT5_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT5_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT5_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT6_RX register ****************/#define USB_COUNT6_RX_COUNT6_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT6_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT6_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT6_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT6_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT6_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT6_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT6_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//***************** Bit definition for USB_COUNT7_RX register ****************/#define USB_COUNT7_RX_COUNT7_RX ((uint16_t)0x03FF) /*!&lt; Reception Byte Count */#define USB_COUNT7_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!&lt; NUM_BLOCK[4:0] bits (Number of blocks) */#define USB_COUNT7_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!&lt; Bit 0 */#define USB_COUNT7_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!&lt; Bit 1 */#define USB_COUNT7_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!&lt; Bit 2 */#define USB_COUNT7_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!&lt; Bit 3 */#define USB_COUNT7_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!&lt; Bit 4 */#define USB_COUNT7_RX_BLSIZE ((uint16_t)0x8000) /*!&lt; BLock SIZE *//*----------------------------------------------------------------------------*//**************** Bit definition for USB_COUNT0_RX_0 register ***************/#define USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT0_RX_1 register ***************/#define USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 1 */#define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//**************** Bit definition for USB_COUNT1_RX_0 register ***************/#define USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT1_RX_1 register ***************/#define USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//**************** Bit definition for USB_COUNT2_RX_0 register ***************/#define USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT2_RX_1 register ***************/#define USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//**************** Bit definition for USB_COUNT3_RX_0 register ***************/#define USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT3_RX_1 register ***************/#define USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//**************** Bit definition for USB_COUNT4_RX_0 register ***************/#define USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT4_RX_1 register ***************/#define USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//**************** Bit definition for USB_COUNT5_RX_0 register ***************/#define USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT5_RX_1 register ***************/#define USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//*************** Bit definition for USB_COUNT6_RX_0 register ***************/#define USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//**************** Bit definition for USB_COUNT6_RX_1 register ***************/#define USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//*************** Bit definition for USB_COUNT7_RX_0 register ****************/#define USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF) /*!&lt; Reception Byte Count (low) */#define USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!&lt; NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */#define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!&lt; Bit 0 */#define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!&lt; Bit 1 */#define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!&lt; Bit 2 */#define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!&lt; Bit 3 */#define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!&lt; Bit 4 */#define USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!&lt; BLock SIZE (low) *//*************** Bit definition for USB_COUNT7_RX_1 register ****************/#define USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000) /*!&lt; Reception Byte Count (high) */#define USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!&lt; NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */#define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!&lt; Bit 0 */#define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!&lt; Bit 1 */#define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!&lt; Bit 2 */#define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!&lt; Bit 3 */#define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!&lt; Bit 4 */#define USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!&lt; BLock SIZE (high) *//******************************************************************************//* *//* Controller Area Network *//* *//******************************************************************************//*!&lt; CAN control and status registers *//******************* Bit definition for CAN_MCR register ********************/#define CAN_MCR_INRQ ((uint16_t)0x0001) /*!&lt; Initialization Request */#define CAN_MCR_SLEEP ((uint16_t)0x0002) /*!&lt; Sleep Mode Request */#define CAN_MCR_TXFP ((uint16_t)0x0004) /*!&lt; Transmit FIFO Priority */#define CAN_MCR_RFLM ((uint16_t)0x0008) /*!&lt; Receive FIFO Locked Mode */#define CAN_MCR_NART ((uint16_t)0x0010) /*!&lt; No Automatic Retransmission */#define CAN_MCR_AWUM ((uint16_t)0x0020) /*!&lt; Automatic Wakeup Mode */#define CAN_MCR_ABOM ((uint16_t)0x0040) /*!&lt; Automatic Bus-Off Management */#define CAN_MCR_TTCM ((uint16_t)0x0080) /*!&lt; Time Triggered Communication Mode */#define CAN_MCR_RESET ((uint16_t)0x8000) /*!&lt; CAN software master reset *//******************* Bit definition for CAN_MSR register ********************/#define CAN_MSR_INAK ((uint16_t)0x0001) /*!&lt; Initialization Acknowledge */#define CAN_MSR_SLAK ((uint16_t)0x0002) /*!&lt; Sleep Acknowledge */#define CAN_MSR_ERRI ((uint16_t)0x0004) /*!&lt; Error Interrupt */#define CAN_MSR_WKUI ((uint16_t)0x0008) /*!&lt; Wakeup Interrupt */#define CAN_MSR_SLAKI ((uint16_t)0x0010) /*!&lt; Sleep Acknowledge Interrupt */#define CAN_MSR_TXM ((uint16_t)0x0100) /*!&lt; Transmit Mode */#define CAN_MSR_RXM ((uint16_t)0x0200) /*!&lt; Receive Mode */#define CAN_MSR_SAMP ((uint16_t)0x0400) /*!&lt; Last Sample Point */#define CAN_MSR_RX ((uint16_t)0x0800) /*!&lt; CAN Rx Signal *//******************* Bit definition for CAN_TSR register ********************/#define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!&lt; Request Completed Mailbox0 */#define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!&lt; Transmission OK of Mailbox0 */#define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!&lt; Arbitration Lost for Mailbox0 */#define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!&lt; Transmission Error of Mailbox0 */#define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!&lt; Abort Request for Mailbox0 */#define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!&lt; Request Completed Mailbox1 */#define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!&lt; Transmission OK of Mailbox1 */#define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!&lt; Arbitration Lost for Mailbox1 */#define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!&lt; Transmission Error of Mailbox1 */#define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!&lt; Abort Request for Mailbox 1 */#define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!&lt; Request Completed Mailbox2 */#define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!&lt; Transmission OK of Mailbox 2 */#define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!&lt; Arbitration Lost for mailbox 2 */#define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!&lt; Transmission Error of Mailbox 2 */#define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!&lt; Abort Request for Mailbox 2 */#define CAN_TSR_CODE ((uint32_t)0x03000000) /*!&lt; Mailbox Code */#define CAN_TSR_TME ((uint32_t)0x1C000000) /*!&lt; TME[2:0] bits */#define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!&lt; Transmit Mailbox 0 Empty */#define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!&lt; Transmit Mailbox 1 Empty */#define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!&lt; Transmit Mailbox 2 Empty */#define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!&lt; LOW[2:0] bits */#define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!&lt; Lowest Priority Flag for Mailbox 0 */#define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!&lt; Lowest Priority Flag for Mailbox 1 */#define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!&lt; Lowest Priority Flag for Mailbox 2 *//******************* Bit definition for CAN_RF0R register *******************/#define CAN_RF0R_FMP0 ((uint8_t)0x03) /*!&lt; FIFO 0 Message Pending */#define CAN_RF0R_FULL0 ((uint8_t)0x08) /*!&lt; FIFO 0 Full */#define CAN_RF0R_FOVR0 ((uint8_t)0x10) /*!&lt; FIFO 0 Overrun */#define CAN_RF0R_RFOM0 ((uint8_t)0x20) /*!&lt; Release FIFO 0 Output Mailbox *//******************* Bit definition for CAN_RF1R register *******************/#define CAN_RF1R_FMP1 ((uint8_t)0x03) /*!&lt; FIFO 1 Message Pending */#define CAN_RF1R_FULL1 ((uint8_t)0x08) /*!&lt; FIFO 1 Full */#define CAN_RF1R_FOVR1 ((uint8_t)0x10) /*!&lt; FIFO 1 Overrun */#define CAN_RF1R_RFOM1 ((uint8_t)0x20) /*!&lt; Release FIFO 1 Output Mailbox *//******************** Bit definition for CAN_IER register *******************/#define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!&lt; Transmit Mailbox Empty Interrupt Enable */#define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!&lt; FIFO Message Pending Interrupt Enable */#define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!&lt; FIFO Full Interrupt Enable */#define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!&lt; FIFO Overrun Interrupt Enable */#define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!&lt; FIFO Message Pending Interrupt Enable */#define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!&lt; FIFO Full Interrupt Enable */#define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!&lt; FIFO Overrun Interrupt Enable */#define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!&lt; Error Warning Interrupt Enable */#define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!&lt; Error Passive Interrupt Enable */#define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!&lt; Bus-Off Interrupt Enable */#define CAN_IER_LECIE ((uint32_t)0x00000800) /*!&lt; Last Error Code Interrupt Enable */#define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!&lt; Error Interrupt Enable */#define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!&lt; Wakeup Interrupt Enable */#define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!&lt; Sleep Interrupt Enable *//******************** Bit definition for CAN_ESR register *******************/#define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!&lt; Error Warning Flag */#define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!&lt; Error Passive Flag */#define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!&lt; Bus-Off Flag */#define CAN_ESR_LEC ((uint32_t)0x00000070) /*!&lt; LEC[2:0] bits (Last Error Code) */#define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!&lt; Bit 0 */#define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!&lt; Bit 1 */#define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!&lt; Bit 2 */#define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!&lt; Least significant byte of the 9-bit Transmit Error Counter */#define CAN_ESR_REC ((uint32_t)0xFF000000) /*!&lt; Receive Error Counter *//******************* Bit definition for CAN_BTR register ********************/#define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!&lt; Baud Rate Prescaler */#define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!&lt; Time Segment 1 */#define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!&lt; Time Segment 2 */#define CAN_BTR_SJW ((uint32_t)0x03000000) /*!&lt; Resynchronization Jump Width */#define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!&lt; Loop Back Mode (Debug) */#define CAN_BTR_SILM ((uint32_t)0x80000000) /*!&lt; Silent Mode *//*!&lt; Mailbox registers *//****************** Bit definition for CAN_TI0R register ********************/#define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!&lt; Transmit Mailbox Request */#define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!&lt; Remote Transmission Request */#define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!&lt; Identifier Extension */#define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!&lt; Extended Identifier */#define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!&lt; Standard Identifier or Extended Identifier *//****************** Bit definition for CAN_TDT0R register *******************/#define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!&lt; Data Length Code */#define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!&lt; Transmit Global Time */#define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!&lt; Message Time Stamp *//****************** Bit definition for CAN_TDL0R register *******************/#define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!&lt; Data byte 0 */#define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!&lt; Data byte 1 */#define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!&lt; Data byte 2 */#define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!&lt; Data byte 3 *//****************** Bit definition for CAN_TDH0R register *******************/#define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!&lt; Data byte 4 */#define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!&lt; Data byte 5 */#define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!&lt; Data byte 6 */#define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!&lt; Data byte 7 *//******************* Bit definition for CAN_TI1R register *******************/#define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!&lt; Transmit Mailbox Request */#define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!&lt; Remote Transmission Request */#define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!&lt; Identifier Extension */#define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!&lt; Extended Identifier */#define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!&lt; Standard Identifier or Extended Identifier *//******************* Bit definition for CAN_TDT1R register ******************/#define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!&lt; Data Length Code */#define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!&lt; Transmit Global Time */#define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!&lt; Message Time Stamp *//******************* Bit definition for CAN_TDL1R register ******************/#define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!&lt; Data byte 0 */#define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!&lt; Data byte 1 */#define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!&lt; Data byte 2 */#define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!&lt; Data byte 3 *//******************* Bit definition for CAN_TDH1R register ******************/#define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!&lt; Data byte 4 */#define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!&lt; Data byte 5 */#define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!&lt; Data byte 6 */#define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!&lt; Data byte 7 *//******************* Bit definition for CAN_TI2R register *******************/#define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!&lt; Transmit Mailbox Request */#define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!&lt; Remote Transmission Request */#define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!&lt; Identifier Extension */#define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!&lt; Extended identifier */#define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!&lt; Standard Identifier or Extended Identifier *//******************* Bit definition for CAN_TDT2R register ******************/ #define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!&lt; Data Length Code */#define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!&lt; Transmit Global Time */#define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!&lt; Message Time Stamp *//******************* Bit definition for CAN_TDL2R register ******************/#define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!&lt; Data byte 0 */#define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!&lt; Data byte 1 */#define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!&lt; Data byte 2 */#define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!&lt; Data byte 3 *//******************* Bit definition for CAN_TDH2R register ******************/#define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!&lt; Data byte 4 */#define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!&lt; Data byte 5 */#define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!&lt; Data byte 6 */#define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!&lt; Data byte 7 *//******************* Bit definition for CAN_RI0R register *******************/#define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!&lt; Remote Transmission Request */#define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!&lt; Identifier Extension */#define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!&lt; Extended Identifier */#define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!&lt; Standard Identifier or Extended Identifier *//******************* Bit definition for CAN_RDT0R register ******************/#define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!&lt; Data Length Code */#define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!&lt; Filter Match Index */#define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!&lt; Message Time Stamp *//******************* Bit definition for CAN_RDL0R register ******************/#define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!&lt; Data byte 0 */#define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!&lt; Data byte 1 */#define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!&lt; Data byte 2 */#define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!&lt; Data byte 3 *//******************* Bit definition for CAN_RDH0R register ******************/#define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!&lt; Data byte 4 */#define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!&lt; Data byte 5 */#define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!&lt; Data byte 6 */#define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!&lt; Data byte 7 *//******************* Bit definition for CAN_RI1R register *******************/#define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!&lt; Remote Transmission Request */#define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!&lt; Identifier Extension */#define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!&lt; Extended identifier */#define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!&lt; Standard Identifier or Extended Identifier *//******************* Bit definition for CAN_RDT1R register ******************/#define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!&lt; Data Length Code */#define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!&lt; Filter Match Index */#define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!&lt; Message Time Stamp *//******************* Bit definition for CAN_RDL1R register ******************/#define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!&lt; Data byte 0 */#define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!&lt; Data byte 1 */#define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!&lt; Data byte 2 */#define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!&lt; Data byte 3 *//******************* Bit definition for CAN_RDH1R register ******************/#define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!&lt; Data byte 4 */#define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!&lt; Data byte 5 */#define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!&lt; Data byte 6 */#define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!&lt; Data byte 7 *//*!&lt; CAN filter registers *//******************* Bit definition for CAN_FMR register ********************/#define CAN_FMR_FINIT ((uint8_t)0x01) /*!&lt; Filter Init Mode *//******************* Bit definition for CAN_FM1R register *******************/#define CAN_FM1R_FBM ((uint16_t)0x3FFF) /*!&lt; Filter Mode */#define CAN_FM1R_FBM0 ((uint16_t)0x0001) /*!&lt; Filter Init Mode bit 0 */#define CAN_FM1R_FBM1 ((uint16_t)0x0002) /*!&lt; Filter Init Mode bit 1 */#define CAN_FM1R_FBM2 ((uint16_t)0x0004) /*!&lt; Filter Init Mode bit 2 */#define CAN_FM1R_FBM3 ((uint16_t)0x0008) /*!&lt; Filter Init Mode bit 3 */#define CAN_FM1R_FBM4 ((uint16_t)0x0010) /*!&lt; Filter Init Mode bit 4 */#define CAN_FM1R_FBM5 ((uint16_t)0x0020) /*!&lt; Filter Init Mode bit 5 */#define CAN_FM1R_FBM6 ((uint16_t)0x0040) /*!&lt; Filter Init Mode bit 6 */#define CAN_FM1R_FBM7 ((uint16_t)0x0080) /*!&lt; Filter Init Mode bit 7 */#define CAN_FM1R_FBM8 ((uint16_t)0x0100) /*!&lt; Filter Init Mode bit 8 */#define CAN_FM1R_FBM9 ((uint16_t)0x0200) /*!&lt; Filter Init Mode bit 9 */#define CAN_FM1R_FBM10 ((uint16_t)0x0400) /*!&lt; Filter Init Mode bit 10 */#define CAN_FM1R_FBM11 ((uint16_t)0x0800) /*!&lt; Filter Init Mode bit 11 */#define CAN_FM1R_FBM12 ((uint16_t)0x1000) /*!&lt; Filter Init Mode bit 12 */#define CAN_FM1R_FBM13 ((uint16_t)0x2000) /*!&lt; Filter Init Mode bit 13 *//******************* Bit definition for CAN_FS1R register *******************/#define CAN_FS1R_FSC ((uint16_t)0x3FFF) /*!&lt; Filter Scale Configuration */#define CAN_FS1R_FSC0 ((uint16_t)0x0001) /*!&lt; Filter Scale Configuration bit 0 */#define CAN_FS1R_FSC1 ((uint16_t)0x0002) /*!&lt; Filter Scale Configuration bit 1 */#define CAN_FS1R_FSC2 ((uint16_t)0x0004) /*!&lt; Filter Scale Configuration bit 2 */#define CAN_FS1R_FSC3 ((uint16_t)0x0008) /*!&lt; Filter Scale Configuration bit 3 */#define CAN_FS1R_FSC4 ((uint16_t)0x0010) /*!&lt; Filter Scale Configuration bit 4 */#define CAN_FS1R_FSC5 ((uint16_t)0x0020) /*!&lt; Filter Scale Configuration bit 5 */#define CAN_FS1R_FSC6 ((uint16_t)0x0040) /*!&lt; Filter Scale Configuration bit 6 */#define CAN_FS1R_FSC7 ((uint16_t)0x0080) /*!&lt; Filter Scale Configuration bit 7 */#define CAN_FS1R_FSC8 ((uint16_t)0x0100) /*!&lt; Filter Scale Configuration bit 8 */#define CAN_FS1R_FSC9 ((uint16_t)0x0200) /*!&lt; Filter Scale Configuration bit 9 */#define CAN_FS1R_FSC10 ((uint16_t)0x0400) /*!&lt; Filter Scale Configuration bit 10 */#define CAN_FS1R_FSC11 ((uint16_t)0x0800) /*!&lt; Filter Scale Configuration bit 11 */#define CAN_FS1R_FSC12 ((uint16_t)0x1000) /*!&lt; Filter Scale Configuration bit 12 */#define CAN_FS1R_FSC13 ((uint16_t)0x2000) /*!&lt; Filter Scale Configuration bit 13 *//****************** Bit definition for CAN_FFA1R register *******************/#define CAN_FFA1R_FFA ((uint16_t)0x3FFF) /*!&lt; Filter FIFO Assignment */#define CAN_FFA1R_FFA0 ((uint16_t)0x0001) /*!&lt; Filter FIFO Assignment for Filter 0 */#define CAN_FFA1R_FFA1 ((uint16_t)0x0002) /*!&lt; Filter FIFO Assignment for Filter 1 */#define CAN_FFA1R_FFA2 ((uint16_t)0x0004) /*!&lt; Filter FIFO Assignment for Filter 2 */#define CAN_FFA1R_FFA3 ((uint16_t)0x0008) /*!&lt; Filter FIFO Assignment for Filter 3 */#define CAN_FFA1R_FFA4 ((uint16_t)0x0010) /*!&lt; Filter FIFO Assignment for Filter 4 */#define CAN_FFA1R_FFA5 ((uint16_t)0x0020) /*!&lt; Filter FIFO Assignment for Filter 5 */#define CAN_FFA1R_FFA6 ((uint16_t)0x0040) /*!&lt; Filter FIFO Assignment for Filter 6 */#define CAN_FFA1R_FFA7 ((uint16_t)0x0080) /*!&lt; Filter FIFO Assignment for Filter 7 */#define CAN_FFA1R_FFA8 ((uint16_t)0x0100) /*!&lt; Filter FIFO Assignment for Filter 8 */#define CAN_FFA1R_FFA9 ((uint16_t)0x0200) /*!&lt; Filter FIFO Assignment for Filter 9 */#define CAN_FFA1R_FFA10 ((uint16_t)0x0400) /*!&lt; Filter FIFO Assignment for Filter 10 */#define CAN_FFA1R_FFA11 ((uint16_t)0x0800) /*!&lt; Filter FIFO Assignment for Filter 11 */#define CAN_FFA1R_FFA12 ((uint16_t)0x1000) /*!&lt; Filter FIFO Assignment for Filter 12 */#define CAN_FFA1R_FFA13 ((uint16_t)0x2000) /*!&lt; Filter FIFO Assignment for Filter 13 *//******************* Bit definition for CAN_FA1R register *******************/#define CAN_FA1R_FACT ((uint16_t)0x3FFF) /*!&lt; Filter Active */#define CAN_FA1R_FACT0 ((uint16_t)0x0001) /*!&lt; Filter 0 Active */#define CAN_FA1R_FACT1 ((uint16_t)0x0002) /*!&lt; Filter 1 Active */#define CAN_FA1R_FACT2 ((uint16_t)0x0004) /*!&lt; Filter 2 Active */#define CAN_FA1R_FACT3 ((uint16_t)0x0008) /*!&lt; Filter 3 Active */#define CAN_FA1R_FACT4 ((uint16_t)0x0010) /*!&lt; Filter 4 Active */#define CAN_FA1R_FACT5 ((uint16_t)0x0020) /*!&lt; Filter 5 Active */#define CAN_FA1R_FACT6 ((uint16_t)0x0040) /*!&lt; Filter 6 Active */#define CAN_FA1R_FACT7 ((uint16_t)0x0080) /*!&lt; Filter 7 Active */#define CAN_FA1R_FACT8 ((uint16_t)0x0100) /*!&lt; Filter 8 Active */#define CAN_FA1R_FACT9 ((uint16_t)0x0200) /*!&lt; Filter 9 Active */#define CAN_FA1R_FACT10 ((uint16_t)0x0400) /*!&lt; Filter 10 Active */#define CAN_FA1R_FACT11 ((uint16_t)0x0800) /*!&lt; Filter 11 Active */#define CAN_FA1R_FACT12 ((uint16_t)0x1000) /*!&lt; Filter 12 Active */#define CAN_FA1R_FACT13 ((uint16_t)0x2000) /*!&lt; Filter 13 Active *//******************* Bit definition for CAN_F0R1 register *******************/#define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F1R1 register *******************/#define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F2R1 register *******************/#define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F3R1 register *******************/#define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F4R1 register *******************/#define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F5R1 register *******************/#define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F6R1 register *******************/#define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F7R1 register *******************/#define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F8R1 register *******************/#define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F9R1 register *******************/#define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F10R1 register ******************/#define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F11R1 register ******************/#define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F12R1 register ******************/#define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F13R1 register ******************/#define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F0R2 register *******************/#define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F1R2 register *******************/#define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F2R2 register *******************/#define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F3R2 register *******************/#define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F4R2 register *******************/#define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F5R2 register *******************/#define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F6R2 register *******************/#define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F7R2 register *******************/#define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F8R2 register *******************/#define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F9R2 register *******************/#define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F10R2 register ******************/#define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F11R2 register ******************/#define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F12R2 register ******************/#define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************* Bit definition for CAN_F13R2 register ******************/#define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!&lt; Filter bit 0 */#define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!&lt; Filter bit 1 */#define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!&lt; Filter bit 2 */#define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!&lt; Filter bit 3 */#define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!&lt; Filter bit 4 */#define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!&lt; Filter bit 5 */#define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!&lt; Filter bit 6 */#define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!&lt; Filter bit 7 */#define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!&lt; Filter bit 8 */#define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!&lt; Filter bit 9 */#define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!&lt; Filter bit 10 */#define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!&lt; Filter bit 11 */#define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!&lt; Filter bit 12 */#define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!&lt; Filter bit 13 */#define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!&lt; Filter bit 14 */#define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!&lt; Filter bit 15 */#define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!&lt; Filter bit 16 */#define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!&lt; Filter bit 17 */#define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!&lt; Filter bit 18 */#define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!&lt; Filter bit 19 */#define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!&lt; Filter bit 20 */#define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!&lt; Filter bit 21 */#define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!&lt; Filter bit 22 */#define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!&lt; Filter bit 23 */#define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!&lt; Filter bit 24 */#define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!&lt; Filter bit 25 */#define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!&lt; Filter bit 26 */#define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!&lt; Filter bit 27 */#define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!&lt; Filter bit 28 */#define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!&lt; Filter bit 29 */#define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!&lt; Filter bit 30 */#define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!&lt; Filter bit 31 *//******************************************************************************//* *//* Serial Peripheral Interface *//* *//******************************************************************************//******************* Bit definition for SPI_CR1 register ********************/#define SPI_CR1_CPHA ((uint16_t)0x0001) /*!&lt; Clock Phase */#define SPI_CR1_CPOL ((uint16_t)0x0002) /*!&lt; Clock Polarity */#define SPI_CR1_MSTR ((uint16_t)0x0004) /*!&lt; Master Selection */#define SPI_CR1_BR ((uint16_t)0x0038) /*!&lt; BR[2:0] bits (Baud Rate Control) */#define SPI_CR1_BR_0 ((uint16_t)0x0008) /*!&lt; Bit 0 */#define SPI_CR1_BR_1 ((uint16_t)0x0010) /*!&lt; Bit 1 */#define SPI_CR1_BR_2 ((uint16_t)0x0020) /*!&lt; Bit 2 */#define SPI_CR1_SPE ((uint16_t)0x0040) /*!&lt; SPI Enable */#define SPI_CR1_LSBFIRST ((uint16_t)0x0080) /*!&lt; Frame Format */#define SPI_CR1_SSI ((uint16_t)0x0100) /*!&lt; Internal slave select */#define SPI_CR1_SSM ((uint16_t)0x0200) /*!&lt; Software slave management */#define SPI_CR1_RXONLY ((uint16_t)0x0400) /*!&lt; Receive only */#define SPI_CR1_DFF ((uint16_t)0x0800) /*!&lt; Data Frame Format */#define SPI_CR1_CRCNEXT ((uint16_t)0x1000) /*!&lt; Transmit CRC next */#define SPI_CR1_CRCEN ((uint16_t)0x2000) /*!&lt; Hardware CRC calculation enable */#define SPI_CR1_BIDIOE ((uint16_t)0x4000) /*!&lt; Output enable in bidirectional mode */#define SPI_CR1_BIDIMODE ((uint16_t)0x8000) /*!&lt; Bidirectional data mode enable *//******************* Bit definition for SPI_CR2 register ********************/#define SPI_CR2_RXDMAEN ((uint8_t)0x01) /*!&lt; Rx Buffer DMA Enable */#define SPI_CR2_TXDMAEN ((uint8_t)0x02) /*!&lt; Tx Buffer DMA Enable */#define SPI_CR2_SSOE ((uint8_t)0x04) /*!&lt; SS Output Enable */#define SPI_CR2_ERRIE ((uint8_t)0x20) /*!&lt; Error Interrupt Enable */#define SPI_CR2_RXNEIE ((uint8_t)0x40) /*!&lt; RX buffer Not Empty Interrupt Enable */#define SPI_CR2_TXEIE ((uint8_t)0x80) /*!&lt; Tx buffer Empty Interrupt Enable *//******************** Bit definition for SPI_SR register ********************/#define SPI_SR_RXNE ((uint8_t)0x01) /*!&lt; Receive buffer Not Empty */#define SPI_SR_TXE ((uint8_t)0x02) /*!&lt; Transmit buffer Empty */#define SPI_SR_CHSIDE ((uint8_t)0x04) /*!&lt; Channel side */#define SPI_SR_UDR ((uint8_t)0x08) /*!&lt; Underrun flag */#define SPI_SR_CRCERR ((uint8_t)0x10) /*!&lt; CRC Error flag */#define SPI_SR_MODF ((uint8_t)0x20) /*!&lt; Mode fault */#define SPI_SR_OVR ((uint8_t)0x40) /*!&lt; Overrun flag */#define SPI_SR_BSY ((uint8_t)0x80) /*!&lt; Busy flag *//******************** Bit definition for SPI_DR register ********************/#define SPI_DR_DR ((uint16_t)0xFFFF) /*!&lt; Data Register *//******************* Bit definition for SPI_CRCPR register ******************/#define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) /*!&lt; CRC polynomial register *//****************** Bit definition for SPI_RXCRCR register ******************/#define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) /*!&lt; Rx CRC Register *//****************** Bit definition for SPI_TXCRCR register ******************/#define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) /*!&lt; Tx CRC Register *//****************** Bit definition for SPI_I2SCFGR register *****************/#define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) /*!&lt; Channel length (number of bits per audio channel) */#define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) /*!&lt; DATLEN[1:0] bits (Data length to be transferred) */#define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) /*!&lt; Bit 0 */#define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) /*!&lt; Bit 1 */#define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) /*!&lt; steady state clock polarity */#define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) /*!&lt; I2SSTD[1:0] bits (I2S standard selection) */#define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) /*!&lt; Bit 0 */#define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) /*!&lt; Bit 1 */#define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) /*!&lt; PCM frame synchronization */#define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) /*!&lt; I2SCFG[1:0] bits (I2S configuration mode) */#define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) /*!&lt; Bit 0 */#define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) /*!&lt; Bit 1 */#define SPI_I2SCFGR_I2SE ((uint16_t)0x0400) /*!&lt; I2S Enable */#define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) /*!&lt; I2S mode selection *//****************** Bit definition for SPI_I2SPR register *******************/#define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) /*!&lt; I2S Linear prescaler */#define SPI_I2SPR_ODD ((uint16_t)0x0100) /*!&lt; Odd factor for the prescaler */#define SPI_I2SPR_MCKOE ((uint16_t)0x0200) /*!&lt; Master Clock Output Enable *//******************************************************************************//* *//* Inter-integrated Circuit Interface *//* *//******************************************************************************//******************* Bit definition for I2C_CR1 register ********************/#define I2C_CR1_PE ((uint16_t)0x0001) /*!&lt; Peripheral Enable */#define I2C_CR1_SMBUS ((uint16_t)0x0002) /*!&lt; SMBus Mode */#define I2C_CR1_SMBTYPE ((uint16_t)0x0008) /*!&lt; SMBus Type */#define I2C_CR1_ENARP ((uint16_t)0x0010) /*!&lt; ARP Enable */#define I2C_CR1_ENPEC ((uint16_t)0x0020) /*!&lt; PEC Enable */#define I2C_CR1_ENGC ((uint16_t)0x0040) /*!&lt; General Call Enable */#define I2C_CR1_NOSTRETCH ((uint16_t)0x0080) /*!&lt; Clock Stretching Disable (Slave mode) */#define I2C_CR1_START ((uint16_t)0x0100) /*!&lt; Start Generation */#define I2C_CR1_STOP ((uint16_t)0x0200) /*!&lt; Stop Generation */#define I2C_CR1_ACK ((uint16_t)0x0400) /*!&lt; Acknowledge Enable */#define I2C_CR1_POS ((uint16_t)0x0800) /*!&lt; Acknowledge/PEC Position (for data reception) */#define I2C_CR1_PEC ((uint16_t)0x1000) /*!&lt; Packet Error Checking */#define I2C_CR1_ALERT ((uint16_t)0x2000) /*!&lt; SMBus Alert */#define I2C_CR1_SWRST ((uint16_t)0x8000) /*!&lt; Software Reset *//******************* Bit definition for I2C_CR2 register ********************/#define I2C_CR2_FREQ ((uint16_t)0x003F) /*!&lt; FREQ[5:0] bits (Peripheral Clock Frequency) */#define I2C_CR2_FREQ_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define I2C_CR2_FREQ_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define I2C_CR2_FREQ_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define I2C_CR2_FREQ_3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define I2C_CR2_FREQ_4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define I2C_CR2_FREQ_5 ((uint16_t)0x0020) /*!&lt; Bit 5 */#define I2C_CR2_ITERREN ((uint16_t)0x0100) /*!&lt; Error Interrupt Enable */#define I2C_CR2_ITEVTEN ((uint16_t)0x0200) /*!&lt; Event Interrupt Enable */#define I2C_CR2_ITBUFEN ((uint16_t)0x0400) /*!&lt; Buffer Interrupt Enable */#define I2C_CR2_DMAEN ((uint16_t)0x0800) /*!&lt; DMA Requests Enable */#define I2C_CR2_LAST ((uint16_t)0x1000) /*!&lt; DMA Last Transfer *//******************* Bit definition for I2C_OAR1 register *******************/#define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE) /*!&lt; Interface Address */#define I2C_OAR1_ADD8_9 ((uint16_t)0x0300) /*!&lt; Interface Address */#define I2C_OAR1_ADD0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define I2C_OAR1_ADD1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define I2C_OAR1_ADD2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define I2C_OAR1_ADD3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define I2C_OAR1_ADD4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define I2C_OAR1_ADD5 ((uint16_t)0x0020) /*!&lt; Bit 5 */#define I2C_OAR1_ADD6 ((uint16_t)0x0040) /*!&lt; Bit 6 */#define I2C_OAR1_ADD7 ((uint16_t)0x0080) /*!&lt; Bit 7 */#define I2C_OAR1_ADD8 ((uint16_t)0x0100) /*!&lt; Bit 8 */#define I2C_OAR1_ADD9 ((uint16_t)0x0200) /*!&lt; Bit 9 */#define I2C_OAR1_ADDMODE ((uint16_t)0x8000) /*!&lt; Addressing Mode (Slave mode) *//******************* Bit definition for I2C_OAR2 register *******************/#define I2C_OAR2_ENDUAL ((uint8_t)0x01) /*!&lt; Dual addressing mode enable */#define I2C_OAR2_ADD2 ((uint8_t)0xFE) /*!&lt; Interface address *//******************** Bit definition for I2C_DR register ********************/#define I2C_DR_DR ((uint8_t)0xFF) /*!&lt; 8-bit Data Register *//******************* Bit definition for I2C_SR1 register ********************/#define I2C_SR1_SB ((uint16_t)0x0001) /*!&lt; Start Bit (Master mode) */#define I2C_SR1_ADDR ((uint16_t)0x0002) /*!&lt; Address sent (master mode)/matched (slave mode) */#define I2C_SR1_BTF ((uint16_t)0x0004) /*!&lt; Byte Transfer Finished */#define I2C_SR1_ADD10 ((uint16_t)0x0008) /*!&lt; 10-bit header sent (Master mode) */#define I2C_SR1_STOPF ((uint16_t)0x0010) /*!&lt; Stop detection (Slave mode) */#define I2C_SR1_RXNE ((uint16_t)0x0040) /*!&lt; Data Register not Empty (receivers) */#define I2C_SR1_TXE ((uint16_t)0x0080) /*!&lt; Data Register Empty (transmitters) */#define I2C_SR1_BERR ((uint16_t)0x0100) /*!&lt; Bus Error */#define I2C_SR1_ARLO ((uint16_t)0x0200) /*!&lt; Arbitration Lost (master mode) */#define I2C_SR1_AF ((uint16_t)0x0400) /*!&lt; Acknowledge Failure */#define I2C_SR1_OVR ((uint16_t)0x0800) /*!&lt; Overrun/Underrun */#define I2C_SR1_PECERR ((uint16_t)0x1000) /*!&lt; PEC Error in reception */#define I2C_SR1_TIMEOUT ((uint16_t)0x4000) /*!&lt; Timeout or Tlow Error */#define I2C_SR1_SMBALERT ((uint16_t)0x8000) /*!&lt; SMBus Alert *//******************* Bit definition for I2C_SR2 register ********************/#define I2C_SR2_MSL ((uint16_t)0x0001) /*!&lt; Master/Slave */#define I2C_SR2_BUSY ((uint16_t)0x0002) /*!&lt; Bus Busy */#define I2C_SR2_TRA ((uint16_t)0x0004) /*!&lt; Transmitter/Receiver */#define I2C_SR2_GENCALL ((uint16_t)0x0010) /*!&lt; General Call Address (Slave mode) */#define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020) /*!&lt; SMBus Device Default Address (Slave mode) */#define I2C_SR2_SMBHOST ((uint16_t)0x0040) /*!&lt; SMBus Host Header (Slave mode) */#define I2C_SR2_DUALF ((uint16_t)0x0080) /*!&lt; Dual Flag (Slave mode) */#define I2C_SR2_PEC ((uint16_t)0xFF00) /*!&lt; Packet Error Checking Register *//******************* Bit definition for I2C_CCR register ********************/#define I2C_CCR_CCR ((uint16_t)0x0FFF) /*!&lt; Clock Control Register in Fast/Standard mode (Master mode) */#define I2C_CCR_DUTY ((uint16_t)0x4000) /*!&lt; Fast Mode Duty Cycle */#define I2C_CCR_FS ((uint16_t)0x8000) /*!&lt; I2C Master Mode Selection *//****************** Bit definition for I2C_TRISE register *******************/#define I2C_TRISE_TRISE ((uint8_t)0x3F) /*!&lt; Maximum Rise Time in Fast/Standard mode (Master mode) *//******************************************************************************//* *//* Universal Synchronous Asynchronous Receiver Transmitter *//* *//******************************************************************************//******************* Bit definition for USART_SR register *******************/#define USART_SR_PE ((uint16_t)0x0001) /*!&lt; Parity Error */#define USART_SR_FE ((uint16_t)0x0002) /*!&lt; Framing Error */#define USART_SR_NE ((uint16_t)0x0004) /*!&lt; Noise Error Flag */#define USART_SR_ORE ((uint16_t)0x0008) /*!&lt; OverRun Error */#define USART_SR_IDLE ((uint16_t)0x0010) /*!&lt; IDLE line detected */#define USART_SR_RXNE ((uint16_t)0x0020) /*!&lt; Read Data Register Not Empty */#define USART_SR_TC ((uint16_t)0x0040) /*!&lt; Transmission Complete */#define USART_SR_TXE ((uint16_t)0x0080) /*!&lt; Transmit Data Register Empty */#define USART_SR_LBD ((uint16_t)0x0100) /*!&lt; LIN Break Detection Flag */#define USART_SR_CTS ((uint16_t)0x0200) /*!&lt; CTS Flag *//******************* Bit definition for USART_DR register *******************/#define USART_DR_DR ((uint16_t)0x01FF) /*!&lt; Data value *//****************** Bit definition for USART_BRR register *******************/#define USART_BRR_DIV_Fraction ((uint16_t)0x000F) /*!&lt; Fraction of USARTDIV */#define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0) /*!&lt; Mantissa of USARTDIV *//****************** Bit definition for USART_CR1 register *******************/#define USART_CR1_SBK ((uint16_t)0x0001) /*!&lt; Send Break */#define USART_CR1_RWU ((uint16_t)0x0002) /*!&lt; Receiver wakeup */#define USART_CR1_RE ((uint16_t)0x0004) /*!&lt; Receiver Enable */#define USART_CR1_TE ((uint16_t)0x0008) /*!&lt; Transmitter Enable */#define USART_CR1_IDLEIE ((uint16_t)0x0010) /*!&lt; IDLE Interrupt Enable */#define USART_CR1_RXNEIE ((uint16_t)0x0020) /*!&lt; RXNE Interrupt Enable */#define USART_CR1_TCIE ((uint16_t)0x0040) /*!&lt; Transmission Complete Interrupt Enable */#define USART_CR1_TXEIE ((uint16_t)0x0080) /*!&lt; PE Interrupt Enable */#define USART_CR1_PEIE ((uint16_t)0x0100) /*!&lt; PE Interrupt Enable */#define USART_CR1_PS ((uint16_t)0x0200) /*!&lt; Parity Selection */#define USART_CR1_PCE ((uint16_t)0x0400) /*!&lt; Parity Control Enable */#define USART_CR1_WAKE ((uint16_t)0x0800) /*!&lt; Wakeup method */#define USART_CR1_M ((uint16_t)0x1000) /*!&lt; Word length */#define USART_CR1_UE ((uint16_t)0x2000) /*!&lt; USART Enable */#define USART_CR1_OVER8 ((uint16_t)0x8000) /*!&lt; USART Oversmapling 8-bits *//****************** Bit definition for USART_CR2 register *******************/#define USART_CR2_ADD ((uint16_t)0x000F) /*!&lt; Address of the USART node */#define USART_CR2_LBDL ((uint16_t)0x0020) /*!&lt; LIN Break Detection Length */#define USART_CR2_LBDIE ((uint16_t)0x0040) /*!&lt; LIN Break Detection Interrupt Enable */#define USART_CR2_LBCL ((uint16_t)0x0100) /*!&lt; Last Bit Clock pulse */#define USART_CR2_CPHA ((uint16_t)0x0200) /*!&lt; Clock Phase */#define USART_CR2_CPOL ((uint16_t)0x0400) /*!&lt; Clock Polarity */#define USART_CR2_CLKEN ((uint16_t)0x0800) /*!&lt; Clock Enable */#define USART_CR2_STOP ((uint16_t)0x3000) /*!&lt; STOP[1:0] bits (STOP bits) */#define USART_CR2_STOP_0 ((uint16_t)0x1000) /*!&lt; Bit 0 */#define USART_CR2_STOP_1 ((uint16_t)0x2000) /*!&lt; Bit 1 */#define USART_CR2_LINEN ((uint16_t)0x4000) /*!&lt; LIN mode enable *//****************** Bit definition for USART_CR3 register *******************/#define USART_CR3_EIE ((uint16_t)0x0001) /*!&lt; Error Interrupt Enable */#define USART_CR3_IREN ((uint16_t)0x0002) /*!&lt; IrDA mode Enable */#define USART_CR3_IRLP ((uint16_t)0x0004) /*!&lt; IrDA Low-Power */#define USART_CR3_HDSEL ((uint16_t)0x0008) /*!&lt; Half-Duplex Selection */#define USART_CR3_NACK ((uint16_t)0x0010) /*!&lt; Smartcard NACK enable */#define USART_CR3_SCEN ((uint16_t)0x0020) /*!&lt; Smartcard mode enable */#define USART_CR3_DMAR ((uint16_t)0x0040) /*!&lt; DMA Enable Receiver */#define USART_CR3_DMAT ((uint16_t)0x0080) /*!&lt; DMA Enable Transmitter */#define USART_CR3_RTSE ((uint16_t)0x0100) /*!&lt; RTS Enable */#define USART_CR3_CTSE ((uint16_t)0x0200) /*!&lt; CTS Enable */#define USART_CR3_CTSIE ((uint16_t)0x0400) /*!&lt; CTS Interrupt Enable */#define USART_CR3_ONEBIT ((uint16_t)0x0800) /*!&lt; One Bit method *//****************** Bit definition for USART_GTPR register ******************/#define USART_GTPR_PSC ((uint16_t)0x00FF) /*!&lt; PSC[7:0] bits (Prescaler value) */#define USART_GTPR_PSC_0 ((uint16_t)0x0001) /*!&lt; Bit 0 */#define USART_GTPR_PSC_1 ((uint16_t)0x0002) /*!&lt; Bit 1 */#define USART_GTPR_PSC_2 ((uint16_t)0x0004) /*!&lt; Bit 2 */#define USART_GTPR_PSC_3 ((uint16_t)0x0008) /*!&lt; Bit 3 */#define USART_GTPR_PSC_4 ((uint16_t)0x0010) /*!&lt; Bit 4 */#define USART_GTPR_PSC_5 ((uint16_t)0x0020) /*!&lt; Bit 5 */#define USART_GTPR_PSC_6 ((uint16_t)0x0040) /*!&lt; Bit 6 */#define USART_GTPR_PSC_7 ((uint16_t)0x0080) /*!&lt; Bit 7 */#define USART_GTPR_GT ((uint16_t)0xFF00) /*!&lt; Guard time value *//******************************************************************************//* *//* Debug MCU *//* *//******************************************************************************//**************** Bit definition for DBGMCU_IDCODE register *****************/#define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF) /*!&lt; Device Identifier */#define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000) /*!&lt; REV_ID[15:0] bits (Revision Identifier) */#define DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000) /*!&lt; Bit 0 */#define DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000) /*!&lt; Bit 1 */#define DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000) /*!&lt; Bit 2 */#define DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000) /*!&lt; Bit 3 */#define DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000) /*!&lt; Bit 4 */#define DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000) /*!&lt; Bit 5 */#define DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000) /*!&lt; Bit 6 */#define DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000) /*!&lt; Bit 7 */#define DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000) /*!&lt; Bit 8 */#define DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000) /*!&lt; Bit 9 */#define DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000) /*!&lt; Bit 10 */#define DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000) /*!&lt; Bit 11 */#define DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000) /*!&lt; Bit 12 */#define DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000) /*!&lt; Bit 13 */#define DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000) /*!&lt; Bit 14 */#define DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000) /*!&lt; Bit 15 *//****************** Bit definition for DBGMCU_CR register *******************/#define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) /*!&lt; Debug Sleep Mode */#define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) /*!&lt; Debug Stop Mode */#define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) /*!&lt; Debug Standby mode */#define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020) /*!&lt; Trace Pin Assignment Control */#define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0) /*!&lt; TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */#define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040) /*!&lt; Bit 0 */#define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080) /*!&lt; Bit 1 */#define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) /*!&lt; Debug Independent Watchdog stopped when Core is halted */#define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) /*!&lt; Debug Window Watchdog stopped when Core is halted */#define DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400) /*!&lt; TIM1 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) /*!&lt; TIM2 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) /*!&lt; TIM3 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM4_STOP ((uint32_t)0x00002000) /*!&lt; TIM4 counter stopped when core is halted */#define DBGMCU_CR_DBG_CAN1_STOP ((uint32_t)0x00004000) /*!&lt; Debug CAN1 stopped when Core is halted */#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) /*!&lt; SMBUS timeout mode stopped when Core is halted */#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000) /*!&lt; SMBUS timeout mode stopped when Core is halted */#define DBGMCU_CR_DBG_TIM8_STOP ((uint32_t)0x00020000) /*!&lt; TIM8 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM5_STOP ((uint32_t)0x00040000) /*!&lt; TIM5 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM6_STOP ((uint32_t)0x00080000) /*!&lt; TIM6 counter stopped when core is halted */#define DBGMCU_CR_DBG_TIM7_STOP ((uint32_t)0x00100000) /*!&lt; TIM7 counter stopped when core is halted */#define DBGMCU_CR_DBG_CAN2_STOP ((uint32_t)0x00200000) /*!&lt; Debug CAN2 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM15_STOP ((uint32_t)0x00400000) /*!&lt; Debug TIM15 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM16_STOP ((uint32_t)0x00800000) /*!&lt; Debug TIM16 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM17_STOP ((uint32_t)0x01000000) /*!&lt; Debug TIM17 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM12_STOP ((uint32_t)0x02000000) /*!&lt; Debug TIM12 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM13_STOP ((uint32_t)0x04000000) /*!&lt; Debug TIM13 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM14_STOP ((uint32_t)0x08000000) /*!&lt; Debug TIM14 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM9_STOP ((uint32_t)0x10000000) /*!&lt; Debug TIM9 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM10_STOP ((uint32_t)0x20000000) /*!&lt; Debug TIM10 stopped when Core is halted */#define DBGMCU_CR_DBG_TIM11_STOP ((uint32_t)0x40000000) /*!&lt; Debug TIM11 stopped when Core is halted *//******************************************************************************//* *//* FLASH and Option Bytes Registers *//* *//******************************************************************************//******************* Bit definition for FLASH_ACR register ******************/#define FLASH_ACR_LATENCY ((uint8_t)0x03) /*!&lt; LATENCY[2:0] bits (Latency) */#define FLASH_ACR_LATENCY_0 ((uint8_t)0x00) /*!&lt; Bit 0 */#define FLASH_ACR_LATENCY_1 ((uint8_t)0x01) /*!&lt; Bit 0 */#define FLASH_ACR_LATENCY_2 ((uint8_t)0x02) /*!&lt; Bit 1 */#define FLASH_ACR_HLFCYA ((uint8_t)0x08) /*!&lt; Flash Half Cycle Access Enable */#define FLASH_ACR_PRFTBE ((uint8_t)0x10) /*!&lt; Prefetch Buffer Enable */#define FLASH_ACR_PRFTBS ((uint8_t)0x20) /*!&lt; Prefetch Buffer Status *//****************** Bit definition for FLASH_KEYR register ******************/#define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!&lt; FPEC Key *//***************** Bit definition for FLASH_OPTKEYR register ****************/#define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!&lt; Option Byte Key *//****************** Bit definition for FLASH_SR register *******************/#define FLASH_SR_BSY ((uint8_t)0x01) /*!&lt; Busy */#define FLASH_SR_PGERR ((uint8_t)0x04) /*!&lt; Programming Error */#define FLASH_SR_WRPRTERR ((uint8_t)0x10) /*!&lt; Write Protection Error */#define FLASH_SR_EOP ((uint8_t)0x20) /*!&lt; End of operation *//******************* Bit definition for FLASH_CR register *******************/#define FLASH_CR_PG ((uint16_t)0x0001) /*!&lt; Programming */#define FLASH_CR_PER ((uint16_t)0x0002) /*!&lt; Page Erase */#define FLASH_CR_MER ((uint16_t)0x0004) /*!&lt; Mass Erase */#define FLASH_CR_OPTPG ((uint16_t)0x0010) /*!&lt; Option Byte Programming */#define FLASH_CR_OPTER ((uint16_t)0x0020) /*!&lt; Option Byte Erase */#define FLASH_CR_STRT ((uint16_t)0x0040) /*!&lt; Start */#define FLASH_CR_LOCK ((uint16_t)0x0080) /*!&lt; Lock */#define FLASH_CR_OPTWRE ((uint16_t)0x0200) /*!&lt; Option Bytes Write Enable */#define FLASH_CR_ERRIE ((uint16_t)0x0400) /*!&lt; Error Interrupt Enable */#define FLASH_CR_EOPIE ((uint16_t)0x1000) /*!&lt; End of operation interrupt enable *//******************* Bit definition for FLASH_AR register *******************/#define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!&lt; Flash Address *//****************** Bit definition for FLASH_OBR register *******************/#define FLASH_OBR_OPTERR ((uint16_t)0x0001) /*!&lt; Option Byte Error */#define FLASH_OBR_RDPRT ((uint16_t)0x0002) /*!&lt; Read protection */#define FLASH_OBR_USER ((uint16_t)0x03FC) /*!&lt; User Option Bytes */#define FLASH_OBR_WDG_SW ((uint16_t)0x0004) /*!&lt; WDG_SW */#define FLASH_OBR_nRST_STOP ((uint16_t)0x0008) /*!&lt; nRST_STOP */#define FLASH_OBR_nRST_STDBY ((uint16_t)0x0010) /*!&lt; nRST_STDBY */#define FLASH_OBR_BFB2 ((uint16_t)0x0020) /*!&lt; BFB2 *//****************** Bit definition for FLASH_WRPR register ******************/#define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!&lt; Write Protect *//*----------------------------------------------------------------------------*//****************** Bit definition for FLASH_RDP register *******************/#define FLASH_RDP_RDP ((uint32_t)0x000000FF) /*!&lt; Read protection option byte */#define FLASH_RDP_nRDP ((uint32_t)0x0000FF00) /*!&lt; Read protection complemented option byte *//****************** Bit definition for FLASH_USER register ******************/#define FLASH_USER_USER ((uint32_t)0x00FF0000) /*!&lt; User option byte */#define FLASH_USER_nUSER ((uint32_t)0xFF000000) /*!&lt; User complemented option byte *//****************** Bit definition for FLASH_Data0 register *****************/#define FLASH_Data0_Data0 ((uint32_t)0x000000FF) /*!&lt; User data storage option byte */#define FLASH_Data0_nData0 ((uint32_t)0x0000FF00) /*!&lt; User data storage complemented option byte *//****************** Bit definition for FLASH_Data1 register *****************/#define FLASH_Data1_Data1 ((uint32_t)0x00FF0000) /*!&lt; User data storage option byte */#define FLASH_Data1_nData1 ((uint32_t)0xFF000000) /*!&lt; User data storage complemented option byte *//****************** Bit definition for FLASH_WRP0 register ******************/#define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) /*!&lt; Flash memory write protection option bytes */#define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!&lt; Flash memory write protection complemented option bytes *//****************** Bit definition for FLASH_WRP1 register ******************/#define FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!&lt; Flash memory write protection option bytes */#define FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!&lt; Flash memory write protection complemented option bytes *//****************** Bit definition for FLASH_WRP2 register ******************/#define FLASH_WRP2_WRP2 ((uint32_t)0x000000FF) /*!&lt; Flash memory write protection option bytes */#define FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!&lt; Flash memory write protection complemented option bytes *//****************** Bit definition for FLASH_WRP3 register ******************/#define FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!&lt; Flash memory write protection option bytes */#define FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!&lt; Flash memory write protection complemented option bytes */#ifdef STM32F10X_CL/******************************************************************************//* Ethernet MAC Registers bits definitions *//******************************************************************************//* Bit definition for Ethernet MAC Control Register register */#define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */#define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */#define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */ #define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */ #define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */ #define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */ #define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */ #define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */ #define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */ #define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */ #define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */ #define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */#define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */#define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */#define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */#define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */#define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */#define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */#define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */#define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */ #define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */ #define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */ #define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */ #define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */ #define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */#define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */#define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable *//* Bit definition for Ethernet MAC Frame Filter Register */#define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */ #define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */ #define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */ #define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */ #define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */ #define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */ #define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */ #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */ #define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */ #define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */ #define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */ #define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */ #define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */#define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode *//* Bit definition for Ethernet MAC Hash Table High Register */#define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high *//* Bit definition for Ethernet MAC Hash Table Low Register */#define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low *//* Bit definition for Ethernet MAC MII Address Register */#define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */ #define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */ #define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */ #define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-72 MHz; MDC clock= HCLK/42 */ #define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */ #define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */#define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */ #define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */ /* Bit definition for Ethernet MAC MII Data Register */#define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY *//* Bit definition for Ethernet MAC Flow Control Register */#define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */#define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */#define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */ #define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */ #define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */ #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */ #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */ #define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */#define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */#define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate *//* Bit definition for Ethernet MAC VLAN Tag Register */#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) *//* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */ #define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data *//* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers. Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. *//* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - RSVD - Filter1 Command - RSVD - Filter0 Command Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16 Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 *//* Bit definition for Ethernet MAC PMT Control and Status Register */ #define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */#define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */#define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */#define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */#define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */#define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */#define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down *//* Bit definition for Ethernet MAC Status Register */#define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */#define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */#define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */#define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */#define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status *//* Bit definition for Ethernet MAC Interrupt Mask Register */#define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */#define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask *//* Bit definition for Ethernet MAC Address0 High Register */#define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high *//* Bit definition for Ethernet MAC Address0 Low Register */#define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low *//* Bit definition for Ethernet MAC Address1 High Register */#define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */#define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */#define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */ #define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */ #define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high *//* Bit definition for Ethernet MAC Address1 Low Register */#define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low *//* Bit definition for Ethernet MAC Address2 High Register */#define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */#define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */#define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */ #define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */#define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high *//* Bit definition for Ethernet MAC Address2 Low Register */#define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low *//* Bit definition for Ethernet MAC Address3 High Register */#define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */#define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */#define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */ #define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */ #define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */ #define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */ #define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */ #define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */ #define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */#define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high *//* Bit definition for Ethernet MAC Address3 Low Register */#define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low *//******************************************************************************//* Ethernet MMC Registers bits definition *//******************************************************************************//* Bit definition for Ethernet MMC Contol Register */#define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */#define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */#define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */#define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset *//* Bit definition for Ethernet MMC Receive Interrupt Register */#define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */#define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */#define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value *//* Bit definition for Ethernet MMC Transmit Interrupt Register */#define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */#define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */#define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value *//* Bit definition for Ethernet MMC Receive Interrupt Mask Register */#define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */#define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */#define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value *//* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */#define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */#define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */#define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value *//* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */#define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. *//* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */#define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. *//* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */#define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. *//* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */#define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. *//* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */#define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error *//* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */#define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. *//******************************************************************************//* Ethernet PTP Registers bits definition *//******************************************************************************//* Bit definition for Ethernet PTP Time Stamp Contol Register */#define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */#define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */#define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */#define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */#define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */#define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable *//* Bit definition for Ethernet PTP Sub-Second Increment Register */#define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value *//* Bit definition for Ethernet PTP Time Stamp High Register */#define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second *//* Bit definition for Ethernet PTP Time Stamp Low Register */#define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */#define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds *//* Bit definition for Ethernet PTP Time Stamp High Update Register */#define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds *//* Bit definition for Ethernet PTP Time Stamp Low Update Register */#define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */#define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds *//* Bit definition for Ethernet PTP Time Stamp Addend Register */#define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend *//* Bit definition for Ethernet PTP Target Time High Register */#define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high *//* Bit definition for Ethernet PTP Target Time Low Register */#define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low *//******************************************************************************//* Ethernet DMA Registers bits definition *//******************************************************************************//* Bit definition for Ethernet DMA Bus Mode Register */#define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */#define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */#define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */#define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */ #define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */ #define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */ #define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */ #define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */ #define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */ #define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */ #define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */ #define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */ #define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */ #define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */ #define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */ #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */ #define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */#define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */ #define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */ #define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */ #define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */ #define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */ #define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */ #define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ #define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ #define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ #define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */ #define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ #define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ #define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ #define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */ #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */#define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */#define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */#define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset *//* Bit definition for Ethernet DMA Transmit Poll Demand Register */#define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand *//* Bit definition for Ethernet DMA Receive Poll Demand Register */#define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand *//* Bit definition for Ethernet DMA Receive Descriptor List Address Register */#define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list *//* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */#define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list *//* Bit definition for Ethernet DMA Status Register */#define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */#define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */#define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */#define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */ /* combination with EBS[2:0] for GetFlagStatus function */ #define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */ #define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */ #define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */#define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */ #define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */ #define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */ #define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */ #define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */ #define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */ #define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */#define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */ #define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */ #define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */ #define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */ #define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */ #define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */ #define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */#define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */#define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */#define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */#define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */#define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */#define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */#define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */#define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */#define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */#define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */#define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */#define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */#define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */#define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */#define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status *//* Bit definition for Ethernet DMA Operation Mode Register */#define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */#define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */#define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */#define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */#define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */#define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */ #define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */ #define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */ #define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */ #define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */ #define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */ #define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */ #define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */ #define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */#define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */#define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */#define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */#define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */ #define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */ #define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */ #define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */ #define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */#define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */#define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive *//* Bit definition for Ethernet DMA Interrupt Enable Register */#define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */#define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */#define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */#define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */#define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */#define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */#define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */#define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */#define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */#define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */#define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */#define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */#define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */#define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */#define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable *//* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */#define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */#define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */#define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */#define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller *//* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */#define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer *//* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */#define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer *//* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */#define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer *//* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */#define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */#endif /* STM32F10X_CL *//** * @&#125; */ /** * @&#125; */ #ifdef USE_STDPERIPH_DRIVER #include \"stm32f10x_conf.h\"#endif/** @addtogroup Exported_macro * @&#123; */#define SET_BIT(REG, BIT) ((REG) |= (BIT))#define CLEAR_BIT(REG, BIT) ((REG) &amp;= ~(BIT))#define READ_BIT(REG, BIT) ((REG) &amp; (BIT))#define CLEAR_REG(REG) ((REG) = (0x0))#define WRITE_REG(REG, VAL) ((REG) = (VAL))#define READ_REG(REG) ((REG))#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))/** * @&#125; */#ifdef __cplusplus&#125;#endif#endif /* __STM32F10x_H *//** * @&#125; */ /** * @&#125; *//******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/","raw":null,"content":null,"categories":[{"name":"嵌入式","slug":"嵌入式","permalink":"https://ygcaicn.github.io/categories/嵌入式/"}],"tags":[{"name":"stm32","slug":"stm32","permalink":"https://ygcaicn.github.io/tags/stm32/"}]},{"title":"mathjax","slug":"mathjax","date":"2017-05-05T01:57:40.000Z","updated":"2017-05-05T01:58:45.656Z","comments":true,"path":"Linux/mathjax.html","link":"","permalink":"https://ygcaicn.github.io/Linux/mathjax.html","excerpt":"$$\\sum_{i=0}^n i^2 = \\frac{(n^2+n)(2n+1)}{6}$$","text":"$$\\sum_{i=0}^n i^2 = \\frac{(n^2+n)(2n+1)}{6}$$","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[]},{"title":"【Machine Learning】机器学习：简明入门指南","slug":"Mechine-Learning","date":"2017-05-04T21:32:55.000Z","updated":"2017-05-04T05:52:22.505Z","comments":true,"path":"Machine-Learning/Mechine-Learning.html","link":"","permalink":"https://ygcaicn.github.io/Machine-Learning/Mechine-Learning.html","excerpt":"\n本文是一篇转载自伯乐在线的译文，英文原文是这里：Machine Learning is Fun! — by Adam Geitgey\n\n在听到人们谈论机器学习的时候，你是不是对它的涵义只有几个模糊的认识呢？你是不是已经厌倦了在和同事交谈时只能一直点头？让我们改变一下吧！\n本指南的读者对象是所有对机器学习有求知欲但却不知道如何开头的朋友。我猜很多人已经读过了“机器学习” ——维基百科词条，倍感挫折，以为没人能给出一个高层次的解释。本文就是你们想要的东西。\n本文目标在于平易近人，这意味着文中有大量的概括。但是谁在乎这些呢？只要能让读者对于ML更感兴趣，任务也就完成了。","text":"本文是一篇转载自伯乐在线的译文，英文原文是这里：Machine Learning is Fun! — by Adam Geitgey 在听到人们谈论机器学习的时候，你是不是对它的涵义只有几个模糊的认识呢？你是不是已经厌倦了在和同事交谈时只能一直点头？让我们改变一下吧！ 本指南的读者对象是所有对机器学习有求知欲但却不知道如何开头的朋友。我猜很多人已经读过了“机器学习” ——维基百科词条，倍感挫折，以为没人能给出一个高层次的解释。本文就是你们想要的东西。 本文目标在于平易近人，这意味着文中有大量的概括。但是谁在乎这些呢？只要能让读者对于ML更感兴趣，任务也就完成了。 何为机器学习？机器学习这个概念认为，对于待解问题，你无需编写任何专门的程序代码，遗传算法（generic algorithms）能够在数据集上为你得出有趣的答案。对于遗传算法，不用编码，而是将数据输入，它将在数据之上建立起它自己的逻辑。 举个例子，有一类算法称为分类算法，它可以将数据划分为不同的组别。一个用来识别手写数字的分类算法，不用修改一行代码，就可以用来将电子邮件分为垃圾邮件和普通邮件。算法没变，但是输入的训练数据变了，因此它得出了不同的分类逻辑。 机器学习算法是个黑盒，可以重用来解决很多不同的分类问题。 “机器学习”是一个涵盖性术语，覆盖了大量类似的遗传算法。 两类机器学习算法你可以认为机器学习算法分为两大类：监督式学习（Supervised Learning）和非监督式学习（Unsupervised Learning）。两者区别很简单，但却非常重要。 监督式学习假设你是一名房产经纪，生意越做越大，因此你雇了一批实习生来帮你。但是问题来了——你可以看一眼房子就知道它到底值多少钱，实习生没有经验，不知道如何估价。 为了帮助你的实习生（也许是为了解放你自己去度个假），你决定写个小软件，可以根据房屋大小、地段以及类似房屋的成交价等因素来评估你所在地区房屋的价值。 你把3个月来城里每笔房屋交易都写了下来，每一单你都记录了一长串的细节——卧室数量、房屋大小、地段等等。但最重要的是，你写下了最终的成交价： 这是我们的“训练数据”: 我们要利用这些训练数据来编写一个程序来估算该地区其他房屋的价值： 这就称为监督式学习。你已经知道每一栋房屋的售价，换句话说，你知道问题的答案，并可以反向找出解题的逻辑。 为了编写软件，你将包含每一套房产的训练数据输入你的机器学习算法。算法尝试找出应该使用何种运算来得出价格数字。 这就像是算术练习题，算式中的运算符号都被擦去了：天哪！一个阴险的学生将老师答案上的算术符号全擦去了。 看了这些题，你能明白这些测验里面是什么样的数学问题吗？你知道，你应该对算式左边的数字“做些什么”以得出算式右边的答案。 在监督式学习中，你是让计算机为你算出数字间的关系。而一旦你知道了解决这类特定问题所需要的数学方法后，你就可以解答同类的其它问题了。 非监督式学习让我们回到开头那个房地产经纪的例子。要是你不知道每栋房子的售价怎么办？即使你所知道的只是房屋的大小、位置等信息，你也可以搞出很酷的花样。这就是所谓的非监督式学习。 即使你不是想去预测未知的数据（如价格），你也可以运用机器学习完成一些有意思的事。 这就有点像有人给你一张纸，上面列出了很多数字，然后对你说:“我不知道这些数字有什么意义，也许你能从中找出规律或是能将它们分类，或是其它什么-祝你好运！” 你该怎么处理这些数据呢？首先，你可以用个算法自动地从数据中划分出不同的细分市场。也许你会发现大学附近的买房者喜欢户型小但卧室多的房子，而郊区的买房者偏好三卧室的大户型。这些信息可以直接帮助你的营销。 你还可以作件很酷的事，自动找出房价的离群数据，即与其它数据迥异的值。这些鹤立鸡群的房产也许是高楼大厦，而你可以将最优秀的推销员集中在这些地区，因为他们的佣金更高。 本文余下部分我们主要讨论监督式学习，但这并不是因为非监督式学习用处不大或是索然无味。实际上，随着算法改良，不用将数据和正确答案联系在一起，因此非监督式学习正变得越来越重要。 老学究请看:还有很多其它种类的机器学习算法。但初学时这样理解不错了。 太酷了，但是评估房价真能被看作“学习”吗？作为人类的一员，你的大脑可以应付绝大多数情况，并且没有任何明确指令也能够学习如何处理这些情况。如果你做房产经纪时间很长，你对于房产的合适定价、它的最佳营销方式以及哪些客户会感兴趣等等都会有一种本能般的“感觉”。强人工智能（Strong AI）研究的目标就是要能够用计算机复制这种能力。 但是目前的机器学习算法还没有那么好——它们只能专注于非常特定的、有限的问题。也许在这种情况下，“学习”更贴切的定义是“在少量范例数据的基础上找出一个等式来解决特定的问题”。 不幸的是，“机器在少量范例数据的基础上找出一个等式来解决特定的问题”这个名字太烂了。所以最后我们用“机器学习”取而代之。 当然，要是你是在50年之后来读这篇文章，那时我们已经得出了强人工智能算法，而本文看起来就像个老古董。未来的人类，你还是别读了，叫你的机器仆人给你做份三明治吧。 让我们写代码吧!前面例子中评估房价的程序，你打算怎么写呢？往下看之前，先思考一下吧。 如果你对机器学习一无所知，很有可能你会尝试写出一些基本规则来评估房价，如下： 123456789101112131415161718192021222324252627def estimate_house_sales_price(num_of_bedrooms, sqft, neighborhood): price = 0 # In my area, the average house costs $200 per sqft price_per_sqft = 200 if neighborhood == \"hipsterton\": # but some areas cost a bit more price_per_sqft = 400 elif neighborhood == \"skid row\": # and some areas cost less price_per_sqft = 100 # start with a base price estimate based on how big the place is price = price_per_sqft * sqft # now adjust our estimate based on the number of bedrooms if num_of_bedrooms == 0: # Studio apartments are cheap price = price — 20000 else: # places with more bedrooms are usually # more valuable price = price + (num_of_bedrooms * 1000) return price 假如你像这样瞎忙几个小时，也许会取得一点成效，但是你的程序永不会完美，而且当价格变化时很难维护。 如果能让计算机找出实现上述函数功能的办法，这样岂不更好？只要返回的房价数字正确，谁会在乎函数具体干了些什么呢？ 1234def estimate_house_sales_price(num_of_bedrooms, sqft, neighborhood): price = &lt;computer, plz do some math for me&gt; return price 考虑这个问题的一种角度是将房价看做一碗美味的汤，而汤中成分就是卧室数、面积和地段。如果你能算出每种成分对最终的价格有多大影响，也许就能得到各种成分混合起来形成最终价格的具体比例。 这样可以将你最初的程序（全是疯狂的if else语句）简化成类似如下的样子： 12345678910111213141516def estimate_house_sales_price(num_of_bedrooms, sqft, neighborhood): price = 0 # a little pinch of this price += num_of_bedrooms * .841231951398213 # and a big pinch of that price += sqft * 1231.1231231 # maybe a handful of this price += neighborhood * 2.3242341421 # and finally, just a little extra salt for good measure price += 201.23432095 return price 请注意那些用粗体标注的神奇数字——.841231951398213, 1231.1231231,2.3242341421, 和201.23432095。它们称为权重。如果我们能找出对每栋房子都适用的完美权重，我们的函数就能预测所有的房价！ 找出最佳权重的一种笨办法如下所示： 步骤1：首先，将每个权重都设为1.0： 12345678910111213141516def estimate_house_sales_price(num_of_bedrooms, sqft, neighborhood): price = 0 # a little pinch of this price += num_of_bedrooms * 1.0 # and a big pinch of that price += sqft * 1.0 # maybe a handful of this price += neighborhood * 1.0 # and finally, just a little extra salt for good measure price += 1.0 return price 步骤2：将每栋房产带入你的函数运算，检验估算值与正确价格的偏离程度： 运用你的程序预测房屋价格。 例如：上表中第一套房产实际成交价为25万美元，你的函数估价为17.8万，这一套房产你就差了7.2万。 再将你的数据集中的每套房产估价偏离值平方后求和。假设数据集中有500套房产交易，估价偏离值平方求和总计为86,123,373美元。这就反映了你的函数现在的“正确”程度。 现在，将总计值除以500，得到每套房产的估价偏离平均值。将这个平均误差值称为你函数的代价。 如果你能调整权重使得这个代价变为0，你的函数就完美了。它意味着，根据输入的数据，你的程序对每一笔房产交易的估价都是分毫不差。而这就是我们的目标——尝试不同的权重值以使代价尽可能的低。 步骤3：不断重复步骤2，尝试所有可能的权重值组合。哪一个组合使得代价最接近于0，它就是你要使用的，你只要找到了这样的组合，问题就得到了解决! 思想扰动时间这太简单了，对吧？想一想刚才你做了些什么。你取得了一些数据，将它们输入至三个通用的简单步骤中，最后你得到了一个可以对你所在区域的房屋进行估价的函数。房价网，要当心咯！但是下面的事实可能会扰乱你的思想： 1.过去40年来，很多领域（如语言学/翻译学）的研究表明，这种通用的“搅动数据汤”（我编造的词）式的学习算法已经胜过了需要利用真人明确规则的方法。机器学习的“笨”办法最终打败了人类专家。 2.你最后写出的函数真是笨，它甚至不知道什么是“面积”和“卧室数”。它知道的只是搅动，改变数字来得到正确的答案。 3.很可能你都不知道为何一组特殊的权重值能起效。所以你只是写出了一个你实际上并不理解却能证明的函数。 4.试想一下，你的程序里没有类似“面积”和“卧室数”这样的参数，而是接受了一组数字。假设每个数字代表了你车顶安装的摄像头捕捉的画面中的一个像素，再将预测的输出不称为“价格”而是叫做“方向盘转动度数”，这样你就得到了一个程序可以自动操纵你的汽车了！ 太疯狂了，对吧？ 步骤3中的“尝试每个数字”怎么回事？好吧，当然你不可能尝试所有可能的权重值来找到效果最好的组合。那可真要花很长时间，因为要尝试的数字可能无穷无尽。 为避免这种情况，数学家们找到了很多聪明的办法（比如Gradient descent算法）来快速找到优秀的权重值，而不需要尝试过多。下面是其中一种： 首先，写出一个简单的等式表示前述步骤2，这是你的代价函数： 接着，让我们将这同一个等式用机器学习的数学术语（现在你可以忽略它们）进行重写： θ表示当前的权重值。 J(θ) 意为“当前权重值对应的代价”。 这个等式表示我们的估价程序在当前权重值下偏离程度的大小。如果将所有赋给卧室数和面积的可能权重值以图形形式显示，我们会得到类似下图的图表： 代价函数的图形像一支碗。纵轴表示代价。 图中蓝色的最低点就是代价最低的地方——即我们的程序偏离最小。最高点意味着偏离最大。所以，如果我们能找到一组权重值带领我们到达图中的最低点，我们就找到了答案！ 因此，我们只需要调整权重值使我们在图上能向着最低点“走下坡路”。如果对于权重的细小调节能一直使我们保持向最低点移动，那么最终我们不用尝试太多权重值就能到达那里。 如果你还记得一点微积分的话，你也许记得如果你对一个函数求导，结果会告诉你函数在任一点的斜率。换句话说，对于图上给定一点，它告诉我们那条路是下坡路。我们可以利用这一点朝底部进发。 所以，如果我们对代价函数关于每一个权重求偏导，那么我们就可以从每一个权重中减去该值。这样可以让我们更加接近山底。一直这样做，最终我们将到达底部，得到权重的最优值。（读不懂？不用担心，接着往下读）。 这种找出最佳权重的办法被称为批量梯度下降，上面是对它的高度概括。如果想搞懂细节，不要害怕，继续深入下去吧。 当你使用机器学习算法库来解决实际问题，所有这些都已经为你准备好了。但明白一些具体细节总是有用的。 还有什么你随便就略过了？上面我描述的三步算法被称为多元线性回归。你估算等式是在求一条能够拟合所有房价数据点的直线。然后，你再根据房价在你的直线上可能出现的位置用这个等式来估算从未见过的房屋的价格。这个想法威力强大，可以用它来解决“实际”问题。 但是，我为你展示的这种方法可能在简单的情况下有效，它不会在所有情况下都有用。原因之一是因为房价不会一直那么简单地跟随一条连续直线。 但是，幸运的是，有很多办法来处理这种情况。对于非线性数据，很多其他类型的机器学习算法可以处理（如神经网络或有核向量机）。还有很多方法运用线性回归更灵活，想到了用更复杂的线条来拟合。在所有的情况中，寻找最优权重值这一基本思路依然适用。 还有，我忽略了过拟合的概念。很容易碰上这样一组权重值，它们对于你原始数据集中的房价都能完美预测，但对于原始数据集之外的任何新房屋都预测不准。这种情况的解决之道也有不少（如正则化以及使用交叉验证数据集）。学会如何处理这一问题对于顺利应用机器学习至关重要。 换言之，基本概念非常简单，要想运用机器学习得到有用的结果还需要一些技巧和经验。但是，这是每个开发者都能学会的技巧。 机器学习法力无边吗？一旦你开始明白机器学习技术很容易应用于解决貌似很困难的问题（如手写识别），你心中会有一种感觉，只要有足够的数据，你就能够用机器学习解决任何问题。只需要将数据输入进去，就能看到计算机变戏法一样找出拟合数据的等式。 但是很重要的一点你要记住，机器学习只能对用你占有的数据实际可解的问题才适用。 例如，如果你建立了一个模型来根据每套房屋内盆栽数量来预测房价，它就永远不会成功。房屋内盆栽数量和房价之间没有任何的关系。所以，无论它怎么去尝试，计算机也推导不出两者之间的关系。 你只能对实际存在的关系建模。 怎样深入学习机器学习我认为，当前机器学习的最大问题是它主要活跃于学术界和商业研究组织中。对于圈外想要有个大体了解而不是想成为专家的人们，简单易懂的学习资料不多。但是这一情况每一天都在改善。 吴恩达教授（Andrew Ng）在Coursera上的机器学习免费课程非常不错。我强烈建议由此入门。任何拥有计算机科学学位、还能记住一点点数学的人应该都能理解。 另外，你还可以下载安装SciKit-Learn，用它来试验成千上万的机器学习算法。它是一个python框架，对于所有的标准算法都有“黑盒”版本。","raw":null,"content":null,"categories":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"https://ygcaicn.github.io/categories/Machine-Learning/"}],"tags":[{"name":"Machine Learning","slug":"Machine-Learning","permalink":"https://ygcaicn.github.io/tags/Machine-Learning/"}]},{"title":"python基础","slug":"python基础","date":"2017-05-04T19:25:36.000Z","updated":"2017-05-04T07:48:54.287Z","comments":true,"path":"Python/python基础.html","link":"","permalink":"https://ygcaicn.github.io/Python/python基础.html","excerpt":"Strings\nA string is a sequence of values that represent Unicode code points. All the code points in the range U+0000 - U+10FFFF can be represented in a string. Python doesn’t have a char type; instead, every code point in the string is represented as a string object with length 1. The built-in function ord() converts a code point from its string form to an integer in the range 0 - 10FFFF; chr() converts an integer in the range 0 - 10FFFF to the corresponding length 1 string object. str.encode() can be used to convert a str to bytes using the given text encoding, and bytes.decode() can be used to achieve the opposite.\n","text":"Strings A string is a sequence of values that represent Unicode code points. All the code points in the range U+0000 - U+10FFFF can be represented in a string. Python doesn’t have a char type; instead, every code point in the string is represented as a string object with length 1. The built-in function ord() converts a code point from its string form to an integer in the range 0 - 10FFFF; chr() converts an integer in the range 0 - 10FFFF to the corresponding length 1 string object. str.encode() can be used to convert a str to bytes using the given text encoding, and bytes.decode() can be used to achieve the opposite. 12345#str-&gt;bytes str.encode(encoding='UTF-8')#bytes-&gt;str bytes.decode(encoding='UTF-8') document https://docs.python.org/ 123456urllib urllib.error Exception classes raised by urllib.request. urllib.parse Parse URLs into or assemble them from components. urllib.request Extensible library for opening URLs. urllib.response Response classes used by urllib. urllib.robotparser Load a robots.txt file and answer questions about fetchability of other URLs. 标准数据类型 Python3 中有六个标准的数据类型： Number（数字） 123 String（字符串） ‘abc’/“abc” List（列表） [] Tuple（元组） () Sets（集合） ({}) Dictionary（字典）{key:value} I have a tuple of tuples from a MySQL query like this:123T1 = ((&apos;13&apos;, &apos;17&apos;, &apos;18&apos;, &apos;21&apos;, &apos;32&apos;), (&apos;07&apos;, &apos;11&apos;, &apos;13&apos;, &apos;14&apos;, &apos;28&apos;), (&apos;01&apos;, &apos;05&apos;, &apos;06&apos;, &apos;08&apos;, &apos;15&apos;, &apos;16&apos;)) I’d like to convert all the string elements into integers and put it back nicely to list of lists this time:1T2 = [[13, 17, 18, 21, 32], [7, 11, 13, 14, 28], [1, 5, 6, 8, 15, 16]] I tried to achieve it with eval but didn’t get any decent result yet.1[[int(column) for column in row] for row in T1] 一张图看Python Python网络编程-百度语音接口实例123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128# 1 #!/usr/bin/python3 2 3 import urllib 4 import urllib.request 5 import urllib.parse 6 import json 7 import os 8 import sys 9 import hashlib 10 import uuid 11 import base64 12 13 class BaiduRest: 14 def __init__(self,cu_id,api_key,api_secret): 15 self.toKen_url = \"https://openapi.baidu.com/oauth/2.0/token?grant_type=client_credentials&amp;client_id=%s&amp;client_secret=%s&amp;\" 16 self.getVoice_url = \"http://tsn.baidu.com/text2audio\" 17 self.upVoice_url = 'http://vop.baidu.com/server_api' 18 self.cu_id = cu_id 19 self.api_key = api_key 20 self.api_secret = api_secret 21 if not os.path.isdir(\"./cache/\"): 22 os.mkdir(\"./cache/\") 23 os.mkdir(\"./cache/audio\") 24 if not os.path.isdir(\"./cache/audio\"): 25 os.mkdir(\"./cache/audio\") 26 try: 27 file_toKen = open(\"./cache/access_toKen\",'r') 28 self.toKen = file_toKen.read() 29 except FileNotFoundError: 30 self.getToKen(api_key,api_secret) 31 pass 32 33 34 def getToKen(self,api_key,api_secret): 35 self.toKen_url = self.toKen_url % (api_key,api_secret) 36 r_str = urllib.request.urlopen(self.toKen_url).read() 37 r_str = r_str.decode(encoding=\"UTF-8\") 38 r_json = json.loads(r_str) 39 self.toKen = r_json[\"access_token\"] 40 file_toKen = open(\"./cache/access_toKen\",\"w\") 41 file_toKen.write(self.toKen) 42 file_toKen.close() 43 pass 44 45 def getVoice(self,text,filename): 46 #POST 47 params = urllib.parse.urlencode(&#123;'tex':urllib.parse.quote(text),'lan':'zh','cuid':self.cu_id,'ctp':1,'tok':urllib.parse.quote(self.toKen)&#125;) 48 real_url = urllib.request.Request(self.getVoice_url,params.encode(\"utf-8\")) 49 httpResponse = urllib.request.urlopen(real_url) 50 if httpResponse.getheader('Content-type') == 'audio/mp3': 51 #print(\"toKen successful!\") 52 #os.system('date') 53 file_mp3 = open(filename,\"wb+\") 54 file_mp3.write(httpResponse.read()) 55 file_mp3.close() 56 else: 57 self.getToKen(self.api_key,self.api_secret) 39 self.toKen = r_json[\"access_token\"] 40 file_toKen = open(\"./cache/access_toKen\",\"w\") 41 file_toKen.write(self.toKen) 42 file_toKen.close() 43 pass 44 45 def getVoice(self,text,filename): 46 #POST 47 params = urllib.parse.urlencode(&#123;'tex':urllib.parse.quote(text),'lan':'zh','cuid':self.cu_id,'ctp':1,'tok':urllib.parse.quote(self.toKen)&#125;) 48 real_url = urllib.request.Request(self.getVoice_url,params.encode(\"utf-8\")) 49 httpResponse = urllib.request.urlopen(real_url) 50 if httpResponse.getheader('Content-type') == 'audio/mp3': 51 #print(\"toKen successful!\") 52 #os.system('date') 53 file_mp3 = open(filename,\"wb+\") 54 file_mp3.write(httpResponse.read()) 55 file_mp3.close() 56 else: 57 self.getToKen(self.api_key,self.api_secret) 54 file_mp3.write(httpResponse.read()) 54 file_mp3.write(httpResponse.read()) 54 file_mp3.write(httpResponse.read()) 55 file_mp3.close() 56 else: 57 self.getToKen(self.api_key,self.api_secret) 58 self.getVoice(text,filename) 59 60 pass 61 def getText(self, filename): 62 data = &#123;&#125; 63 data['format'] = 'wav' 64 data['rate'] = 16000 65 data['channel'] = 1 6 data['cuid'] = self.cu_id 67 data['token'] = self.toKen 68 wav_fp = open(filename,'rb') 69 voice_data = wav_fp.read() 70 data['len'] = len(voice_data) 71 data['speech'] = base64.b64encode(voice_data).decode('utf-8') 72 post_data = json.dumps(data) 73 reque = urllib.request.Request(self.upVoice_url,post_data.encode(encoding=\"UTF-8\")) 74 r_data = urllib.request.urlopen(reque).read() 75 # 3.处理返回数据 76 r_json = json.loads(r_data.decode(encoding='utf-8')) 77 if 'result' in r_json: 78 return r_json['result'] 79 else: 80 print(r_json) 81 return r_json['err_no'] 82 83 if __name__ == \"__main__\": 84 os.system('date') 85 api_key = \"6PPBMVeF1BIWbXmNuUfEivK3\" 86 api_secret = \"0c5ee6597954b09bee9083624ff3d9a4\" 87 text = sys.argv[1] 88 tmpname_wav = hashlib.md5(text.encode(encoding=\"UTF-8\")).hexdigest() + '.wav' 89 tmpname_wav = './cache/audio/' + tmpname_wav 90 if os.path.isfile(tmpname_wav): 91 print(\"exist!\") 92 os.system(\"omxplayer --loop \\\"\" + tmpname_wav + '\\\"') 93 else: 94 mac = uuid.UUID(int = uuid.getnode()).hex[-12:] 95 mac = \":\".join([mac[e:e+2] for e in range(0,11,2)]) 96 baiduVoice = BaiduRest(mac,api_key,api_secret) 97 baiduVoice.getVoice(text,tmpname_wav) 98 os.system('date') 99 #os.system(\"omxplayer --loop \\\"\" + tmpname_wav + \"\\\"\")100 print(baiduVoice.getText(tmpname_wav))101 102 urllib.requestget12345678910111213from urllib import request, parse# Base URL being accessedurl = &apos;http://httpbin.org/get&apos;# Dictionary of query parameters (if any)parms = &#123;&apos;name1&apos; : &apos;value1&apos;,&apos;name2&apos; : &apos;value2&apos;&#125;# Encode the query stringquerystring = parse.urlencode(parms)# Make a GET request and read the responseu = request.urlopen(url+&apos;?&apos; + querystring)resp_bytes = u.read() postpost stand fomer12345678910111213from urllib import request, parse# Base URL being accessedurl = &apos;http://httpbin.org/post&apos;# Dictionary of query parameters (if any)parms = &#123;&apos;name1&apos; : &apos;value1&apos;,&apos;name2&apos; : &apos;value2&apos;&#125;# Encode the query stringquerystring = parse.urlencode(parms)# Make a POST request and read the responseres = request.urlopen(url, querystring.encode(encoding = &apos;utf-8&apos;))html_str = res.read() post json1234567parms = &#123;&apos;name1&apos; : &apos;value1&apos;,&apos;name2&apos; : &apos;value2&apos;&#125;post_data = json.dumps(parms)res = urllib.request.urlopen(url,post_data.encod(encoding=&quot;utf-8&quot;))html_str =res.read() header1234567891011from urllib import request, parse# Extra headersheaders = &#123;&apos;User-agent&apos; : &apos;none/ofyourbusiness&apos;,&apos;Spam&apos; : &apos;Eggs&apos;&#125;req = request.Request(url, querystring.encode(&apos;ascii&apos;), headers=headers)# Make a request and read the responseres = request.urlopen(req)html_str = res.read() header example123456789headers=&#123;&apos;Connection&apos;: &apos;keep-alive&apos;,&apos;Cache-Control&apos;: &apos;max-age=0&apos;,&apos;Upgrade-Insecure-Requests&apos;: 1,&apos;User-Agent&apos;: &apos;Mozilla/5.0 (Windows NT 10.0; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/56.0.2924.87 Safari/537.36&apos;,&apos;Accept&apos;: &apos;text/html,application/xhtml+xml,application/xml;q=0.9,image/webp,*/*;q=0.8&apos;,&apos;Accept-Encoding&apos;: &apos;gzip, deflate, sdch&apos;,&apos;Accept-Language&apos;: &apos;zh-CN,zh;q=0.8,en;q=0.6&apos;&#125; 12Content-Type: application/x-www-form-urlencodedContent-Type: application/json Request123456789GET / HTTP/1.1Host: ip.cnConnection: keep-aliveUpgrade-Insecure-Requests: 1User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/56.0.2924.87 Safari/537.36Accept: text/html,application/xhtml+xml,application/xml;q=0.9,image/webp,*/*;q=0.8Accept-Encoding: gzip, deflate, sdchAccept-Language: zh-CN,zh;q=0.8,en;q=0.6Cookie: UM_distinctid=15ae0d3744b437-0ebcb4eece40e4-57e1b3c-100200-15ae0d3744c42b; CNZZDATA123770=cnzz_eid%3D646344926-1484393339-%26ntime%3D1489830206 Responseencoding:gzip when unzip the body,we can see: 1234567891011121314151617181920212223242526272829303132HTTP/1.1 200 OKServer: nginx/1.8.0Date: Sat, 18 Mar 2017 10:54:28 GMTContent-Type: text/html; charset=UTF-8Connection: keep-aliveVary: Accept-EncodingX-Powered-By: PHP/5.6.30-1~dotdeb+7.1Content-Length: 3189&lt;!DOCTYPE html&gt;&lt;html&gt;&lt;head&gt;&lt;meta http-equiv=&quot;Content-Type&quot; content=&quot;text/html; charset=utf-8&quot;&gt;&lt;link href=&quot;http://s.ip-cdn.com&quot; rel=&quot;dns-prefetch&quot; /&gt;&lt;title&gt;IP.cn - IP 地址查询 | 地理位置 | 手机归属地&lt;/title&gt;&lt;meta name=&quot;robots&quot; content=&quot;all&quot; /&gt;&lt;meta name=&quot;Keywords&quot; content=&quot;ip,ip查询,手机ip,本机ip,外网ip,ip地址查询,手机号,归属地&quot;&gt;&lt;meta name=&quot;Description&quot; content=&quot;专业本机 IP 地址查询、手机 IP 地址、地理位置查询、IP 数据库、手机号归属地查询、电话号码黄页查询，可查广告、骚扰、快递、银行、保险、房地产、中介电话。&quot;&gt;&lt;link href=&apos;http://s.ip-cdn.com/css/bootstrap.min.css&apos; rel=&apos;stylesheet&apos; type=&apos;text/css&apos;&gt;&lt;meta name=&quot;viewport&quot; content=&quot;width=device-width, minimum-scale=0.5&quot;&gt;&lt;meta name=&quot;format-detection&quot; content=&quot;telephone=no&quot;&gt;&lt;!--[if lt IE 8]&gt;&lt;script src=&quot;http://s.ip-cdn.com/js/ie8.js&quot;&gt;&lt;/script&gt;&lt;![endif]--&gt;&lt;link href=&apos;http://s.ip-cdn.com/css/main.css&apos; rel=&apos;stylesheet&apos; type=&apos;text/css&apos;&gt;&lt;/head&gt;&lt;body onLoad=&quot;document.fs.ip.focus()&quot;&gt;...&lt;/body&gt;&lt;/html&gt; 参考入门Python3教程 进阶技巧python3-cookbookreadthedocspython-requests httbin.org","raw":null,"content":null,"categories":[{"name":"Python","slug":"Python","permalink":"https://ygcaicn.github.io/categories/Python/"}],"tags":[{"name":"python","slug":"python","permalink":"https://ygcaicn.github.io/tags/python/"}]},{"title":"GPT(GUID partition table)","slug":"GPT","date":"2017-05-04T17:04:44.000Z","updated":"2017-05-04T05:37:17.740Z","comments":true,"path":"Linux/GPT.html","link":"","permalink":"https://ygcaicn.github.io/Linux/GPT.html","excerpt":"GPT 磁盘分区表：\nLBA – Logical Block Adress\nsize of  LBA :512bytes(0.5KB)\nLBA0~LBA33: GUID partition table(GPT)\nLBA(end-33)~LBA(end): Backup GPT","text":"GPT 磁盘分区表： LBA – Logical Block Adress size of LBA :512bytes(0.5KB) LBA0~LBA33: GUID partition table(GPT) LBA(end-33)~LBA(end): Backup GPT 12345678910Disk /dev/sdb: 33021952 sectors, 15.7 GiBLogical sector size: 512 bytesDisk identifier (GUID): 2A7B560E-11D2-48FE-9A16-A54069811BF4Partition table holds up to 128 entriesFirst usable sector is 34, last usable sector is 33021918Partitions will be aligned on 2048-sector boundariesTotal free space is 2014 sectors (1007.0 KiB)Number Start (sector) End (sector) Size Code Name 1 2048 33021918 15.7 GiB 8300 Linux filesystem gdiskCommand1234567891011121314151617Command (? for help): ?b back up GPT data to a filec change a partition&apos;s named delete a partitioni show detailed information on a partitionl list known partition typesn add a new partitiono create a new empty GUID partition table (GPT)p print the partition tableq quit without saving changesr recovery and transformation options (experts only)s sort partitionst change a partition&apos;s type codev verify diskw write table to disk and exitx extra functionality (experts only)? print this menu Recovery/transformation12345678910111213141516171819Recovery/transformation command (? for help): ?b use backup GPT header (rebuilding main)c load backup partition table from disk (rebuilding main)d use main GPT header (rebuilding backup)e load main partition table from disk (rebuilding backup)f load MBR and build fresh GPT from itg convert GPT into MBR and exith make hybrid MBRi show detailed information on a partitionl load partition data from a backup filem return to main menuo print protective MBR datap print the partition tableq quit without saving changest transform BSD disklabel partitionv verify diskw write table to disk and exitx extra functionality (experts only)? print this menu Expert12345678910111213141516171819202122Expert command (? for help): ?a set attributesc change partition GUIDd display the sector alignment valuee relocate backup data structures to the end of the diskg change disk GUIDh recompute CHS values in protective/hybrid MBRi show detailed information on a partitionl set the sector alignment valuem return to main menun create a new protective MBRo print protective MBR datap print the partition tableq quit without saving changesr recovery and transformation options (experts only)s resize partition tablet transpose two partition table entriesu replicate partition table on new devicev verify diskw write table to disk and exitz zap (destroy) GPT data structures and exit? print this menu partition’s type code12345678910111213141516171819202122232425262728290700 Microsoft basic data 0c01 Microsoft reserved 2700 Windows RE 3000 ONIE boot 3001 ONIE config 3900 Plan 9 4100 PowerPC PReP boot 4200 Windows LDM data 4201 Windows LDM metadata4202 Windows Storage Spac 7501 IBM GPFS 7f00 ChromeOS kernel 7f01 ChromeOS root 7f02 ChromeOS reserved 8200 Linux swap 8300 Linux filesystem 8301 Linux reserved 8302 Linux /home 8303 Linux x86 root (/) 8304 Linux x86-64 root (/ 8305 Linux ARM64 root (/)8306 Linux /srv 8307 Linux ARM32 root (/) 8400 Intel Rapid Start 8e00 Linux LVM a500 FreeBSD disklabel a501 FreeBSD boot a502 FreeBSD swap a503 FreeBSD UFS a504 FreeBSD ZFS a505 FreeBSD Vinum/RAID a580 Midnight BSD data a581 Midnight BSD boot a582 Midnight BSD swap a583 Midnight BSD UFS a584 Midnight BSD ZFS a585 Midnight BSD Vinum a600 OpenBSD disklabel a800 Apple UFS a901 NetBSD swap a902 NetBSD FFS a903 NetBSD LFS a904 NetBSD concatenated a905 NetBSD encrypted a906 NetBSD RAID ab00 Recovery HD af00 Apple HFS/HFS+ af01 Apple RAID af02 Apple RAID offline af03 Apple label af04 AppleTV recovery af05 Apple Core Storage bc00 Acronis Secure Zone be00 Solaris boot bf00 Solaris root bf01 Solaris /usr &amp; Mac Z bf02 Solaris swap bf03 Solaris backup bf04 Solaris /var bf05 Solaris /home bf06 Solaris alternate se bf07 Solaris Reserved 1 bf08 Solaris Reserved 2 bf09 Solaris Reserved 3 bf0a Solaris Reserved 4 bf0b Solaris Reserved 5 c001 HP-UX data c002 HP-UX service ea00 Freedesktop $BOOT eb00 Haiku BFS ed00 Sony system partitio ed01 Lenovo system partitef00 EFI System ef01 MBR partition scheme ef02 BIOS boot partitionf800 Ceph OSD f801 Ceph dm-crypt OSD f802 Ceph journal f803 Ceph dm-crypt journa f804 Ceph disk in creatio f805 Ceph dm-crypt disk ifb00 VMWare VMFS fb01 VMWare reserved fc00 VMWare kcore crash pfd00 Linux RAID 刻录iso镜像到U盘必须先change a partition’s type code -&gt;EF00再 ‘dd’ Example disk’s GPT12345678910111213141516Disk /dev/sda: 468862128 sectors, 223.6 GiBLogical sector size: 512 bytesDisk identifier (GUID): 4F2B2F55-48AC-4CC8-A745-605404C6BDF7Partition table holds up to 128 entriesFirst usable sector is 34, last usable sector is 468862094Partitions will be aligned on 2048-sector boundariesTotal free space is 13745 sectors (6.7 MiB)Number Start (sector) End (sector) Size Code Name 1 4096 204799 98.0 MiB EF00 EFI system partition 2 208896 229904940 109.5 GiB 0700 Basic data partition 3 229906432 230897663 484.0 MiB 2700 4 230899712 426919054 93.5 GiB 0700 Basic data partition 5 426919936 427309055 190.0 MiB 8300 6 427309056 428285951 477.0 MiB 8200 7 428285952 468860927 19.3 GiB 8300 details infomation on a partition1234567Partition GUID code: C12A7328-F81F-11D2-BA4B-00A0C93EC93B (EFI System)Partition unique GUID: 00772A36-9423-43A9-B1A1-0BE031102BFBFirst sector: 4096 (at 2.0 MiB)Last sector: 204799 (at 100.0 MiB)Partition size: 200704 sectors (98.0 MiB)Attribute flags: 0000000000000000Partition name: &apos;EFI system partition&apos;","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"磁盘","slug":"磁盘","permalink":"https://ygcaicn.github.io/tags/磁盘/"},{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"分区","slug":"分区","permalink":"https://ygcaicn.github.io/tags/分区/"}]},{"title":"Python3 实现代理IP,伪装IP","slug":"proxy-python3","date":"2017-03-19T06:43:36.000Z","updated":"2017-05-04T03:10:42.843Z","comments":true,"path":"Python3/proxy-python3.html","link":"","permalink":"https://ygcaicn.github.io/Python3/proxy-python3.html","excerpt":"实现抓取代理服务器，建立ipPool,伪装外网ip","text":"实现抓取代理服务器，建立ipPool,伪装外网ip Proxy123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110#!/usr/bin/python3import urllib.requestimport reimport gzipdef ungzip(data): try: # try decompress print('compressing.....') data = gzip.decompress(data) print('dcompress done!') except: print('without compress!') return dataclass Proxy: def __init__(self,url='http://www.xicidaili.com/'): self.ipPool=[] self.url=url self.getipPool(); def getipPool(self): #get proxy Ip address pool from http://www.xicidaili.com/ # Base URL being accessed headers=&#123; 'Connection': 'keep-alive', 'Cache-Control': 'max-age=0', 'Upgrade-Insecure-Requests': '1', 'User-Agent': 'Mozilla/5.0 (Windows NT 10.0; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/56.0.2924.87 Safari/537.36', 'Accept': 'text/html,application/xhtml+xml,application/xml;q=0.9,image/webp,*/*;q=0.8', 'Accept-Encoding': 'gzip, deflate, sdch', 'Accept-Language': 'zh-CN,zh;q=0.8,en;q=0.6', &#125; # Make a GET request and read the response req = urllib.request.Request(self.url,headers=headers) response = urllib.request.urlopen(req) res_bytes = ungzip(response.read()) html_str = res_bytes.decode(encoding='utf-8') # the pattern(Regular expression) is depend on the response data from your url pattern = r'\\s*&lt;td&gt;(((2[0-4]\\d|25[0-5]|[01]?\\d\\d?)\\.)&#123;3&#125;(2[0-4]\\d|25[0-5]|[01]?\\d\\d?))&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(\\d&#123;2,5&#125;)&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(\\w+)&lt;/td&gt;\\s*\\n\\s*&lt;td class=\"country\"&gt;透明&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(HTTP|HTTPS)&lt;/td&gt;' regex = re.compile(pattern) s = regex.findall(html_str) #s = [('221.204.103.145', '103.', '103', '145', '9797', '山西太原', 'HTTP'), ...] for host in s: hostdict = &#123;'host':host[0],'port':host[4],'country':host[5],'protocol':host[-1]&#125; self.ipPool.append(hostdict) return self.ipPool def startProxy(self): self.printIpPool(); host_num = input('Please select a host:') host_num = int(host_num.strip()) proxy = &#123;'http':self.ipPool[host_num]['host']+':'+self.ipPool[host_num]['port']&#125; #creat ProxyHandler proxy_support = urllib.request.ProxyHandler(proxy) #creat Opener opener = urllib.request.build_opener(proxy_support) #creat User Angent #opener.addheaders = [('User-Agent','Mozilla/5.0 (Windows NT 6.1; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/56.0.2924.87 Safari/537.36')] #install OPener urllib.request.install_opener(opener) #start Opener pass def printIpPool(self): for i in range(0,len(self.ipPool)): print(i,\":\",self.ipPool[i])if __name__ == '__main__': url = \"http://ip.cn/\" headers=&#123; 'Connection': 'keep-alive', 'Cache-Control': 'max-age=0', 'Upgrade-Insecure-Requests': '1', 'User-Agent': 'Mozilla/5.0 (Windows NT 10.0; Win64; x64) AppleWebKit/537.36 (KHTML, like Gecko) Chrome/56.0.2924.87 Safari/537.36', 'Accept': 'text/html,application/xhtml+xml,application/xml;q=0.9,image/webp,*/*;q=0.8', 'Accept-Encoding': 'gzip, deflate, sdch', 'Accept-Language': 'zh-CN,zh;q=0.8,en;q=0.6', #'Cookie': 'UM_distinctid=15ae0d3744b437-0ebcb4eece40e4-57e1b3c-100200-15ae0d3744c42b; CNZZDATA123770=cnzz_eid%3D646344926-1484393339-%26ntime%3D1489830206' &#125; proxyhost = Proxy() proxyhost.startProxy() req = urllib.request.Request(url,headers=headers) response = urllib.request.urlopen(req) res_bytes = ungzip(response.read()) html_str = res_bytes.decode(encoding='utf-8') file_html = open(\"proxy.html\",'w',encoding = \"utf-8\") file_html.write(html_str) file_html.close() # the pattern(Regular expression) is depend on the response data from your url #pattern = r'((\\d&#123;1,3&#125;\\.)&#123;3&#125;\\d&#123;1,3&#125;)' pattern = r'&lt;code&gt;(((2[0-4]\\d|25[0-5]|[01]?\\d\\d?)\\.)&#123;3&#125;(2[0-4]\\d|25[0-5]|[01]?\\d\\d?))&lt;/code&gt;' pattern2 = r'所在地理位置：&lt;code&gt;([\\s\\w]*)&lt;/code&gt;' my_locate = re.findall(pattern2,html_str) my_locate = my_locate[0] my_ip = re.findall(pattern,html_str) my_ip = my_ip[0][0] #print(html_str) print('my locate:',my_locate) print('my ip:',my_ip) get proxy Ip address pool from http://www.xicidaili.com/直接get得到主页以后，主要是写正则表达式，match得到我们需要的数据。 得到的html数据： 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455&lt;/tr&gt; &lt;tr class=\"subtitle\"&gt; &lt;th class=\"country\"&gt;国家&lt;/th&gt; &lt;th&gt;代理IP地址&lt;/th&gt; &lt;th&gt;端口&lt;/th&gt; &lt;th width=\"20%\"&gt;服务器地址&lt;/th&gt; &lt;th class=\"country\"&gt;是否匿名&lt;/th&gt; &lt;th&gt;类型&lt;/th&gt; &lt;th width=\"11%\"&gt;存活时间&lt;/th&gt; &lt;th width=\"12%\"&gt;验证时间&lt;/th&gt; &lt;/tr&gt; &lt;tr class=\"odd\"&gt; &lt;td class=\"country\"&gt;&lt;img src=\"http://fs.xicidaili.com/images/flag/cn.png\" alt=\"Cn\" /&gt;&lt;/td&gt; &lt;td&gt;115.231.175.68&lt;/td&gt; &lt;td&gt;8081&lt;/td&gt; &lt;td&gt;浙江杭州&lt;/td&gt; &lt;td class=\"country\"&gt;透明&lt;/td&gt; &lt;td&gt;HTTP&lt;/td&gt; &lt;td&gt;74天&lt;/td&gt; &lt;td&gt;不到1分钟&lt;/td&gt; &lt;/tr&gt; &lt;tr class=\"\"&gt; &lt;td class=\"country\"&gt;&lt;img src=\"http://fs.xicidaili.com/images/flag/cn.png\" alt=\"Cn\" /&gt;&lt;/td&gt; &lt;td&gt;220.191.1.130&lt;/td&gt; &lt;td&gt;8118&lt;/td&gt; &lt;td&gt;浙江杭州&lt;/td&gt; &lt;td class=\"country\"&gt;透明&lt;/td&gt; &lt;td&gt;HTTP&lt;/td&gt; &lt;td&gt;16小时&lt;/td&gt; &lt;td&gt;1分钟前&lt;/td&gt; &lt;/tr&gt; &lt;tr class=\"odd\"&gt; &lt;td class=\"country\"&gt;&lt;img src=\"http://fs.xicidaili.com/images/flag/cn.png\" alt=\"Cn\" /&gt;&lt;/td&gt; &lt;td&gt;124.88.67.54&lt;/td&gt; &lt;td&gt;80&lt;/td&gt; &lt;td&gt;新疆乌鲁木齐&lt;/td&gt; &lt;td class=\"country\"&gt;透明&lt;/td&gt; &lt;td&gt;HTTP&lt;/td&gt; &lt;td&gt;723天&lt;/td&gt; &lt;td&gt;13分钟前&lt;/td&gt; &lt;/tr&gt; &lt;tr class=\"\"&gt; &lt;td class=\"country\"&gt;&lt;img src=\"http://fs.xicidaili.com/images/flag/cn.png\" alt=\"Cn\" /&gt;&lt;/td&gt; &lt;td&gt;58.221.59.210&lt;/td&gt; &lt;td&gt;63000&lt;/td&gt; &lt;td&gt;江苏南通&lt;/td&gt; &lt;td class=\"country\"&gt;透明&lt;/td&gt; &lt;td&gt;HTTP&lt;/td&gt; &lt;td&gt;362天&lt;/td&gt; &lt;td&gt;1小时前&lt;/td&gt; &lt;/tr&gt; 我们这里匹配出主机ip（host），port，country和protocol，利用deerchao的正则表达式测试器很设计出下面的正则表达式： #the pattern(Regular expression) is depend on the response data from your url pattern = r&#39;\\s*&lt;td&gt;(((2[0-4]\\d|25[0-5]|[01]?\\d\\d?)\\.){3}(2[0-4]\\d|25[0-5]|[01]?\\d\\d?))&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(\\d{2,5})&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(\\w+)&lt;/td&gt;\\s*\\n\\s*&lt;td class=&quot;country&quot;&gt;透明&lt;/td&gt;\\s*\\n\\s*&lt;td&gt;(HTTP|HTTPS)&lt;/td&gt;&#39; 最终的效果： 运行程序，会提示我们选择一个代理服务器，程序然后会去访问ip.cn,通过返回的数据我们解析得到外网IP，会发现这和我们选择的代理服务器信息是一致的而不是我们自己的外网地址。ip伪装成功。 参考正则表达式：http://deerchao.net/tutorials/regex/regex.htm","raw":null,"content":null,"categories":[{"name":"Python3","slug":"Python3","permalink":"https://ygcaicn.github.io/categories/Python3/"}],"tags":[{"name":"Python3","slug":"Python3","permalink":"https://ygcaicn.github.io/tags/Python3/"},{"name":"正则表达式","slug":"正则表达式","permalink":"https://ygcaicn.github.io/tags/正则表达式/"},{"name":"IP伪装","slug":"IP伪装","permalink":"https://ygcaicn.github.io/tags/IP伪装/"},{"name":"代理","slug":"代理","permalink":"https://ygcaicn.github.io/tags/代理/"}]},{"title":"LEDE-Mt7620a-newifiY1","slug":"LEDE-Mt7620a-newifiY1","date":"2017-03-17T03:56:12.000Z","updated":"2017-05-04T08:04:54.797Z","comments":true,"path":"嵌入式/LEDE-Mt7620a-newifiY1.html","link":"","permalink":"https://ygcaicn.github.io/嵌入式/LEDE-Mt7620a-newifiY1.html","excerpt":"LEDE:https://downloads.lede-project.org\nLEDE Packages(mipsel_24kc):http://openwrt-dist.sourceforge.net/packages/LEDE/base/mipsel_24kc/","text":"LEDE:https://downloads.lede-project.org LEDE Packages(mipsel_24kc):http://openwrt-dist.sourceforge.net/packages/LEDE/base/mipsel_24kc/ 1234567891011121314151617181920root@LEDE:/tmp# opkg install libudns_0.4-1_mipsel_24kc.ipkInstalling libudns (0.4-1) to root...Configuring libudns.root@LEDE:/tmp# opkg install shadowsocks-libev_3.0.3-1_mipsel_24kc.ipk luci-app-shadowsocks_1.6.2-1_all.ipkInstalling shadowsocks-libev (3.0.3-1) to root...Installing libev (4.22-1) to root...Downloading http://downloads.lede-project.org/releases/17.01.0/packages/mipsel_24kc/packages/libev_4.22-1_mipsel_24kc.ipkInstalling libpcre (8.40-1) to root...Downloading http://downloads.lede-project.org/releases/17.01.0/packages/mipsel_24kc/packages/libpcre_8.40-1_mipsel_24kc.ipkInstalling libsodium (1.0.11-2) to root...Downloading http://downloads.lede-project.org/releases/17.01.0/packages/mipsel_24kc/packages/libsodium_1.0.11-2_mipsel_24kc.ipkInstalling libmbedtls (2.4.0-2) to root...Downloading http://downloads.lede-project.org/releases/17.01.0/packages/mipsel_24kc/base/libmbedtls_2.4.0-2_mipsel_24kc.ipkInstalling luci-app-shadowsocks (1.6.2-1) to root...Configuring libev.Configuring libpcre.Configuring libsodium.Configuring libmbedtls.Configuring shadowsocks-libev.Configuring luci-app-shadowsocks. 12345root@LEDE:/tmp# opkg install ChinaDNS_1.3.2-4_mipsel_24kc.ipk luci-app-chinadns_1.6.0-1_all.ipkInstalling ChinaDNS (1.3.2-4) to root...Installing luci-app-chinadns (1.6.0-1) to root...Configuring ChinaDNS.Configuring luci-app-chinadns. 12345root@LEDE:/tmp# opkg install dns-forwarder_1.1.1-1_mipsel_24kc.ipk luci-app-dns-forwarder_1.6.0-1_all.ipkInstalling dns-forwarder (1.1.1-1) to root...Installing luci-app-dns-forwarder (1.6.0-1) to root...Configuring dns-forwarder.Configuring luci-app-dns-forwarder. Kcptun+Shadowsocksopen source Project： openwrt kcptun https://github.com/bettermanbao/openwrt-kcptun More details please refer to https://github.com/xtaci/kcptun luci-app-kcptun please refer to https://github.com/kuoruan/luci-app-kcptun GUI for KCPTun windows client https://github.com/dfdragon/kcptun_gclient Kcptun for Android https://github.com/shadowsocks/kcptun-android 两端参数必须一致的有: datashard –前向纠错 parityshard –前向纠错\\ nocomp –压缩\\ key –密钥\\ crypt –加密算法\\ 其余为两边可独立设定的参数 1nocomp;mtu=1200;parityshard=0;key=waggywn@10000 dscp=46;mode=fast;crypt=salsa20;sndwnd=1024;rcvwnd=2048","raw":null,"content":null,"categories":[{"name":"嵌入式","slug":"嵌入式","permalink":"https://ygcaicn.github.io/categories/嵌入式/"}],"tags":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/tags/Linux/"},{"name":"openwrt","slug":"openwrt","permalink":"https://ygcaicn.github.io/tags/openwrt/"},{"name":"路由器","slug":"路由器","permalink":"https://ygcaicn.github.io/tags/路由器/"},{"name":"翻墙","slug":"翻墙","permalink":"https://ygcaicn.github.io/tags/翻墙/"},{"name":"LEDE","slug":"LEDE","permalink":"https://ygcaicn.github.io/tags/LEDE/"}]},{"title":"help-linux","slug":"help-linux","date":"2017-03-16T02:01:55.000Z","updated":"2017-03-16T15:54:42.006Z","comments":true,"path":"Linux/help-linux.html","link":"","permalink":"https://ygcaicn.github.io/Linux/help-linux.html","excerpt":"Help LinuxUbuntu发行版列表WIKIUbuntu版本的命名规则是根据正式版发行的年月命名，Ubuntu 8.10也就意味着2008年10月发行的Ubuntu，研发人员与使用者可从版本号码就知道正式发布的时间。Ubuntu是基于Debian开发的Linux发行版，Debian的开发代号来自于电影玩具总动员，不过，Ubuntu各版本的代号却固定是形容词加上动物名称，而且这2个词的英文首字母一定是相同的。从Ubuntu 6.06开始，两个词的首字母按照英文字母表的排列顺序取用\n","text":"Help LinuxUbuntu发行版列表WIKIUbuntu版本的命名规则是根据正式版发行的年月命名，Ubuntu 8.10也就意味着2008年10月发行的Ubuntu，研发人员与使用者可从版本号码就知道正式发布的时间。Ubuntu是基于Debian开发的Linux发行版，Debian的开发代号来自于电影玩具总动员，不过，Ubuntu各版本的代号却固定是形容词加上动物名称，而且这2个词的英文首字母一定是相同的。从Ubuntu 6.06开始，两个词的首字母按照英文字母表的排列顺序取用 manpage按照开发代号分类了各个版本的man,也可以通过Toolsbar的版本号直接选择相应的版本。 help Ubuntu同样按照版本号和开发代号进行了分类，同时文档的类型分为Desktop，Server，InstallGuide。 DebianDebian Debian 中文参考手册 RaspberryRaspbian","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"linux","slug":"linux","permalink":"https://ygcaicn.github.io/tags/linux/"},{"name":"ubuntu","slug":"ubuntu","permalink":"https://ygcaicn.github.io/tags/ubuntu/"},{"name":"debian","slug":"debian","permalink":"https://ygcaicn.github.io/tags/debian/"},{"name":"raspberry","slug":"raspberry","permalink":"https://ygcaicn.github.io/tags/raspberry/"}]},{"title":"hello.md","slug":"hello-md","date":"2017-03-05T23:08:28.000Z","updated":"2017-05-04T05:05:48.177Z","comments":true,"path":"语言/hello-md.html","link":"","permalink":"https://ygcaicn.github.io/语言/hello-md.html","excerpt":"MarkDown 文本编辑器：  \n\nMarkdownPad（我使用的是Markdownpad2）\nSublime\nAtom\n有道云笔记（直接存入云笔记很方便）\n任何有文本编辑功能的软件都可以书写markdown\n","text":"MarkDown 文本编辑器： MarkdownPad（我使用的是Markdownpad2） Sublime Atom 有道云笔记（直接存入云笔记很方便） 任何有文本编辑功能的软件都可以书写markdown Hello word！打开Markdown编辑器，新建Hello.md文件，写入下面的内容： 1234Hello world!===I love [Google](http://www.google.com)! 可视化以后的效果： Hello world!I love Google! 关于MarkdownPad2 官方MarkdownPad2,可以下载Pro版本。 破解注册码 邮箱：Soar360@live.com授权秘钥：GBPduHjWfJU1mZqcPM3BikjYKF6xKhlKIys3i1MU2eJHqWGImDHzWdD6xhMNLGVpbP2M5SN6bnxn2kSE8qHqNY5QaaRxmO3YSMHxlv2EYpjdwLcPwfeTG7kUdnhKE0vVy4RidP6Y2wZ0q74f47fzsZo45JE2hfQBFi2O9Jldjp1mW8HUpTtLA2a5/sQytXJUQl/QKO0jUQY4pa5CCx20sV1ClOTZtAGngSOJtIOFXK599sBr5aIEFyH0K7H4BoNMiiDMnxt1rD8Vb/ikJdhGMMQr0R4B+L3nWU97eaVPTRKfWGDE8/eAgKzpGwrQQoDh+nzX1xoVQ8NAuH+s4UcSeQ==","raw":null,"content":null,"categories":[{"name":"语言","slug":"语言","permalink":"https://ygcaicn.github.io/categories/语言/"}],"tags":[{"name":"Markdown","slug":"Markdown","permalink":"https://ygcaicn.github.io/tags/Markdown/"}]},{"title":"Markdown 基础语法","slug":"markdown","date":"2017-03-05T22:58:19.000Z","updated":"2017-05-04T05:05:50.855Z","comments":true,"path":"语言/markdown.html","link":"","permalink":"https://ygcaicn.github.io/语言/markdown.html","excerpt":"JOHN GRUBER定义的markdown语法。","text":"JOHN GRUBER定义的markdown语法。 段落与换行1.段落的前后必须空行：空行指的是什么内容都没有，或者只有空白符（空格或制表符） 相邻两行文本，如果中间没有空行会显示在一行中（换行符被转换成为空格） 2.如果需要在段落内加入换行（&lt;br/&gt;）可以在前一行的末尾加入至少两个空格，然后换行写其他的文字 3.Markdown中的多数区域都需要在两个空行之间 标题Setext格式12345H1====H2---- 渲染效果：（不包含上下的分隔线） H1H2 atx格式 可以使用对称的#包括文本： 123## H2 ##### H3 ### 对于有道云笔记文本和#之间必须有空格。 标准语法就是这样的。 渲染效果： H2H3 也可以只在左边使用#: 123### H3#### H4 渲染效果： H3H4 JOHN’s Heaser 123456789101112131415161718192021222324252627HEADERSMarkdown supports two styles of headers, Setext and atx.Setext-style headers are “underlined” using equal signs (for first-level headers) and dashes (for second-level headers). For example:This is an H1=============This is an H2-------------Any number of underlining =’s or -’s will work.Atx-style headers use 1-6 hash characters at the start of the line, corresponding to header levels 1-6. For example:# This is an H1## This is an H2###### This is an H6Optionally, you may “close” atx-style headers. This is purely cosmetic — you can use this if you think it looks better. The closing hashes don’t even need to match the number of hashes used to open the header. (The number of opening hashes determines the header level.) :# This is an H1 ### This is an H2 ##### This is an H3 ###### 各种Markdown软件的渲染结果可能会有一些差别，但是了解一下标准的语法是没坏处的。 引用1.引用内容在段落或者内容前使用&gt;符号，就可以将这段内容标记为‘引用’的内容（&lt;blockquote&gt;）: 1&gt;引用内容 渲染效果： 引用内容 2.多行引用12&gt;多行引用&gt;可以在每一行前加`&gt;`符号 渲染效果： 多行引用可以在每一行前加&gt;符号 12&gt;如果仅在第一行使用`&gt;`,后面相邻的行即使省略`&gt;`，也会变成引用内容 渲染效果： 如果仅在第一行使用&gt;,后面相邻的行即使省略&gt;，也会变成引用内容 1234&gt;如果引用的内容需要换行， &gt;可以在行尾添加两个空格&gt;&gt;或者在引用内容中加一个空行 渲染效果： 如果引用的内容需要换行，可以在行尾添加两个空格 或者在引用内容中加一个空行 3.嵌套引用12&gt;也可以在引用中&gt;&gt;使用嵌套的引用 渲染效果： 也可以在引用中 使用嵌套的引用 4.其它Markdown1&gt;在引用中可以使用其它任何*Markdown*语法 渲染效果： 在引用中可以使用其它任何Markdown语法 列表无序列表123* 可以使用`*`作为标记- 也可以使用`-`+ 或者`+` 渲染效果： 可以使用*作为标记 也可以使用- 或者+ 有序列表1231. 有序列表以数字和`.`开始；2. 数字的序列并不会影响生成列表的序列；4. 但是仍然推荐按照自然顺序（1.2.3...）编写 渲染效果： 有序列表以数字和.开始； 数字的序列并不会影响生成列表的序列； 但是仍然推荐按照自然顺序（1.2.3…）编写 嵌套的列表123456781. 第一层 + 1-1 + 1-2 + 1-32. 无序列表和有序列表可以随意相互嵌套 1. 2-1 2. 2-2 3. 2-3 渲染效果： 第一层 1-1 1-2 1-3 无序列表和有序列表可以随意相互嵌套 2-1 2-2 2-3 语法和用法 无序列表项的开始是：符号 空格； 有序列表项的开始是：数字 . 空格； 空格至少为一个，多个空格将被解析为一个； 如果仅需要在行前显示数字和.: 105\\. 可以使用：数字\\. 来取消显示为列表 05. 可以使用：数字\\. 来取消显示为列表 代码代码块可以使用缩进来插入代码块： &lt;html&gt; &lt;title&gt;&lt;/title&gt; &lt;/html&gt; 代码块前后至少有一个空行，切每行代码前至少有一个Tab或者四个空格； 行内代码通过`，插入行内代码（是Tab键上边、数字1键左侧的按键）； 例如&lt;title&gt;Markdown&lt;/title&gt; 转换规则代码块中的文本（包括Markdown语法）都会显示为原始内容，而特殊字符会被转换为HTML字符实体 分割线 可以在一行中使用三个或更多的*,-或_来添加分隔线(): 多个字符之间可以有空格（空白符），但不能有其它字符： 123456***------_____* * *_ _ _ 渲染效果： * 超链接行内式格式为：[link text](URL &quot;title text&quot;) [Google](http://www.google.com)Google [icon](./images/icon.png)icon 超链接的title就是鼠标放上去（不是点击）时就弹出来的提示： [Google](http://www.google.com &quot;Google Title&quot;) 注：title text使用’或者”都是可以的。 Google 参考式参考式链接的写法相当于行内式拆分成两部分，并通过一个识别符连链接两部分。参考式能尽量保持文章的结构简单，也方便统一管理URL 链接格式 第一个方括号为链接文本，第二个方括号为 链接独有的标识符，可以是字母、数字、空格或标点符号。标识符是不区分大小写的 [link text][link-sign] 链接内容 其中URL可以使用&lt;&gt;包起来，title可以使用’’、””、 ()包括（考虑到兼容性，建议使用引号），title部分也可以换行来写； 链接内容的定义可以放在同一个文件的任意位置； 备注 可以省略标识符，直接使用link text作为标识符。 这种情况下第二个方括号可以为空或者直接省略第二个方括号。 参考格式的优点在于可以在多个不同的位置引用同一个URL。 123456789[Google][google-link] [Baidu][baidu-link] [QQ][] [Amazon][google-link]: http://www.google.com &quot;Google Title&quot;[baidu-link]: http://www.baidu.com &quot;Baidu Title&quot;[QQ]: http://www.qq.com &quot;QQ Title&quot;[Amazon]: http://www.amazon.com &quot;amazon title&quot; 渲染效果： GoogleBaiduQQAmazon 自动链接使用&lt;&gt;包括的URL或者邮箱地址会被自动的转换为超链接： 12&lt;http://www.google.com&gt; &lt;123@email.com&gt; 渲染效果： http://www.google.com&#x31;&#50;&#51;&#64;&#101;&#109;&#97;&#x69;&#x6c;&#x2e;&#x63;&#111;&#x6d; 这种方式适合行内较短的链接，会使用URL作为超链接文章，邮箱地址会自动编码，以逃避抓取机器人。 图片插入图片的语法和插入超链接的语法基本一致，只是在最前面多一个!。也分为行内式和参考式两种。 行内式1![Imgur](http://i.imgur.com/YACdsVS.jpg) 方括号部分是图片的替代文本，括号中的’title’部分和连接是一样的，是可选的。 参考式123![Imgur][rosse][rosse]: http://i.imgur.com/YACdsVS.jpg &quot;rosse&quot; 指定图片的大小Markdown不支持指定图片的大小，不过可以通过直接插入标签来指定相关属性： 1&lt;img src=&quot;http://i.imgur.com/YACdsVS.jpg&quot; alt=&quot;rosse&quot; title=&quot;rosse&quot; width=&quot;50&quot; height=&quot;30&quot;/&gt; 注：这在有道云笔记里是不支持的！ 强调 使用* *或_ _包括的文本会被转换为,通常表现为斜体。 使用** **或__ __包括的文本会被转换为,通常表现为加粗。 用来包括文本的或_内侧不能有空白，否则 _将不会被转换。 如果需要在文本中成对显示*或者_，可以在符号前加入\\即可。 强调的特殊符号必须成对使用。 123456*Hello world!* _Hello world!_ **Hello world!** __Hello world!__ \\*Hello world!\\* \\_Hello world!\\_ Hello world!Hello world!Hello world!Hello world!*Hello world!*_Hello world!_ 字符转义反斜线 \\用于插入在Markdown语法中有特殊作用的字符。 这些字符包括： 12345678910111213\\ ` _ &#123;&#125; [] () # + - _ &apos; . ! Markdown 扩展语法Markdown标准 本身包含的功能有限，所以产生了许多第三方的扩展语法，如Github Flavored Markdown。 删除线用~~ ~~包括的内容将以删除线的形式展现。 1~~删除线~~ 删除线 代码块和语法高亮代码块 与缩进添加代码块不同，这里使用 \\来包含多行代码。```需要单独占一行。1234567891011122. 在第一组```之后添加代码的语言，如&apos;javascript&apos;或者&apos;js&apos;，即可以将代码标记为Javascript。 ```c++ include&lt;iostream&gt; using namespace std; int main(void) &#123; cout &lt;&lt; &quot;Hello world!&quot;; return 0; &#125; 1234567include&lt;iostream&gt;using namespace std;int main(void)&#123; cout &lt;&lt; \"Hello world!\";&#125; 1window.addEventListener('load', function() &#123;console.log('window loaded');&#125;); 1window.addEventListener('load', function() &#123;console.log('window loaded');&#125;); 表格单元格和表头 使用|来分隔不同的单元格，使用来分隔表头和其它行。 为了美观，可以使用空格对齐不同的单元格，并在左右两侧都使用 |来标记单元格边界。 在表头下方的分隔线中加入 :，即可标记下方单元格内容的对齐方式。单元格内容默认为左对齐，表头内容会一直居中对齐。 表格中可以插入其它Markdown内容的行内标记，比如超链接等。 1234| name | age ||---------- |-----------||LearnShare | 12 ||Mike | 20 | name age LearnShare 12 Mike 20 name age blog LearnShare 12 Learn Mike 20 Task list123456- [ ] Eat- [x] Code - [x] HTML - [X] CSS - [ ] Javascipt- [ ]Sleep [ ] Eat [x] Code [x] HTML [x] CSS [ ] Javascipt [ ]Sleep 编辑器与扩展这部分给大家介绍一些可以用来书写、编辑Markdown的工具，包括独立客户端、编辑器/IDE插件，以及WEB的工具，排名不分先后。 也欢迎你来推荐自己喜欢的工具和插件。 MarkdownPad Windows Text Windows OSX MarkPad Windows MdCharm Windows Linux Mardown Edit Windows CuteMarkEdWindows Linux Haroopad Windows OSX Linux Mou OSX MacDown OSX Markdown Pro OSX ReTextLinux sublime-markdown-extendedSublime Text Atom Markdown PreviewAtom IDEA MarkdownIDEA cmd MarkdownWindows OSX Linux web StactEditWeb DillingerWeb","raw":null,"content":null,"categories":[{"name":"语言","slug":"语言","permalink":"https://ygcaicn.github.io/categories/语言/"}],"tags":[{"name":"markdown","slug":"markdown","permalink":"https://ygcaicn.github.io/tags/markdown/"}]},{"title":"CentOS下载及版本选择--Linux版本，下载","slug":"CentOS下载及版本选择-Linux版本，下载","date":"2017-01-16T04:02:06.000Z","updated":"2017-01-15T15:12:48.103Z","comments":true,"path":"Linux/CentOS下载及版本选择-Linux版本，下载.html","link":"","permalink":"https://ygcaicn.github.io/Linux/CentOS下载及版本选择-Linux版本，下载.html","excerpt":"CentOS 是一个企业级的 Linux 发行版本，它源于 Red Hat 1 免费公开的源代码。CentOS 完全遵守 Red Hat 的再发行政策，并且以功能上的兼容性为目标。CentOS 对组件的修改主要是去除上游供应商的商标及美工。","text":"CentOS 是一个企业级的 Linux 发行版本，它源于 Red Hat 1 免费公开的源代码。CentOS 完全遵守 Red Hat 的再发行政策，并且以功能上的兼容性为目标。CentOS 对组件的修改主要是去除上游供应商的商标及美工。 镜像目录结构：123456789101112131415161718190_README.txt 22-May-2016 13:52 2210CentOS-6.8-x86_64-LiveCD.iso 22-May-2016 22:18 702MCentOS-6.8-x86_64-LiveCD.torrent 25-May-2016 18:01 28KCentOS-6.8-x86_64-LiveDVD.iso 22-May-2016 21:38 2GCentOS-6.8-x86_64-LiveDVD.torrent 25-May-2016 18:01 76KCentOS-6.8-x86_64-bin-DVD1.iso 23-May-2016 07:53 4GCentOS-6.8-x86_64-bin-DVD1to2.torrent 25-May-2016 18:01 229KCentOS-6.8-x86_64-bin-DVD2.iso 23-May-2016 07:53 2GCentOS-6.8-x86_64-minimal.iso 24-May-2016 00:37 447MCentOS-6.8-x86_64-minimal.torrent 25-May-2016 18:01 18KCentOS-6.8-x86_64-netinstall.iso 22-May-2016 14:07 228MCentOS-6.8-x86_64-netinstall.torrent 25-May-2016 18:01 9799README.txt 22-May-2016 13:52 2210md5sum.txt 24-May-2016 00:41 388md5sum.txt.asc 25-May-2016 17:57 1271sha1sum.txt 24-May-2016 00:41 436sha1sum.txt.asc 25-May-2016 17:57 1319sha256sum.txt 24-May-2016 00:41 580sha256sum.txt.asc 25-May-2016 17:58 1463 README.txt有说明12345678910111213141516171819202122232425262728293031What images are in this directoryCentOS-6.8-x86_64-netinstall.iso This is the network install and rescue image. This image is designed to be burned onto a CD. You then boot your computer off the CD.CentOS-6.8-x86_64-minimal.iso The aim of this image is to install a very basic CentOS 6.8 system, with the minimum of packages needed to have a functional system. Please burn this image onto a CD and boot your computer off it. A preselected set of packages will be installed on your system. Everything else needs to be installed using yum. Please read http://wiki.centos.org/Manuals/ReleaseNotes/CentOSMinimalCD6.8 for more details about this image. The set of packages installed by this image is identical to the one installed when choosing the group named &quot;Minimal&quot; from the full DVD image.CentOS-6.8-x86_64-bin-DVD1.isoCentOS-6.8-x86_64-bin-DVD2.iso These two dvd images contain the entire base distribution. Please burn DVD1 onto a DVD and boot your computer off it. A basic install will not need DVD2. After the installation is complete, please run &quot;yum update&quot; in order to update your system.CentOS-6.8-x86_64-LiveCD.iso This is a CD live image of CentOS 6.8 designed to be burned onto a CD. You then boot your computer using that CD. Please read http://wiki.centos.org/Manuals/ReleaseNotes/CentOSLiveCD6.8 for more details about this image. The disk can also be used to install CentOS 6.8 onto your computer but without offering any package selection options at install time.CentOS-6.8-x86_64-LiveDVD.iso This is a DVD live image of CentOS 6.8 designed to be burned onto a DVD. You then boot your computer using that DVD. Please read http://wiki.centos.org/Manuals/ReleaseNotes/CentOSLiveDVD6.8 for more details about this image. The disk can also be used to install CentOS 6.8 onto your computer but without offering any package selection options at install time. Remember that in order to be able to partition your disk you will need to run the GUI installer which in turns needs enough RAM. The same is true for the network setup step. The release notes ( http://wiki.centos.org/Manuals/ReleaseNotes/CentOS6.8 ) provide more details about these aspects. LiveDVD-LiveCD-DVD123CentOS-6.8-x86_64-LiveCD.isoCentOS-6.8-x86_64-LiveDVD.iso 这两个live版不许要安装到硬盘，可以直接从介质启动系统。LiveCD版——相比LiveDVD是个精简的光盘CentOS系统。体积更小，便于维护使用。 123CentOS-6.8-x86_64-bin-DVD1.isoCentOS-6.8-x86_64-bin-DVD2.iso 这两个镜像是系统安装的镜像，需要安装到硬盘才能使用。DVD1用与基础安装，DVD2为附加RPM包，安装系统时只需要用到DVD1。另外这两个镜像可以作为本地yum源使用。 1CentOS-6.8-x86_64-minimal.iso 最小化安装镜像，very basic CentOS 6.8 system。 1CentOS-6.8-x86_64-netinstall.iso 网络安装镜像，需要联网才能进行安装。 参考文档：https://wiki.centos.org/zh/Manuals/ReleaseNotes/CentOS6.8#Linux下载开源镜像站： 1.企业贡献： 搜狐开源镜像站：http://mirrors.sohu.com/ 网易开源镜像站：http://mirrors.163.com/ 2.大学教学： 北京理工大学： http://mirror.bit.edu.cn (IPv4 only) http://mirror.bit6.edu.cn (IPv6 only) 北京交通大学： http://mirror.bjtu.edu.cn (IPv4 only) http://mirror6.bjtu.edu.cn (IPv6 only) http://debian.bjtu.edu.cn (IPv4+IPv6) 兰州大学：http://mirror.lzu.edu.cn/ 厦门大学：http://mirrors.xmu.edu.cn/ 上海交通大学： http://ftp.sjtu.edu.cn/ (IPv4 only) http://ftp6.sjtu.edu.cn (IPv6 only) 清华大学： http://mirrors.tuna.tsinghua.edu.cn/ (IPv4+IPv6) http://mirrors.6.tuna.tsinghua.edu.cn/ (IPv6 only) http://mirrors.4.tuna.tsinghua.edu.cn/ (IPv4 only) 天津大学：http://mirror.tju.edu.cn/ 中国科学技术大学： http://mirrors.ustc.edu.cn/ (IPv4+IPv6) http://mirrors4.ustc.edu.cn/ http://mirrors6.ustc.edu.cn/ 西南大学：http://linux.swu.edu.cn/swudownload/Distributions/ 东北大学： http://mirror.neu.edu.cn/ (IPv4 only) http://mirror.neu6.edu.cn/ (IPv6 only) 电子科技大学： http://ubuntu.uestc.edu.cn/ 青岛大学：http://mirror.qdu.edu.cn/","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"Linux版本","slug":"Linux版本","permalink":"https://ygcaicn.github.io/tags/Linux版本/"},{"name":"Linux下载","slug":"Linux下载","permalink":"https://ygcaicn.github.io/tags/Linux下载/"}]},{"title":"UEFI 启动：实际工作原理","slug":"grub2-1","date":"2016-11-06T17:07:01.000Z","updated":"2016-11-06T04:19:49.517Z","comments":true,"path":"uncategorized/grub2-1.html","link":"","permalink":"https://ygcaicn.github.io/uncategorized/grub2-1.html","excerpt":"（译）转 UEFI 启动：实际工作原理 2014.05.28\n本文是我翻译自国外技术博客的一篇文章，其中讲述了 UEFI 的一些基本概念和细节。\n本文的原始链接位于：，https://www.happyassassin.net/2014/01/25/uefi-boot-how-does-that-actually-work-then/\n本人的翻译水平有限，难免多有疏漏。废话不多说，请看正文：\n又到 AdamW 的讲课时间了，如果你不想听我的长篇大论，那么请出门右拐。\nKamil Paral 说我有写作癖，知道自己的坏习惯也是件好事。\n可能你已经在互联网上阅读过有关 UEFI 的大量资料。但是有一些重要事项需要了解：这些资料中的 95% 都毫无价值。如果你认为你已经对 UEFI 有所了解，但是如果你的知识来源并不可靠，那么所掌握的知识就不过是一堆误解、谬论、一己之见、信口开河和弥天大谎。先把这些都忘了吧。如果想真正了解有关 UEFI 的权威知识，不妨访问 UEFI 规范、mjg59 的博客、其他靠谱一点的文章/权威人士——包括 Rod Smith、Peter Jones、Chris Murphy，或者阅读一些小众操作系统的文档，前提是这些操作系统的开发人员确实了解 UEFI。","text":"（译）转 UEFI 启动：实际工作原理 2014.05.28 本文是我翻译自国外技术博客的一篇文章，其中讲述了 UEFI 的一些基本概念和细节。 本文的原始链接位于：，https://www.happyassassin.net/2014/01/25/uefi-boot-how-does-that-actually-work-then/ 本人的翻译水平有限，难免多有疏漏。废话不多说，请看正文： 又到 AdamW 的讲课时间了，如果你不想听我的长篇大论，那么请出门右拐。 Kamil Paral 说我有写作癖，知道自己的坏习惯也是件好事。 可能你已经在互联网上阅读过有关 UEFI 的大量资料。但是有一些重要事项需要了解：这些资料中的 95% 都毫无价值。如果你认为你已经对 UEFI 有所了解，但是如果你的知识来源并不可靠，那么所掌握的知识就不过是一堆误解、谬论、一己之见、信口开河和弥天大谎。先把这些都忘了吧。如果想真正了解有关 UEFI 的权威知识，不妨访问 UEFI 规范、mjg59 的博客、其他靠谱一点的文章/权威人士——包括 Rod Smith、Peter Jones、Chris Murphy，或者阅读一些小众操作系统的文档，前提是这些操作系统的开发人员确实了解 UEFI。 好，准备工作做完了。我主要想讨论启动加载，因为对于大多数用户而言，固件在其中扮演着重要角色，同时，不少网站也针对这一过程喋喋不休，由此产生不少误解。 术语首先，我们了解一些术语。BIOS 和 UEFI 都是计算机的固件类型。BIOS 固件（主要）用于 IBM PC 兼容计算机。UEFI 的通用性更强，可用在非“IBM PC 兼容”系列的计算机上。 不存在“UEFI BIOS”。没有任何一台计算机会有“UEFI BIOS”。请不要再说“UEFI BIOS”。BIOS 不是所有 PC 固件的通用术语，它只是 PC 固件的一种特定类型。计算机中包含固件。如果你有一台 IBM PC 兼容计算机，那么固件几乎肯定就是 BIOS 或 UEFI。如果你运行的是 Coreboot，那么恭喜，你是个例外，引以为傲吧。 安全启动 (Secure Boot) 与 UEFI 不是同一个概念。请不要将这些术语混淆使用。安全启动 (Secure Boot) 实际上是 UEFI 规范的一项可选功能，于 UEFI 规范版本 2.2 引入。我们稍后会详细讨论安全启动 (Secure Boot) 到底是什么，但是目前而言，只需要记住它和 UEFI 不同即可。你需要区分安全启动 (Secure Boot) 和 UEFI 的差异，在任何场合，你都应当了解你实际上讨论的是其中哪一个。我们首先讨论 UEFI，然后我们将把安全启动 (Secure Boot) 作为 UEFI 的一项“扩展”来进行讨论，因为这就是安全启动 (Secure Boot) 的本质。 注释：UEFI 不是由微软开发的，也从来不受微软控制。它的前身和基础——EFI，是由 Intel 开发和发布的。UEFI 由 UEFI 论坛进行管理。微软是 UEFI 论坛的成员之一。Red Hat、Apple、几乎所有主要 PC 制造商、Intel（显然）、AMD 和一大批其他主要和次要硬件、软件和固件公司及组织也都是 UEFI 论坛的成员。UEFI 是一套业已达成广泛共识的规范，其中当然也包含各种混乱（我们稍后会专门讨论其中一部分）。UEFI 并不由任何一家公司独裁掌控。 参考资料如果想真正了解 UEFI，阅读 UEFI 规范是个不错的方法。这件事并不难，也不需要什么代价。阅读 UEFI 规范相当枯燥乏味，但是会让你受益匪浅。你可以从官方 UEFI 网站下载 UEFI 规范。尽管下载 UEFI 规范需要先同意某些条款和条件，但是不会带来损失。在我撰写本文时，UEFI 规范的最新版本是 2.4 Errata A（译者注：现在更新到了 2.4 Errata B），本文所写内容也基于这一版本。 BIOS 没有制定相应规范。BIOS 本身就是一项事实标准，从 20 世纪 80 年代开始，BIOS 的工作方式就一成不变。这也是诞生 UEFI 的原因之一。 简单起见，我们可以把 BIOS 和 UEFI 看成两种不同的组合。其中一种是 UEFI和 GPT （我们稍后会讨论 GPT）产生之前，IBM PC 兼容计算机（以下称为 PC）所广泛采用的组合。大部分人可能对这种组合非常熟悉，对其中的细节了如指掌。那么我们就先来讨论在具有 BIOS 固件的 PC 上，启动是如何工作的。 BIOS 启动事实上，BIOS 启动的工作原理非常非常简单。在老式 BIOS PC 上，装有一个或多个磁盘，每个磁盘中包含 MBR。MBR 是另一套事实标准；大体而言，磁盘起始位置以特定格式描述磁盘上的分区，并包含“启动装载程序 (boot loader)”，BIOS 固件知道如何执行这一小段启动装载程序代码。启动装载程序的职责是启动操作系统（现代启动装载程序的大小通常超出了 MBR 空间所能容纳的范围，因此必须采用多阶段设计，其中 MBR 部分只知道如何从其他位置加载下一阶段，我们现在先不着重讨论这一过程）。 在启动系统的过程中，BIOS 固件只能识别系统包含的磁盘。而作为 BIOS 计算机的拥有者，你可以告诉 BIOS 固件你想从哪个磁盘启动系统。而固件本身并不知道其他细节，它只会执行在指定磁盘的 MBR 部分所发现的启动装载程序，就这么回事。在执行启动装载程序之后，固件本身就不再参与启动。 在 BIOS 组合中，所有的多重启动形式都肯定是在固件层上进行处理的。固件层无法真正识别启动装载程序或操作系统，甚至连分区都无法识别。固件所能执行的操作只是从磁盘的 MBR 中运行启动装载程序。你无法从固件外部配置启动过程。 UEFI 启动：背景好，BIOS 组合的背景知识已经明确了。我们现在来看看 UEFI 计算机上的启动原理。即使未掌握本文的细节，也请记住这一点：UEFI 与 BIOS 完全不同。UEFI 启动原理与 BIOS 绝对不同。你不能把 BIOS 启动的原理直接套用到原生 UEFI 启动上。你不能把专为 BIOS 启动设计的工具应用到原生 UEFI 启动的系统上。记住，UEFI 组合完全不同。 还需要了解一个重点：许多 UEFI 固件实现了某种 BIOS 兼容模式（有时候称为 CSM）。许多 UEFI 固件可以像 BIOS 固件一样启动系统，它们可以查找磁盘上的 MBR，然后从 MBR 中执行启动装载程序，接着将后续工作完全交给启动装载程序。有时候，其他人误将此功能称为“禁用 UEFI”，从语言学角度而言，这种说法是荒谬的。系统固件是无法“禁用”的。这种说法很愚蠢，不要采用这种说法。但是在其他人这么说的时候，应该了解他们真正想表达什么。他们讨论的是通过 UEFI 固件的一项功能，以“BIOS 风格”启动系统，而不是采用原生 UEFI 方式启动系统。 我想解释一下原生 UEFI 启动。如果你有一台基于 UEFI 的计算机，其固件具有 BIOS 兼容功能，并且你打算一直使用这项兼容功能，在启动过程中，你的计算机看起来就是基于 BIOS 的。你只需要像 BIOS 启动一样进行所需操作即可。如果你确实有此打算，那么就不要中途变卦。对于你日常使用的操作系统，强烈建议不要混合使用原生 UEFI 启动和 BIOS 兼容启动，尤其不要在同一块磁盘上混用。这么做的话，你会痛不欲生。如果你决定混合使用原生 UEFI 启动和 BIOS 兼容启动，到时候就别找我哭诉。 为了理清头绪，我将假设磁盘采用 GPT，并且包含用于 EFI 的 FAT32 EFI 系统分区 (ESP)。根据你对这些知识的深入程度，你可能发现，在进行原生 UEFI 启动时，GPT 磁盘和 EFI FAT32 ESP 并不是必要条件。但是 UEFI 规范和 GPT 磁盘以及 EFI FAT32 ESP 的联系程度相当密切。在99%的情况下，你要处理的也正是这样的组合。除非你在使用 Mac（老实说，Mac 混乱不堪）。 编辑说明：以下章节（到缺陷为止）在 2014 年 1 月 26 日（本文发布的几小时后）根据 Peter Jones 的反馈进行了大量修订。本文可视为 v2.0 版本。早期版本的写作方式不够严谨，而且内容可能会产生误解。 UEFI 原生启动：实际工作原理——背景言归正传。本节将解释原生 UEFI 启动的实际工作原理。如果已掌握一定程度的背景知识，可能更容易深入理解本节内容。 在固件层，UEFI 的基础架构更丰富，可用于处理系统启动。UEFI 远不像BIOS 那么简单。与 BIOS 不同，UEFI 确实可以（不同程度上）理解“磁盘分区”、“启动装载程序”以及“操作系统”的概念。 你可以稍微看看 BIOS 启动过程，然后再看看 UEFI 启动过程，了解 UEFI 启动过程如何采用多种措施来解决特定问题。 在思考启动过程时，你会发现 BIOS/MBR 查找启动装载程序的方法实在不怎么样。BIOS/MBR 非常奇葩：位于磁盘起始位置的这一小段空间包含神奇代码 (magic code)，而这段神奇代码只作用于系统固件和写入此神奇代码的工具。这种方法有许多问题。 处理不便——你需要特殊工具来写入 MBR，如果要查看 MBR 中包含的内容，唯一的方法几乎就是把 MBR dd 出来，然后进行检查。 如上所述，MBR 本身不足以容纳许多现代启动装载程序。这些启动装载程序会将自身的一小部分安装在 MBR 中，而将其他部分安装到磁盘上的可用空间中。这段可用空间位于常规 MBR 末尾和第一个分区的起始位置之间。这就会造成很大的问题（其实这整个设计就是个大问题，不过无所谓）。对于第一个分区的起始位置，并没有成文的可靠规定，因此难以确保空间足够。只有一件事情是肯定的：这段空间不足以容纳某些启动装载程序的配置。 如果要选择其他启动目标（除磁盘以外），这种设计没有提供任何标准化层或标准化机制，但是用户希望选择除磁盘以外的启动目标。也就是说，他们希望实现多重可启动对象——通常是操作系统。在 BIOS/MBR 组合中，实现这种目的的唯一方法是由启动装载程序进行处理；至于如何实现，并没有进行获得广泛认可的规定。虽然实现的方法非常多，但是它们无法彼此协作，而且也都不是获得广泛认可的标准或规定。而在操作系统/操作系统安装层编写工具的难度很大，无法干净利落地处理多重启动。因此这种设计非常混乱。 这种设计没有提供标准方法，让用户可以从除磁盘以外的目标进行启动。本文不会就此问题进行详细讨论，但是请注意，UEFI 启动的另一优势为：它提供了进行启动（例如，从远程服务器进行启动）的标准方法。 固件层以上的其他层无法配置固件的启动行为，BIOS 没有提供相应机制。 可以想象，在 UEFI 设计之初，开发人员思考过这些问题，并最终提出解决方案。UEFI 固件并不仅仅可以识别磁盘，它也知道启动装载程序代码在每个磁盘上所处的位置，而且在固件层，UEFI 的基础架构更丰富，可用于处理启动装载。接下来，我们讨论下 UEFI 规范中定义的相关内容。 EFI 可执行文件UEFI 规范定义了一种可执行文件格式，并要求所有 UEFI 固件能够执行此格式的代码。当开发人员为原生 UEFI 编写启动装载程序时，就必须按照这种格式编写。这种设计非常简洁直观，也无需进一步解释：对于固件可以执行的代码，固件规范真正定义了其通用格式，这是件好事。 GPT（GUID 分区表）格式GUID 分区表格式与 UEFI 规范具有密切联系，而且，它并不特别复杂，无需多加解释。GPT 是 UEFI 规范提供的良好基础架构之一。GPT 仅仅是分区表的一种标准——磁盘起始位置的信息定义了磁盘所包含的分区。相比 MBR/MS-DOS 分区表，这种分区表对分区的定义要好得多，并且 UEFI 规范要求 UEFI 兼容固件必须能识别 GPT（也要求固件能识别 MBR，以保证向后兼容）。所有这些规范都是相当实用的基础架构： UEFI 规范正建立某些功能，固件层上的一切都可依靠固件本身来实现这些功能。 EFI 系统分区在修订本文时，我才真正思考 EFI 系统分区的概念，让我有如醍醐灌顶。实际上，“EFI 系统分区”的概念可以解决“奇葩”的 MBR 空间所产生的问题。在磁盘起始位置留出自由空间，用于存放启动装载程序代码，但又不定义其容量，这种设计糟糕透顶。这一点在上文已经讨论过了。EFI 系统分区是 UEFI 用于解决这种问题的解决方案。1 具体的解决方案如下：我们要求固件层能够读取某些特定的文件系统类型。UEFI 规范要求兼容固件必须能读取 FAT 格式的变种（包括 FAT12、FAT16 和 FAT32）。UEFI 规范实际扮演的角色就是编纂整理 FAT 文件系统格式的现有解释，确保在采用 UEFI 时可以使用那些格式，并规定 UEFI 兼容固件必须能够读取那些格式。UEFI 规范针对这方面的具体规定如下： “可扩展固件接口 (EFI) 支持的文件系统基于 FAT 文件系统。EFI 定义了可以明确记录和测试的具体 FAT 版本。FAT 的唯一定义必须符合 EFI 规范及关联参考文档，对 FAT 唯一定义的实现必须支持 EFI。为区分 EFI 文件系统与纯 FAT，定义了新的分区文件系统类型。” “EFI 系统分区”是采用 FAT 变种（UEFI 规范定义的变种之一）格式化的任意分区，该分区被赋予特定 GPT 分区类型，以帮助固件识别该分区。此分区的目的如上所述：固件层确实可以读取“普通”磁盘分区中的数据。希望我已明确解释为何这种设计更佳：操作系统可以创建、格式化和挂载分区（采用广泛理解的格式），并将启动装载程序的代码和固件可能需要读取的所有其他内容放到这个分区中，而不用像 MBR 磁盘一样，将启动装载程序的代码写入磁盘的起始位置空间。 刚开始的时候，对我而言，整个 ESP 的设计看起来有点匪夷所思且令人困惑，因此我希望本节可以解释为何 ESP 实际上是非常优秀的设计——真正匪夷所思和令人困惑的设计是 BIOS/MBR。若要从操作系统层写入某些内容，唯一的方法是将这些内容写入磁盘起始位置的某部分（但不知道是多少）空间，而并没有具体规定其中的具体实现。如果回过头再看，这种设计并不明智，且难以理解。 正如我们稍后会强调的那样，UEFI 规范试图采用更直观严格的方法——它很少禁止固件执行其他操作。UEFI 规范并不反对编写固件，用于执行以其他格式写成的代码、读取其他类型的分区表，以及读取用UEFI 变种文件系统（非 FAT）格式化的分区。但是 UEFI 兼容固件必须至少能够实现执行 EFI 可执行文件、读取 GPT 分区表、以及读取 ESP，因此如果你正编写操作系统或其他东西，并且想要在 UEFI 兼容固件上运行的话，你也得遵循 UEFI 规范，这就是 EFI 系统分区的概念非常重要的原因：它允许（至少理论上）将 EFI 可执行文件放在以 UEFI FAT 格式化且 GPT 分区类型正确无误的分区上，另外，系统固件要能够读取该分区。这种机制非常严谨，等价于 BIOS 中的“固件能够执行放置在 MBR 空间中的启动装载程序代码”。 UEFI 规范UEFI 规范为我们提供了三大重要基础，这些重要基础是上层架构正常运行的立足之本： 读取分区表 访问某些特定文件系统中的文件 执行特定格式的代码 相比 BIOS 固件所提供的功能，UEFI 的功能要丰富得多。但是，为了完成固件层可以处理多重目标（而不仅仅是磁盘）启动的愿景，我们需要其他基础：需要建立一种机制，通过这种机制，固件可以查找各种可能的启动目标，并提供相应的配置方法。 UEFI 启动管理器UEFI 规范定义了名为 UEFI 启动管理器的一项功能（Linux发行版包含名为efibootmgr 的工具，可用于更改 UEFI 启动管理器的配置）。如果你确实阅读过 UEFI 规范，那么就会发现，UEFI 规范对 UEFI 启动管理器作出了如下规定： “UEFI 启动管理器是一种固件策略引擎，可通过修改固件架构中定义的全局NVRAM 变量来进行配置。启动管理器将尝试按全局 NVRAM 变量定义的顺序依次加载 UEFI 驱动和 UEFI 应用程序（包括 UEFI 操作系统启动装载程序）。” 好，既然已经明确了这一概念，那我们就继续吧。不，先等等。我来先把那一项规定解释清楚，便于理解。简单来说，你可以把 UEFI 启动管理器视为启动菜单。在 BIOS 固件上，固件层的“启动菜单”（当然）是，启动时连接到计算机的各个磁盘——不多不少。但是对于 UEFI 固件而言，情况有所不同。 UEFI 启动管理器可以进行配置——简言之，你可以向“启动菜单”添加项或者从中删除项。固件也可以（事实上， UEFI 规范也有此要求）根据连接到计算机的磁盘或根据某些固件配置，在此启动菜单中“生成”有效项。你也可以检查启动菜单，确保正确无误。 UEFI 提供了一种非常优秀的机制，可以从上层架构执行此操作：你可以从已启动的操作系统中配置系统启动行为。如果已通过 UEFI 启动 Linux，就可以使用 efibootmgr 工具来完成所有这些操作。Windows 也有相应的工具，但是我对 Windows 下的工具非常不熟悉。我们不妨看一些典型的 efibootmgr 输出，这些是我从 Fedora 论坛转过来的，稍微进行了调整： [root@system directory]# efibootmgr -vBootCurrent: 0002Timeout: 3 secondsBootOrder: 0003,0002,0000,0004Boot0000 CD/DVD Drive BIOS(3,0,00)Boot0001 Hard Drive HD(2,0,00)Boot0002 Fedora HD(1,800,61800,6d98f360-cb3e-4727-8fed-5ce0c040365d)File(\\EFI\\fedora\\grubx64.efi)Boot0003 opensuse HD(1,800,61800,6d98f360-cb3e-4727-8fed-5ce0c040365d)File(\\EFI\\opensuse\\grubx64.efi)Boot0004* Hard Drive BIOS(2,0,00)P0: ST1500DM003-9YN16G .[root@system directory]# 这个示例非常清晰。我们可以从中观察细节。 第一行表示，目前你从“启动菜单”的哪个项进行了启动。第二行非常明显（如果固件的 UEFI 启动管理器显示了类似启动菜单的界面，那么这一行表示继续启动默认项之前的超时）。BootOrder 是列表中启动项的尝试顺序。其余输出显示了实际的启动项。我们稍后会说明每一个启动项具体作用。 如果完全正常启动 UEFI 固件，而不进行任何调整（我们稍后会讨论），UEFI 固件将按照BootOrder 中列出的顺序，尝试从“启动菜单”中的每个“项”进行启动。因此，在这台计算机上，UEFI 固件将尝试启动名为“opensuse”的项，如果启动失败，然后再尝试启动名为“Fedora”的项，然后再是“CD/DVD Drive”，接着是第二项“Hard Drive”。 UEFI原生启动：实际工作原理——启动管理器项那么，这些项的实际含义是什么？实际上，UEFI 规范之所以显得复杂，很大程度上是因为其中的不确定因素太多。如果你正在阅读 UEFI 规范，那么先做好心理准备，然后前往 EFI_DEVICE_PATH_PROTOCOL 一节。但是请注意，这个协议是通用的，虽然这个协议不涉及启动过程，但是有其他作用——这实际上就是 UEFI 官方的设备标识方法，这种标识方法可用于启动管理器项以及各种其他用途。出于各种原因，并不是每一种潜在的 EFI 设备都像 UEFI 启动管理器项一样起作用（如果你想从视频适配器启动，很可能不会成功）。但是启动菜单中显然可以包含指向 PXE 服务器（而不是磁盘分区）的项。UEFI 规范进行了多项规定，可以向 UEFI 启动管理器配置中添加除磁盘以外的启动目标。 但是对我们而言，只需要考虑连接到计算机的一般磁盘即可。既然这样，我们来讨论下可能遇到的三种启动项类型。 BIOS 兼容启动项在本示例中，Boot0000 和 Boot0004 实际上是 BIOS 兼容模式启动项，而不是原生 UEFI 启动项。这些启动项不是通过外部工具添加到 UEFI 启动管理器配置中的，而是由固件本身生成的——这也是 UEFI 固件实现 BIOS 兼容启动的常见方式，通过生成 UEFI 启动管理器项，可触发指定设备的 BIOS 启动。至于 UEFI 启动管理器如何呈现给用户，这是另一个问题，我们稍后讨论。根据具体固件及其配置，其中有些项可能无法显示。每一项只会具有一个名称（“CD/DVD Drive”、“Hard Drive”），这表示“如果选中此项，那么就以 BIOS 兼容模式启动本磁盘”（其中，对于 Boot0000，“本磁盘”为 3,0,00，对于 Boot0004，“本磁盘”为 2,0,00）。 “回退路径 (Fallback path)”UEFI 原生启动项Boot0001 项（我虚构的，实际操作中可能不存在，这里只是为了举例说明）用于通知固件尝试从特定磁盘启动（以 UEFI 模式而不是 BIOS 兼容模式），但是并没有向固件提供其他信息。它没有指定磁盘上的具体启动目标，而只是让固件启动磁盘。 UEFI 规范定义了一种“回退”路径 (Fallback path)，用于启动此类启动管理器项，其工作原理类似于 BIOS 驱动器启动：它会在标准位置查找某些启动装载程序代码。但是其中的细节和 BIOS 不同。 当尝试以这种方式启动时，固件真正执行的操作相当简单。固件会遍历磁盘上的每个 EFI 系统分区（按照磁盘上的分区顺序）。在 ESP 内，固件将查找位于特定位置的具有特定名称的文件。在 x86-64 PC 上，固件会查找文件 \\EFI\\BOOT\\BOOTx64.EFI。固件实际查找的是 \\EFI\\BOOT\\BOOT{计算机类型简称}.EFI，其中，“x64”是 x86-64 PC 的“计算机类型简称”。文件名还有可能是 BOOTIA32.EFI (x86-32)、BOOTIA64.EFI (Itanium)、BOOTARM.EFI（AArch32，即32位ARM）和 BOOTAA64.EFI（AArch64，即64位ARM）。然后，固件将执行找到的第一个有效文件（当然，文件需要符合UEFI规范中定义的可执行格式）。 这种机制的设计目的不在于启动日常使用的操作系统。它的设计目的更像是为了启动可热插拔、与设备无关的介质（如 Live 映像和操作系统介质）。这也是这种机制的常见用途。如果查看 Linux 或其他操作系统的 UEFI 兼容 Live 或安装介质，你会发现其中包含 GPT，以及位于（或靠近）设备起始位置的 FAT 分区，该分区的 GPT 分区类型标识为 EFI 系统分区。在那个分区中，会有一个 \\EFI\\BOOT 目录，目录中至少包含上述特殊命名的文件之一。当以原生 UEFI 模式启动 Fedora Live 或安装介质时，就会采用这种机制。BOOTx64.EFI（或其他）文件将处理剩余启动过程，从而启动介质上包含的真正操作系统。 完全原生 UEFI 启动项Boot0002 和 Boot0003 是存储设备上所安装操作系统的“典型”项。这些项显示了 UEFI 启动机制的全部优势，不仅仅是“从此磁盘启动”，而是“启动此特定磁盘上此特定位置中的这一特定启动装载程序”。 Boot0002 是由原生 UEFI Fedora 安装生成的启动项。Boot0003 是由原生 UEFI OpenSUSE安装生成的启动项。按照字面意思，这些启动项表示“从此分区加载这一文件”。分区指的是 HD(1,800,61800,6d98f360-cb3e-4727-8fed-5ce0c040365d) 这个东西：表示某一特定分区（使用 EFI_DEVICE_PATH_PROTOCOL，我不打算对此进行详细介绍。如果你通过固件界面和 efibootmgr 与启动管理器进行交互，你也不需要知道其中的细节）。文件指的是 (\\EFI\\opensuse\\grubx64.efi) 这个东西：它仅表示“加载所述分区上此位置中的文件”。这里所指的分区基本上始终指的就是充当 EFI 系统分区的那个分区，因此：可以放心地让固件访问 EFI 系统分区。 UEFI 规范提供这一机制，以便操作系统可启动：操作系统将启动装载程序（作用为加载操作系统内核等）安装到 EFI 系统分区中，并使用某一名称（显然，这一名称通常来源于操作系统名称）以及启动装载程序（EFI 可执行格式，用于加载操作系统）的位置向 UEFI 启动管理器配置中添加启动项。 Linux发行版使用 efibootmgr 工具处理 UEFI 启动管理器。进行原生 UEFI 安装时，有关启动装载方面，Linux 发行版实际进行的操作相当简单：它会创建一个 EFI 系统分区（如果不存在此分区），使用相应配置将 EFI 启动装载程序（通常为 grub2-efi，但是也有例外）安装到 EFI 系统分区中的正确路径下，然后调用 efibootmgr 添加相应的 UEFI 启动管理器项（指向其启动装载程序）。如果已存在 EFI 系统分区，大部分发行版会使用现有分区（尽管完全可以创建新的 EFI 系统分区并使用这个新分区）：我们已经提到过，UEFI 是一种宽松规范，只要在逻辑上遵循其设计，那么有多少个 EFI 系统分区都没问题。 配置启动过程（固件 UI）上文描述了 UEFI 规范定义的基本机制，用于管理 UEFI 启动过程。固件用户界面可能不会明确遵循这一机制，了解这一点非常重要。不幸的是，UEFI 规范有意未限制启动过程的呈现方式或用户配置启动过程的方式，这表示——由于我们也从事固件工程——每个固件会有不同的实现方法，并且其中某些固件的实现方法较疯狂。 许多固件的启动配置界面较直观。优秀的固件设计至少会显示启动顺序以及其中的各个启动项，允许用户添加/删除项、更改启动顺序或在某次特定启动中忽略原有启动顺序（仅针对那次启动生效，或直接让固件启动特定菜单项，甚至可以选择让固件以 BIOS 兼容模式或 UEFI“回退 (Fallback)”模式“启动这块磁盘”，我的固件就可以这么操作）。此类界面通常可以仅按名称显示完整的原生 UEFI 启动项（例如我们上文提到的 Fedora 和 OpenSUSE 示例）；你需要检查 efibootmgr –v 的输出，以详细了解在调用这些项时，它们具体会尝试并执行哪些操作。 某些固件会尝试对配置进行抽象和简化，最终结果良莠不齐。例如，如果可以选择“启用或禁用”BIOS 兼容模式，固件很有可能会为已连接驱动器的 UEFI 启动管理器配置添加或删除 BIOS 兼容项。如果可以选择“启用或禁用”原生 UEFI 启动，那么在用户“禁用”原生 UEFI 启动时，固件很有可能更改 UEFI 启动管理器配置，从 BootOrder 中删除所有原生UEFI启动项。 请谨记，固件界面中的所有配置选项所执行的操作就是在后台配置 UEFI 启动管理器的行为。如果你能理解以上所有内容，那么当你更改固件界面中的选项时，你会更容易理解其背后的本质。 在 BIOS 中，系统不会始终尝试优先从可移动驱动器（CD、USB）进行启动，然后再从驱动器启动。根据实际情况，结果可能有所不同。有些 BIOS 固件会优先尝试从 CD 启动，然后再尝试从硬盘启动（而不是 USB）。试图安装新的操作系统时，用户已习惯于时常检查 BIOS 配置，以确保启动顺序“正确无误”。 UEFI 也是如此，但是由于 UEFI 启动管理器机制的灵活性/复杂性，这一过程看起来可能显得陌生而可怕。 在系统尝试启动固定启动项之前，如果想要确保系统使用“回退(Fallback)”机制优先从可移动设备启动（例如，在安装 Fedora 时），需要将可移动设备作为固件的默认启动项，或需要相应设置固件。根据具体固件界面，可能发现每个连接的可移动设备都有对应的“菜单项”，你只需要调整启动顺序，把你想要的可移动设备放在首位即可，有时候你也会发现可以直接请求“对此特定磁盘进行 UEFI 恢复启动”，另外你还可能发现固件会尝试将配置进行抽象。我们不知道具体的固件界面是什么样，因此难以编写说明。但是既然你已了解背后的工作原理，那么就可能更容易理解固件用户界面配置的含义。 配置启动过程（通过操作系统）如上所述，与 BIOS 机制不同，你可以从操作系统层面配置 UEFI 启动过程。如果你的固件比较令人恶心，你可能需要执行此操作才能达成目的。 你可以使用之前提过的 efibootmgr 工具来添加、删除和修改 UEFI 启动管理器配置中的项，这一工具也具有其他丰富功能。你可以更改启动顺序。你可以更改下次启动时的首要启动项，而不需要使用 BootOrder 列表（如果你或其他某些工具已经进行过配置，efibootmgr –v 的输出将包括 BootNext 项，说明下一次启动将加载的菜单项）。Windows 下也有类似的工具。因此如果你难以从固件界面配置 UEFI 启动，但是你可以启动某种原生 UEFI 操作系统，那么你可以考虑从操作系统（而不是固件 UI）进行启动配置。 结论： UEFI固件包含某些非常类似于启动菜单的内容。 可以使用 efibootmgr –v 从任何原生 UEFI 启动的 Linux 操作系统中查询 UEFI 启动配置，也可以使用 efibootmgr 更改配置（有关详细信息，请参阅 man 页面）。 “启动菜单”可以包含表示“以 BIOS 兼容模式启动此磁盘”，“通过回退路径 (Fallback path) 以原生 UEFI 模式启动此磁盘”（将使用上文所述的“寻找 BOOT(某字符串).EFI”方式），或“启动此特定位置（几乎始终为 EFI 系统分区）中的特定 EFI 格式的可执行文件”等含义的项。 UEFI 规范尝试一种优秀、简洁的设计，让所有操作系统都将其自身的启动装载程序安装到 EFI 系统分区中，然后在“启动菜单”中添加指向这些启动装载程序的项，同时不得干涉其他目标的启动过程。 你的固件 UI 可以自由实现此机制，虽然具体的实现结果良莠不齐。 在 UEFI 计算机上安装操作系统 我们快速浏览下上文中与在 UEFI 计算机上安装操作系统相关的具体结果。 原生 UEFI 启动和 BIOS 兼容启动 用户有时会忽略以下事项： 如果以“原生 UEFI”模式启动安装介质，安装介质将以原生 UEFI 模式安装操作系统：它将尝试向 EFI 系统分区写入 EFI 格式的启动装载程序，并尝试向 UEFI 启动管理器的“启动菜单”中添加启动项，用于启动该启动装载程序。 如果以“BIOS 兼容”模式启动安装介质，安装介质将以 BIOS 兼容模式安装操作系统：它将尝试向磁盘上的 MBR 空间写入 MBR 类型的启动装载程序。 这适用于（现在暂时忽略其中的无关警告）我接触过的所有操作系统。因此你可能确实想了解，如何在固件层选择以原生 UEFI 模式启动可移动设备，以及如何在固件层选择以 BIOS 兼容模式启动可移动设备，确保在安装时可以随意选择需要使用的模式。 如果以 BIOS 兼容模式启动安装介质，那么你绝对无法成功进行操作系统的原生 UEFI 安装，因为安装程序无法配置 UEFI 启动管理器（除非以原生 UEFI 模式启动安装介质）。 理论上，在以原生 UEFI 模式启动之后，操作系统的安装程序可通过 BIOS 模式安装该操作系统，即，将启动装载程序写入磁盘 MBR，但是大部分安装程序无法执行此操作，这种做法比较可取。 确定启动模式有时候，在启动操作系统安装程序之后，你不确定启动模式为原生 UEFI 模式还是 BIOS 兼容模式。别担心。有几种简单方法可以确定启动模式。最简单的方法之一是尝试读取 UEFI 启动管理器。如果你启动了 Linux 安装程序或环境，并且可以运行 shell（例如，在 Fedora 安装程序中是 Ctrl-Alt-F2），请运行 efibootmgr –v。如果你启动的是原生 UEFI 模式，那么就可以看到上文所示的 UEFI启动管理器配置。如果你启动的是 BIOS 兼容模式，那么会看到类似以下内容： Fatal: Couldn’t open either sysfs or procfs directories for accessing EFI variables.Try ‘modprobe efivars’ as root. 如果启动了其他操作系统，你可以尝试运行该操作系统的内置实用程序，读取 UEFI 启动管理器，并查看是否显示了明确输出或类似错误。或者你可以检查系统日志并搜索“efi”和/或“uefi”，从中可能发现蛛丝马迹。 启用原生 UEFI 启动若要启用原生 UEFI 模式的启动，那么操作系统安装介质必须明确符合我们刚刚说明的所有规范：具有 GUID 分区表，和 EFI 系统分区，启动装载程序位于正确的“回退”路径 (Fallback path) 中—\\EFI\\BOOT\\BOOTx64.EFI（其他平台可能会有其他名称）。如果无法以原生 UEFI 模式启动安装介质，并且无法查出原因，那么请检查安装介质是否满足上述条件。显然，当使用 livecd-iso-to-disk 工具将 Fedora 映像写入 USB 存储器时，你必须传递 –efi 参数，才能将存储器配置为可用 UEFI 模式启动。 强制使用 BIOS 兼容启动如果你的固件难以通过 BIOS 兼容模式从可移动介质启动，但是你又确实想通过这种方式启动，那么可以使用一些小把戏：完全禁用该介质的原生 UEFI 启动模式。可以通过清除所有 EFI 系统分区来轻松执行此操作（或者，如果使用 livecd-iso-to-disk 从 Fedora 映像创建 USB存储器，那么只需去掉 –efi 参数，存储器就会变为不可通过 UEFI 模式启动）。如果执行完此操作以后，你的固件仍然无法以 BIOS 兼容模式启动介质，那么就去吐槽你的固件供应商吧（如果还没吐槽过）。 磁盘格式（MBR vs. GPT） 其他注意事项如下： 如果想执行“BIOS 兼容”类型的安装，那么需要安装到 MBR 格式的磁盘。 如果想执行原生 UEFI 安装，那么需要安装到 GPT 格式的磁盘。 当然，为了给用户找不自在，许多固件可以通过 BIOS 模式从 GPT 格式的磁盘启动。事实上，从技术层面而言，也要求 UEFI 固件能从 MBR 格式的磁盘以 UEFI 模式启动（虽然无法保证）。但是你应当尽可能避免这种情况。这些注意事项非常重要，因为许多用户都曾深受其害。例如，以原生 UEFI 模式启动操作系统安装程序，然后试图直接安装到 MBR 格式的磁盘是非常不明智的。很有可能失败。多数现代操作系统安装程序将把磁盘自动重新格式化为正确格式（如果你允许安装程序彻底清除磁盘数据），但是，如果你尝试让安装程序“对此 MBR 格式的磁盘执行原生 UEFI 安装，并且不要重新格式化这块磁盘，因为上面有重要数据”，那么就很有可能失败，尽管技术层面而言，UEFI 规范提到了这种配置。具体而言，至少 Windows 和 Fedora 会明确禁止这种配置。 检查磁盘格式你可以使用 parted 实用程序检查给定磁盘的格式： [adamw@adam Downloads]$ sudo parted /dev/sdaGNU Parted 3.1Using /dev/sdaWelcome to GNU Parted! Type ‘help’ to view a list of commands.(parted) pModel: ATA C300-CTFDDAC128M (scsi)Disk /dev/sda: 128GBSector size (logical/physical): 512B/512BPartition Table: msdosDisk Flags: Number Start End Size Type File system Flags1 1049kB 525MB 524MB primary ext4 boot2 525MB 128GB 128GB primary lvm (parted) 注意到 Partition table: msdos 那一行了吗？这是一块 MBR/MS-DOS 格式的磁盘。如果是 GPT 格式的磁盘，会显示 gpt。你可以从 parted 中通过执行 mklabel gpt 或 mklabel msdos 将磁盘重新格式化为其他类型分区表。这会破坏磁盘内容。 对于多数操作系统的安装程序而言，如果你采用的磁盘配置会清空目标磁盘的所有内容，那么根据执行的安装类型，安装程序就会自动使用最合适的配置重新格式化磁盘。但是如果你想使用现有磁盘而不格式化，那么你需要检查该磁盘的格式并三思而后行。 执行手动分区时处理 EFI 系统分区我只能针对 Fedora 给出权威建议，但是其中的主要内容可能也适用于其他发行版/操作系统。 执行原生 UEFI 安装，并且采用 GPT 格式的磁盘时，或者允许 Fedora 重新格式化磁盘（通过删除所有现有分区）时，如果允许 Fedora 自动处理分区，那么 Fedora 就会自动处理 EFI 系统分区。 但是，如果使用自定义分区，Fedora 会要求指定 EFI 系统分区，以供安装程序使用。如果不执行此步骤，安装程序会报错（错误消息的含义不明）并拒绝启动安装。 因此，如果执行原生 UEFI 安装并使用自定义分区，需要确保类型为“EFI 系统分区”的分区已挂载到 /boot/efi（这是 Fedora 查找 EFI 系统分区的路径）。如果系统上存在现有 EFI 系统分区，那么仅需将其挂载点设置为 /boot/efi 即可。如果还没有 EFI 系统分区，那么请创建一个分区，将其类型设置为 EFI 系统分区，大小至少为 200MB（建议 500MB），然后将其挂载点设置为 /boot/efi。 具体示例总结：如果购买了 Windows 8 或更高版本的操作系统，那么你的 Windows 基本上肯定是通过原生 UEFI 安装到 GPT 格式磁盘的。这表示如果你想安装其他操作系统，并与 Windows 共存，那么需要通过原生 UEFI 方式安装操作系统。如果你不喜欢 UEFI，并且想要用回老掉牙的 BIOS，那么恐怕就得清空整个原生 UEFI 的 Windows，而且需要重新将磁盘格式化为 MBR。 缺陷上文解释了 UEFI 的启动原理(至少解释得差不多了)。我这种描述方法应该还可以吧？ 但是，UEFI 并不完美，也有许多问题。 细心的读者可能已经留意，我曾经提到过，UEFI 规范提供了一种机制。这种说法很严谨，也很重要。由于 UEFI 规范是一种“广泛共识”，因此其主要缺点之一（就特定方面而言）是并未提供具体实现。 如果仔细阅读 UEFI 规范，就会发现 UEFI 规范的基本方式是定义 UEFI 兼容固件必须支持的一系列功能。但是 UEFI 规范并没有严格规定这些功能的具体实现方法。 因此，UEFI 规范只要求系统固件必须遵循其中描述的所有内容，以便满足 UEFI 兼容固件的要求。但是，规范本身未规定操作系统“应该”或“必须”怎么做，并且 UEFI 规范也没有规定固件不得支持（或者不期望支持）的功能。换言之，在制定 UEFI 固件时，需要支持 GPT 格式的磁盘和 FAT 格式的 EFI 系统分区，并且必须以标准格式读取 UEFI 启动管理器项等等——但是也可以随意添加其他未规定的功能。 从 UEFI 规范中不难发现其中的隐喻——UEFI 规范仔细设置了一种良好机制，用于在固件层处理操作系统（或其他启动项）选择。但是 UEFI 规范并不要求一定要这么做，其他广受赞誉的规范也没有类似规定。 因此，在实际使用时，我们可能遇到各种复杂情况。例如，Apple Mac 的 HFS+ 分区中随附了某些启动装载程序。UEFI 规范提到，UEFI 兼容固件必须支持特定 GPT 分区类型的 UEFI FAT 分区（标识为“EFI 系统分区”），但是 UEFI 规范并没有提到固件不能识别其他文件系统类型并从中加载启动装载程序。（此类分区是否应视为“EFI 系统分区”，这很难回答，在此不做探讨。） 要是所有厂商都能按照 UEFI 规范严格使用 EFI 系统分区，那就不会有这么多问题了。但是 Apple 毕竟是 Apple，它的产品设计领先于其他厂商，率先设计出了可以从 HFS+ 分区读取和加载代码的固件，导致现在其他厂商不得不紧随 Apple 的脚步，除非他们不打算支持 Mac。在启动过程设计中，Apple 进行的工作远超出 UEFI 规范的范围，因此，如果你想让其他操作系统以美观的图标或其他形式显示在 Mac 的图形启动菜单上，你所要做的操作将超出 UEFI 规范的建议范围。 还有各种类似的极端状况，使人烦不胜烦，但是我们先不管了。这篇文章够长的了。 另外，就像之前提到过的，UEFI 规范并没有对机制的具体呈现方式进行约束。因此，如果一些软件公司设计的操作系统符合 UEFI 规范，并且可以安装 EFI 启动装载程序，并明确命名 EFI 启动管理器项（例如，Fedora 和 Windows），那么如果要向用户提供某种相对辨识度较高的漂亮界面，让用户可以从中选择启动 Windows 或 Fedora，就得看固件本身设计得怎么样。固件设计得越糟糕，操作系统工程师就越不会遵守 UEFI 规范，他们越可能在固件层上另起炉灶。 说句公道话，我们可以在操作系统层实现更多功能。我们可以用更整洁直观的方式实现 efibootmgr 的所有功能——例如，我们可以采用“无视下一次启动时的启动顺序，直接启动此项”，同时将“重新启动到 Windows”作为选项之一。如果开发人员能够用更直观的方式展现 efibootmgr 的所有功能，那将会非常不错。Windows 8 系统在一定程度上采用了这种方式——例如，用户可以从 Windows 8 设置菜单中将系统重新启动到固件 UI。但是这还不够。 这些实在令人欲哭无泪，因为 UEFI 本来可以更好地进行统一。对于多重启动，BIOS 不提供任何类型的规范或标准，因此完全需要在固件层上处理多重启动。我们（这一行业）已经提出了某种处理多重启动的规范，但是我们从未将其付诸实施，因此最终不了了之。而每种操作系统都采用自己的多重启动方法，大量开发人员也自己写了启动装载程序，试图包揽所有操作系统。而所有操作系统和独立的启动装载程序难以互相兼容。我想说的是，在 UEFI 诞生之前，多重启动的实现方式一团混乱。 如果 UEFI——或者基于 UEFI 的某种规范——要求所有厂商遵循 UEFI 提出的规范，并要求固件提供直观的用户界面，那将会终结现阶段的混乱情况。但是现实不如人意，因此 UEFI 的情况完全可能比 BIOS 更糟糕。如果大量固件没有为 UEFI 启动管理器机制提供良好的 UI，那么操作系统供应商可能放弃 UEFI 启动管理器机制（或选择性地进行支持），转而在 UEFI 中重现 BIOS 多重启动的混乱情况——如此一来，我们就得收拾所有烂摊子，外加 UEFI 启动管理器层的其他影响。在整个 UEFI 启动管理器机制上，用户可能装有多个启动装载程序，互相争抢装载多个操作系统的控制权，而 UEFI 启动管理器机制只会机械地处理各种变量，而无法解决这种混乱情况。 这不是某人灵光闪现的荒唐想法，而是可能实际发生的真实情形。 另外，在这方面产生的 UEFI 缺陷是由一时疏忽引起的——这些缺陷不受委员会控制，也不是某人故意为之的结果。如果你的系统固件很坑爹，无法让你轻松访问 UEFI 启动管理器，那么你的发泄对象不应该是 UEFI 论坛或微软，当然也不是 Fedora 或者我。你应该归咎于系统/主板制造商和他们雇用的傻逼固件开发人员。凡是大脑健全的人，都能看出来，UEFI 规范已经明确说明，为 UEFI 启动管理器提供某种直观的用户界面是非常有益的，所有反人类的固件都是一堆垃圾代码。的确，UEFI 论坛已经意识到固件工程师难以脱离现有约束重新学习新规范，但是，固件工程师最终还是应该与时俱进。 简单来说，“所有固件都是垃圾代码”。这句话通常非常准确。 安全启动 (Secure Boot)我们最后要介绍的，就是安全启动 (Secure Boot)。 安全启动 (Secure Boot) 并不神奇，也不复杂。才怪。安全启动 (Secure Boot) 复杂得要命，但是其理论并不复杂。安全启动 (Secure Boot) 本身也并不邪恶。事实就是如此，你也应当认同这一事实，除非你认为GPG也有恶意。 在 UEFI 规范（2.4A 版本）的第 28 章对安全启动 (Secure Boot) 进行了定义。这种机制事实上非常明智。但是其原理却非常简单。UEFI 规范规定固件可以包含一系列签名，并拒绝运行未签名或签名与固件中包含的签名不一致的 EFI 可执行文件。 就这么简单?当然不是了，这只是一种简单概括。安全问题很复杂，因此才会产生通过安全启动 (Secure Boot) 来实现真正安全启动链的各种方法。mjg59 可以进行详细介绍，或者你可以完整阅读第 28 章。但是其中只涉及了基本概念。 使用公开密钥加密来验证某个文件完整性的方法很难判断其好坏。几乎所有 Linux 发行版都依赖这种加密方法——我们为软件包签名，在尝试安装未使用我们的密钥之一签名的软件包时，软件包管理器将发出警告。这不是我们的错，我也不认为会有人因为以这种方式使用公开密钥加密进行签名而归咎于操作系统本身。从字面上看，安全启动 (Secure Boot) 与这种广泛认可的机制完全相同，只不过安全启动 (Secure Boot) 适用于启动链。由于一撮媒体人找错了槽点，并揪着不放，导致大众受到了广泛误导，认为安全启动 (Secure Boot) 是洪水猛兽。 UEFI 规范中定义的安全启动 (Secure Boot) 并没有对固件所信任的密钥形式及其来源作出规定，我也不打算介绍所有细节，因为过于枯燥乏味，而且本文已经挺长了。但是总的来说，UEFI 规范只对执行启动链的加密验证进行了定义。UEFI 规范甚至没有涉及用于执行这一过程的策略可能产生的问题。这本来并没有错，因为这样可以保证其灵活性，并且 UEFI 规范允许在多个层面配置涉及的所有机制。UEFI 规范中未提及微软，也没有和微软互相勾结。如果你不信，那么你可以阅读 UEFI 规范。我已经提供了所有说明。字面上来说，对于那些反对在固件规范中将启动装载程序加密验证机制作为可选功能的人，我不予置评。 实际使用安全启动 (Secure Boot)有关安全启动 (Secure Boot) 的所有不满并不针对安全启动 (Secure Boot) 机制本身——虽然发出这些不满的人可能不这么认为——而是针对安全启动 (Secure Boot) 在实际操作中的特定实现方式。 我们唯一在意的是，对于预装 Windows 8 或更高版本 Windows 的 PC 而言，安全启动 (Secure Boot) 是默认开启的。 微软将这些称为“Windows 硬件认证要求”。这些要求并不是什么绝密内容，所有人都可以在互联网上阅读。 如果想从微软那里以低廉的价格获得预装 Windows 的批量许可，并在机箱上贴有“微软认证”标签，那么你必须符合这些认证要求。微软的约束力有限：他们不是美国或其他国家/地区的法律制定者，无论其他人怎么想。即使你销售的 PC 不符合这些要求，比尔•盖茨也不会拿你怎么样，前提是你不需要预装廉价的 Windows 副本和那张“微软认证”标签。对于不符合微软许可计划的在售 PC，事实上并不要求如何配置安全启动 (Secure Boot)，甚至根本不需要提供安全启动 (Secure Boot) 功能。具有 UEFI 2.2 或更高版本兼容固件的 PC 必须提供安全启动 (Secure Boot) 功能，但是并没有规定具体的实现方法（包括关闭安全启动 (Secure Boot) 的方法）。 如果你对安全启动 (Secure Boot) 意见很大，那么就别找借口了，马上去读读微软认证要求吧。你可以搜索“Secure Boot”来阅读相关内容。从“System.Fundamentals.Firmware.UEFISecureBoot”一节开始。 你最好读一遍，但是我对其内容进行了总结。 符合微软认证要求的计算机必须满足以下条件： 默认启用安全启动 (Secure Boot)（服务器除外） 在其信任密钥列表中包含微软的密钥 启用安全启动 (Secure Boot) 时，必须禁用 BIOS 兼容模式（如果没记错的话，UEFI 规范也有此要求） 支持签名黑名单 符合微软认证要求的 x86 计算机还必须满足以下附加条件： 允许自然人禁用安全启动 (Secure Boot) 允许自然人启用自定义模式，以及修改固件的信任密钥列表 符合微软认证要求的 ARM 计算机还必须满足以下附加条件： 不允许自然人禁用安全启动 (Secure Boot) 不允许自然人启用自定义模式，以及修改固件的信任密钥列表 是的，你没看错。对于 x86 计算机，微软认证要求明确规定了自然人用户应当能够完全控制安全启动 (Secure Boot)（启用或禁用），或完全控制安全启动 (Secure Boot) 的信任密钥列表。另一个重点是，尽管认证要求规定，信任密钥列表必须包括微软的密钥，但是其中没有规定不允许包括其他密钥。微软认证要求也明确允许系统包含其他任意数量的信任密钥。 这些要求并不完全出于微软的好意，之所以作出这些规定，是因为如果不这么做的话，微软将面临大量诉讼2。真正了解 UEFI 和安全启动 (Secure Boot) 的用户可能不会曲解微软认证要求，这些要求非常清晰明确。这些要求旨在确保认证系统的所有者能完全控制安全启动 (Secure Boot)，事实上这些要求也确实成功确保了这一条件。 如果你有包含 Windows 认证的 x86 系统，但是不允许你禁用安全启动 (Secure Boot)，那么这就直接违反了认证要求，你应该马上投诉。如果市面上存在大量这类系统，那么我们肯定会有麻烦，可能要给那些巨头厂商提起诉讼了。但是目前为止，事实并非如此。在我见过的所有 x86 Windows 认证系统中，其固件都有“禁用安全启动 (Secure Boot)”选项。 对于 ARM 计算机，认证要求显然更变态：其中的规定和 x86 完全相反，不允许禁用安全启动 (Secure Boot)，也不允许系统所有者更改信任密钥。非常糟糕且不合理。这使得微软认证 ARM 系统成为了一个封闭的环境。值得注意的是，其他主要 ARM 平台甚至更糟糕。Apple 在所有 iDevice 上锁定了启动装载程序，而且大部分 Android 设备的启动装载程序也是锁定的。 如果你计划购买微软认证 ARM 设备，请注意这一问题，你将无法控制设备上的启动项。如果你对此反感，那就不要购买这样的设备，也不要购买 iDevice 或启动装载程序处于锁定状态的 Android 设备（你可以购买启动装载程序未锁定或无法锁定的 Android 设备，但是需要事先进行调查研究）。 目前，就 x86 设备本身而言，微软的认证要求实际上明确保障了用户自由启动系统的权利。这是件好事。 建议以下内容是我在管理系统启动方面的一般建议，不保证其准确性、可靠性或安全性。 如果可以的话，每台计算机只安装一个操作系统。如果你需要一个以上操作系统，那就多买几台计算机，或使用虚拟机。这么做的话，事情就简单多了，而且无论你的固件是 BIOS 或 UEFI，或在 UEFI 系统上使用 BIOS 兼容启动，都没什么关系了。你在使用计算机时也会轻松许多。 如果你确实需要在每台计算机上安装多个操作系统，那么请在每块磁盘上至少安装一个操作系统。如果你比较熟悉 BIOS 启动，而且也不需要安全启动 (Secure Boot) 功能，在这种情况下，对于 UEFI 系统，请优先使用 BIOS 兼容启动。这样一来，可能不会有那么多麻烦，也不会造成数据丢失。如果每块磁盘只安装一个操作系统，那么你也可以混合使用原生 UEFI 和 BIOS 兼容模式。 如果你坚持要在每块磁盘上安装多个操作系统，那么请先理解本文所写内容。这么做无异于自作孽，不可活，出了问题可别责怪操作系统供应商。另外，在这种情况下，也不要混用原生 UEFI 和 BIOS 兼容模式，否则就是雪上加霜。 如果你在使用 UEFI 原生启动，并且不打算自己编译内核/内核模块或在 Linux 上使用 NVIDIA/ATI 私有驱动程序，那么最好启用安全启动 (Secure Boot)。这不会有什么副作用，反而可以带来额外的安全性，用以应对某些卑鄙的攻击类型（尽管目前很少被利用）。 如果打算编译内核/内核模块或使用 NVIDIA/ATI 私有驱动程序，那就最好禁用安全启动 (Secure Boot)。或者你可以启用安全启动 (Secure Boot)，然后阅读有关配置信任链和对内核/内核模块签名的说明。但是这一过程至少需要好几天。 不要在 MBR 格式的磁盘上进行原生 UEFI 安装，也不要在 GPT 格式的磁盘上进行 BIOS 兼容安装（如果没记错的话，除非你的磁盘大小大于 2.2TB，因为 MBR 格式无法识别那么大的磁盘。如果想在那么大的磁盘上进行 BIOS 兼容安装，那么你可能会卡在 BIOS+GPT 的组合上。虽然这种组合可以正常运行，但是有点不靠谱，而且会牵涉到臭名昭著的“BIOS Boot 分区”）。 相信 mjg59 及其他权威人士，包括我。 这一整节都是简化过的内容——当启动已安装的操作系统时，无论启动装载程序是否安装在“ESP”上，对固件都没有影响；固件只会读取启动管理器项，然后尝试访问特定分区并执行特定可执行文件，具体请参阅 pjones 的说明。但是一般会使用 ESP 来进行启动过程，因为 UEFI 规范中有相应规定，而且这个分区也很方便，固件可以读取其文件系统。理论上来说，在固件执行可移动介质/回退路径 (Fallback path) 启动时，ESP 将不起作用。 注意，这只是我的个人推断。在整个规范的制定过程中，我都没有参与，也没人告诉我这些内容。但是根据已知事实，明显可以得出这一推断。","raw":null,"content":null,"categories":[],"tags":[]},{"title":"收集整理各高校ACM OJ网站，欢迎补充修正","slug":"acmurl","date":"2016-10-25T00:28:32.000Z","updated":"2017-10-24T06:41:53.548Z","comments":true,"path":"杂项/acmurl.html","link":"","permalink":"https://ygcaicn.github.io/杂项/acmurl.html","excerpt":"搜集的各大高校的ACM网站…","text":"搜集的各大高校的ACM网站… 中国：(China)华东地区：浙江：杭州电子科技大学(HDU)：http://acm.hdu.edu.cn/ 浙江大学（ZJU）：http://acm.zju.edu.cn/ 浙江工业大学（ZJUT）：http://acm.zjut.edu.cn/ 浙江师范大学（ZJNU）：http://acm.zjnu.cn/ 浙江工商（ZJGSU）：http://acm.zjgsu.edu.cn/ 宁波理工（NIT）：http://acm.nit.net.cn/ 上海：华东师范大学（ECNU）：http://acm.cs.ecnu.edu.cn/ 华东理工大学（ECUST）：http://acm.ecust.edu.cn/ 同济大学（TJU）：http://acm.tongji.edu.cn/ 江苏：中国矿业大学（CUMT）： http://219.219.62.238 (我也不懂为啥连个域名都没有)南京航空航天大学： http://acm.nuaa.edu.cn/ 福建：福州大学（FZU）：http://acm.fzu.edu.cn/ 厦门大学（XMU）：http://acm.xmu.edu.cn/ 福建师范大学（FJNU）：http://acm.fjnu.edu.cn/ 安徽：中国科技大学（USTC）：http://acm.ustc.edu.cn/ 华北地区： 北京：北京交大（BJTU）：http://acm.bjtu.edu.cn/ 北京大学（PKU）：http://acm.pku.edu.cn/ 天津：南开大学（NAIKAI）：http://acm.nankai.edu.cn/ 天津大学（TJU）：http://acm.tju.edu.cn/toj/ 东北地区：黑龙江：哈尔滨工程大学（HRBEU）：http://acm.hrbeu.edu.cn/ 华南地区：广东：中山大学（ZSU）：http://acm.zsu.edu.cn/西南地区：四川：西南民大（SWUN）：http://acm.swun.edu.cn/ 华中地区：湖北：华中科技大学（HUST）：http://acm.hust.edu.cn/JudgeOnline/ 武汉大学（WHU）：http://acm.whu.edu.cn/ 港澳台地区：香港：香港大学(HKOI)：http://judge.hkoi.org/ 俄罗斯：(Russia) 乌拉尔大学（URAL）：http://acm.timus.ru/ 萨拉托夫大学（SGU）：http://acm.sgu.ru/ (vallod) ：http://acm.uva.es/ EL Judge(MIPT):：http://acm.mipt.ru/judge/problems.pl 西班牙：(Spanish) 瓦拉杜利德大学（UVA）：http://acm.uva.es/ 美国：(America)USACO: http://train.usaco.org/usacogate 波兰：(Poland) SPOJ：http://www.spoj.pl/ 吉尔吉斯斯坦:：(Kirgizstan) KRSU: http://www.olymp.krsu.edu.kg/GeneralProblemset.aspx 中国各大高校BBS:http://acm.hdu.edu.cn/forum/（杭电） http://www.hdubbs.com/（杭电） http://www.freecity.cn/（浙大） http://bbs.freecity.cn/(浙大) Others： Topcoder：http://www.topcoder.com/tc ACM-ICPC：http://icpc.baylor.edu/icpc/ 美国信息学奥林匹克竞赛官方网站：http://www.usaco.org/ 全美计算机奥林匹克竞赛：http://ace.delos.com/usacogate 信息学初学者之家：http://oibh.ioiforum.org/ 中国教育曙光网：http://www.chinaschool.org/aosai/ 福建信息学奥林匹克：http://www.cfcs.com.cn/fjas/index.htm IOI：http://olympiads.win.tue.nl/ioi/ 高效信息学在线判题系统（VIJOS）：http://www.vijos.cn/ ACM的例程和测试数据：http://www.karrels.org/Ed/ACM/ ACM社区：http://www.608088.com/","raw":null,"content":null,"categories":[{"name":"杂项","slug":"杂项","permalink":"https://ygcaicn.github.io/categories/杂项/"}],"tags":[{"name":"Acm","slug":"Acm","permalink":"https://ygcaicn.github.io/tags/Acm/"},{"name":"编程","slug":"编程","permalink":"https://ygcaicn.github.io/tags/编程/"}]},{"title":"C++练习笔记（持续更新）","slug":"cpplianxi","date":"2016-10-24T23:28:32.000Z","updated":"2017-05-04T03:13:35.277Z","comments":true,"path":"C/cpplianxi.html","link":"","permalink":"https://ygcaicn.github.io/C/cpplianxi.html","excerpt":"前言由于近一年来学习嵌入式大多接触的都是纯C语言，直到看到学校搞了一个程序设计大赛，才发现自己的C++的基础遗忘了好多。不过这也是正常的，毕竟三天不练手生，学习其他知识的同时不要忘记基础！！将练习记录写在博客中一来方便以后查阅，而来和大家一起学习！\n查了查以前囤下的C++API手册发现是C++98的，这有点让我不开心了，于是上网搜寻了一番，发现没有找到好的本地手册，oschina的手册做的不能再垃圾，连个search都没有。去一些cpp的权威网站当然是英文的，但是发现不怎么活跃。这怎么能满足我这种完美主义的程序爱好者呢。。。最后搜寻了一番终于找到了满意的手册，不过美中不足的是不能本地化。不过这也没什么这说明网站更新活跃嘛！下面附上链接，欢迎各位Ctrl+D:\nCpp编程手册\ncplusplus reference","text":"前言由于近一年来学习嵌入式大多接触的都是纯C语言，直到看到学校搞了一个程序设计大赛，才发现自己的C++的基础遗忘了好多。不过这也是正常的，毕竟三天不练手生，学习其他知识的同时不要忘记基础！！将练习记录写在博客中一来方便以后查阅，而来和大家一起学习！ 查了查以前囤下的C++API手册发现是C++98的，这有点让我不开心了，于是上网搜寻了一番，发现没有找到好的本地手册，oschina的手册做的不能再垃圾，连个search都没有。去一些cpp的权威网站当然是英文的，但是发现不怎么活跃。这怎么能满足我这种完美主义的程序爱好者呢。。。最后搜寻了一番终于找到了满意的手册，不过美中不足的是不能本地化。不过这也没什么这说明网站更新活跃嘛！下面附上链接，欢迎各位Ctrl+D: Cpp编程手册 cplusplus reference 本文程序大多基于C++11特性，除非特别声明！！ 输入不定量数据，求和12345678910int main()&#123;int sum = 0, val = 0;cout &lt;&lt; \"输入一组数据，以Ctrl+Z结束,Enter 计算\" &lt;&lt; endl;while (cin &gt;&gt; val)sum += val;cout &lt;&lt; \"sum=\" &lt;&lt;sum&lt;&lt; endl;system(\"pause\"); return 0;&#125; 将字符串的小写转换为大写，统计字符串等string 引用 12345678910111213141516171819#include \"stdafx.h\"#include \"cctype\"using namespace std;int main()&#123;string str;getline(cin, str);for (auto &amp;c : str)&#123;//if(c&gt;='a'&amp;&amp;c&lt;='z')if(islower(c))&#123;c = c - 'a' + 'A';&#125;&#125;cout &lt;&lt; str&lt;&lt;endl;system(\"pause\"); return 0;&#125; A+B probles的一道Acm题Description Calculate a + b Input The input will consist of a series of pairs of integers a and b,separated by a space, one pair of integers per line. Output For each pair of input integers a and b you should output the sum of a and b in one line,and with one line of output for each line in input. Sample Input 1 2 3 4 Sample Output 3 7 12345678910111213141516171819#include \"stdafx.h\"#include &lt;vector&gt;using namespace std;int main()&#123;int a, b;vector&lt;int&gt; slove;int tmp;while (cin &gt;&gt; a&amp;&amp;cin &gt;&gt; b)&#123;tmp= (a + b);slove.push_back(tmp);&#125;for(auto i:slove)cout &lt;&lt; (int)i &lt;&lt; endl;system(\"pause\"); return 0;&#125; 无奈这么写上传之后直接编译不通过。。。看来acm的系统是不支持C++11特性的。。明天再写C++98的吧。。 看来是我太不了解OJ了，回头好好学习一下OJ的基本输入和输出。下面附上正确的程序： 1234567891011#include&lt;iostream&gt;using namespace std;int main()&#123; int a, b; while (cin &gt;&gt; a &gt;&gt; b) &#123; cout &lt;&lt; a + b &lt;&lt; endl; &#125; return 0;&#125; char * 数组的遍历操作 输入字符串若满足：首字母大写，后面全为小写返回1，否则返回0。如Hello满足条件 123456789101112131415int fun(char *str)&#123; if ((*str)&gt;'A' &amp;&amp; (*str)&lt;'Z') &#123; while (*(++str)) &#123; if ((*str)&lt;'a' || (*str)&gt;'z') &#123; return 0; &#125; &#125; return 1; &#125; return 0;&#125; 将输入的字符串中的字符全部变为ASCII码表中的下一个字符. 123456789void fun(char *str)&#123; int i = 0; while (*(str+i)) &#123; (*(str + i))++; i++; &#125;&#125; 寻找两个字符串第一个不同的位置,下标从0开始，如果全部相同返回-1 123456789101112131415161718192021int fun(char *str1, char *str2)&#123; size_t length = strlen(str1); size_t length2 = strlen(str2); length = length &lt; length2 ? length:length2; int i; for (i = 0; i &lt; length; i++) &#123; char c1 = str1[i], c2 = str2[i]; if (c1 &gt; 'a'&amp;&amp;c1 &lt; 'z') c1 = c1 - ('a' - 'A'); if (c2 &gt;= 'a'&amp;&amp;c2 &lt;= 'z') c2 = c2 - ('a' - 'A'); if (c1!=c2) break; &#125; if (i == length) return -1; return i;&#125; 检索出字符串中出现最多的字符，并返回该字符 ASCII共定义了256个代码(从0-255)，从0-32位为控制字符(33个)(ASCII control characters)，从33-127位为可打印字符(95个)(ASCII printable characters)。从0-127是标准的ASCII编码，从128-255是扩展的ASCII编码。 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849#include \"stdafx.h\"#include&lt;iostream&gt;#include &lt;string&gt;using namespace std;//检索出字符串中出现最多的字符，并返回该字符char fun(char *str)&#123; char *tstr = str; int tmp[100] = &#123;0&#125;; while (*tstr) &#123; //相对首个可打印字符位置 tmp[int(*tstr)-32]++; tstr++; &#125; //去除大小写差异 for (int i = 'A'-32;i&lt;='Z'-32; i++) &#123; tmp[i] += tmp[i + 'a' - 'A']; // tmp[i + 'a' - 'A']=tmp[i]; &#125; //找到最大的 char maxstr = 0; int maxnum = 0; for (int i = 0; i &lt; 100; i++) &#123; if (tmp[i] &gt; maxnum) &#123; maxnum = tmp[i]; maxstr = i; &#125; &#125; //判断是否只出现大写或只出现小写 //大小写同时出现返回大写 if (tmp[maxstr] &gt; tmp[maxstr + 'a' - 'A']) maxstr += 32; else maxstr += 32+'a' - 'A'; return maxstr;&#125;int main()&#123; char str[100]; cin &gt;&gt; str; cout &lt;&lt; \"次数最多的是：\" &lt;&lt; fun(str) &lt;&lt; endl; system(\"pause\"); return 0;&#125; 同样的要求，一位大神给出的程序，让我看到了差距： 12345678910111213141516171819202122232425262728293031323334353637char fun(char *str)&#123; char o = 'a' - 'A'; char c = '\\0'; //存储ASCII256个字符的的出现次数 int data[256]; memset(data, 0, 256 * sizeof(int)); size_t length = strlen(str); //遍历字符串 for (int i = 0; i&lt;length; i++) &#123; c = str[i]; data[c]++; if (c &gt;= 'A' &amp;&amp; c &lt;= 'Z' &amp;&amp; data[c + o] &gt; 0) &#123; data[c + o]++; &#125; if (c &gt;= 'a' &amp;&amp; c &lt;= 'z' &amp;&amp; data[c - o] &gt; 0) &#123; data[c - o]++; &#125; &#125; //找出最大的 char result = '\\0'; int maxNumber = 0; for (int i = 0; i&lt;256; i++) &#123; int number = data[i]; if (number &gt; maxNumber) &#123; result = i; maxNumber = number; &#125; &#125; return result;&#125; getline获取一行输入，以回车符触发getline结束，且不保存最后的回车符空行结束输入，（注意与文件尾EOF结束的区别） 12345678910111213141516171819#include \"stdafx.h\"#include &lt;iostream&gt;#include &lt;vector&gt;using namespace std;int main()&#123; string str; vector &lt;string&gt; vec;while (getline(cin,str)&amp;&amp;!str.empty())&#123; vec.push_back(str);&#125;for (auto i : vec)&#123; cout &lt;&lt; i&lt;&lt; endl;&#125;system(\"pause\");return 0;&#125; vector列表初始化，元素引用12345678910111213141516171819#include \"stdafx.h\"#include &lt;iostream&gt;#include &lt;vector&gt;using namespace std;int main()&#123; //构造函数初始化 //vector &lt;int&gt; vec(10,1); //列表初始化 vector &lt;int&gt; vec = &#123;1,2,3,4,5,6,7,8,9&#125;; for (auto &amp;i : vec) &#123; i = i*i; cout &lt;&lt; i&lt;&lt; '\\t'; &#125; system(\"pause\"); return 0;&#125; vector常用操作12345vec.empty() //如果vec不含有任何元素返回真，否则返回假vec.size() //返回元素的个数vec.push_back() //添加元素vex.pop_back() //删除元素//……更多参见[cppreference](http://zh.cppreference.com/w/cpp/container/vector) 迭代器迭代器类似于指针类型，提供了我们间接访问对象的方法。我们利用指针可以访问各种数据类型的内容，采用的是 * 符进行 每天进步一点点!!!impossible is I’m possible!!!","raw":null,"content":null,"categories":[{"name":"C++","slug":"C","permalink":"https://ygcaicn.github.io/categories/C/"}],"tags":[{"name":"C++","slug":"C","permalink":"https://ygcaicn.github.io/tags/C/"},{"name":"练习","slug":"练习","permalink":"https://ygcaicn.github.io/tags/练习/"}]},{"title":"lamp服务器搭建-centos7+Apache2.4+MariaDB+php5.6+phpmyadmin","slug":"lamp-centos7","date":"2016-10-23T03:43:54.000Z","updated":"2017-05-04T05:05:50.056Z","comments":true,"path":"Linux/lamp-centos7.html","link":"","permalink":"https://ygcaicn.github.io/Linux/lamp-centos7.html","excerpt":"centos7 下yum搭建服务器以及数据库的流程。","text":"centos7 下yum搭建服务器以及数据库的流程。 安装httpd直接yum源安装就可以，centos7的yum源是Apache2.4 yum install httpd apache常用指令1234systemctl start httpd #启动apachesystemctl stop httpd #停止apachesystemctl restart httpd #重启apachesystemctl enable httpd #设置apache开机启动 配置两个扩展yum源yum install epel-release rpm -Uvh http://rpms.famillecollet.com/enterprise/remi-release-7.rpm 因为centos7默认的yum源php是5.4的，有点跟不上时代的脚步啊。。。所以使用扩展yum源进行安装。 php相关模块yum --enablerepo=remi-php56 install php php-cli php-pear php-pdo php-mysqlnd php-gd php-mbstring php-mcrypt php-xml phpmyadminyum --enablerepo=remi-php56 install phpmyadmin 这里指定php的版本是必须的，有很多教程就是这里出了问题。。。 phpmyadmin配置：1234567#打开phpmyadmin的配置文件vim /etc/httpd/conf.d/phpMyAdmin.conf将Allow from 127.0.0.1Allow from ::1改为： Require all grantedsystemctl restart httpd #重启apache 安装MariaDBCentOS 7.0中，已经使用MariaDB替代了MySQL数据库 安装MariaDByum install mariadb mariadb-server #询问是否要安装，输入Y即可自动安装,直到安装完成 常用MariaDB指令12345systemctl start mariadb.service #启动MariaDBsystemctl stop mariadb.service #停止MariaDBsystemctl restart mariadb.service #重启MariaDBsystemctl enable mariadb.service #设置开机启动cp /usr/share/mysql/my-huge.cnf /etc/my.cnf #拷贝配置文件（注意：如果/etc目录下面默认有一个my.cnf，直接覆盖即可） 为root账户设置密码1234567mysql_secure_installation#回车，根据提示输入Y#输入2次密码，回车#根据提示一路输入Y#最后出现：Thanks for using MySQL!#MySql密码设置完成，重新启动 MySQL：systemctl restart mariadb.service #重启MariaDB 新建数据库账户进入数据库mysql -u root -p show databases 最后开启相应的端口就可以外网访问了，关于firewalld的相关操作请参考CentOS7使用firewalld管理防火墙与端口 每天进步一点点!!!impossible is I’m possible!!!","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"服务器","slug":"服务器","permalink":"https://ygcaicn.github.io/tags/服务器/"},{"name":"数据库","slug":"数据库","permalink":"https://ygcaicn.github.io/tags/数据库/"},{"name":"LAMP","slug":"LAMP","permalink":"https://ygcaicn.github.io/tags/LAMP/"}]},{"title":"CentOS7使用firewalld管理防火墙与端口","slug":"firewalld-centos7","date":"2016-10-23T01:24:46.000Z","updated":"2016-10-22T15:40:56.883Z","comments":true,"path":"Linux/firewalld-centos7.html","link":"","permalink":"https://ygcaicn.github.io/Linux/firewalld-centos7.html","excerpt":"CentOS7使用firewalld打开关闭防火墙与端口\n1、firewalld的基本使用12345启动： systemctl start firewalld查看状态： systemctl status firewalld停止： systemctl disable firewalld禁用： systemctl stop firewalldsystemctl list-unit-files | grep firewalld #查看是否加入开机启","text":"CentOS7使用firewalld打开关闭防火墙与端口 1、firewalld的基本使用12345启动： systemctl start firewalld查看状态： systemctl status firewalld停止： systemctl disable firewalld禁用： systemctl stop firewalldsystemctl list-unit-files | grep firewalld #查看是否加入开机启 2.systemctl是CentOS7的服务管理工具中主要的工具，它融合之前service和chkconfig的功能于一体。123456789启动一个服务：systemctl start firewalld.service关闭一个服务：systemctl stop firewalld.service重启一个服务：systemctl restart firewalld.service显示一个服务的状态：systemctl status firewalld.service在开机时启用一个服务：systemctl enable firewalld.service在开机时禁用一个服务：systemctl disable firewalld.service查看服务是否开机启动：systemctl is-enabled firewalld.service查看已启动的服务列表：systemctl list-unit-files|grep enabled查看启动失败的服务列表：systemctl --failed 3.配置firewalld-cmd12345678910查看版本： firewall-cmd --version查看帮助： firewall-cmd --help显示状态： firewall-cmd --state查看所有打开的端口： firewall-cmd --zone=public --list-ports更新防火墙规则： firewall-cmd --reload查看区域信息: firewall-cmd --get-active-zones查看指定接口所属区域： firewall-cmd --get-zone-of-interface=eth0拒绝所有包：firewall-cmd --panic-on取消拒绝状态： firewall-cmd --panic-off查看是否拒绝： firewall-cmd --query-panic 开启一个端口12345678910111213141516171819202122232425在vim /etc/firewalld/zones/public.xml 加入端口或者服务 &lt;service name=&quot;http&quot;/&gt; &lt;service name=&quot;https&quot;/&gt; &lt;port protocol=&quot;tcp&quot; port=&quot;8080&quot;/&gt; 或者 firewall-cmd --zone=public --add-port=8080/tcp --permanent firewall-cmd --zone=public --add-service=http --permanent firewall-cmd --zone=public --add-service=https --permanent 命令含义： --zone #作用域 --add-port=80/tcp #添加端口，格式为：端口/通讯协议 firewall-cmd --zone=public --add-port=8001/tcp --permanent #永久生效，没有此参数重启后失效 查看是否启用： firewall-cmd --permanent --zone=public --query-port=8080/tcp firewall-cmd --permanent --zone=public --query-service=http 删除端口或者服务： firewall-cmd --zone=public --remove-service=http --permanent firewall-cmd --zone=public --remove-port=8080/tcp --permanent开启连续多个端口：firewall-cmd --zone=public --add-port=1000-1500/tcp --permanent 每天进步一点点!!!impossible is I’m possible!!!","raw":null,"content":null,"categories":[{"name":"Linux","slug":"Linux","permalink":"https://ygcaicn.github.io/categories/Linux/"}],"tags":[{"name":"CentOS7","slug":"CentOS7","permalink":"https://ygcaicn.github.io/tags/CentOS7/"},{"name":"防火墙","slug":"防火墙","permalink":"https://ygcaicn.github.io/tags/防火墙/"},{"name":"firewall","slug":"firewall","permalink":"https://ygcaicn.github.io/tags/firewall/"}]},{"title":"科学上网","slug":"科学上网","date":"2016-10-17T01:03:10.000Z","updated":"2017-05-03T19:07:23.029Z","comments":true,"path":"shadowsocks/科学上网.html","link":"","permalink":"https://ygcaicn.github.io/shadowsocks/科学上网.html","excerpt":"持续更新，Shadowsocks下载 2016最新版（影梭，小飞机客户端）Shadowsocks（中文名称：影梭）是一个安全的socks5代理，用于保护网络流量，是一个开源项目。\n特性快速（异步I/O和事件驱动程序）安全（所有的流量都经过加密算法加密，支持自定义算法）支持移动客户端（专为移动设备和无线网络优化）跨平台（可运行于包括PC，Mac，手机（Android和iOS）和路由器（OpenWrt）在内的多种平台上）\n开源易于维护按下Ctrl点击-&gt;github地址","text":"持续更新，Shadowsocks下载 2016最新版（影梭，小飞机客户端）Shadowsocks（中文名称：影梭）是一个安全的socks5代理，用于保护网络流量，是一个开源项目。 特性快速（异步I/O和事件驱动程序）安全（所有的流量都经过加密算法加密，支持自定义算法）支持移动客户端（专为移动设备和无线网络优化）跨平台（可运行于包括PC，Mac，手机（Android和iOS）和路由器（OpenWrt）在内的多种平台上） 开源易于维护按下Ctrl点击-&gt;github地址 下载地址：按下Ctrl点击-&gt;shadowsocks官网本站下载：按下Ctrl点击-&gt;官方下载地址 按下Ctrl点击-&gt;windows百度网盘下载 密码: 7w8y|本地下载 按下Ctrl点击-&gt;Android客户端：Google Play |百度网盘 密码: | Ggithub 按下Ctrl点击-&gt; Linux 客户端:shadowsocks-gui [按下Ctrl点击-&gt;] iOS 客户端:shadowsocks-iOS | MobileShadowSocks 本页持续更","raw":null,"content":null,"categories":[{"name":"shadowsocks","slug":"shadowsocks","permalink":"https://ygcaicn.github.io/categories/shadowsocks/"}],"tags":[{"name":"科学上网","slug":"科学上网","permalink":"https://ygcaicn.github.io/tags/科学上网/"},{"name":"shadowsocks","slug":"shadowsocks","permalink":"https://ygcaicn.github.io/tags/shadowsocks/"},{"name":"资源下载","slug":"资源下载","permalink":"https://ygcaicn.github.io/tags/资源下载/"}]},{"title":"免费设置QQ空间音乐记 qzone music","slug":"qzonemusic","date":"2016-10-16T23:32:07.000Z","updated":"2016-10-16T14:03:20.730Z","comments":true,"path":"杂项/qzonemusic.html","link":"","permalink":"https://ygcaicn.github.io/杂项/qzonemusic.html","excerpt":"如今有了智能终端，Web QQ空间好像越来越冷落。可是QQ空间的背景音乐仍然是要收费的，奈我何，发现了腾讯还是给屌丝们留了一条活路！！！\n按照以下步骤免费获得QQ空间背景音乐。\na.进入QQ空间","text":"如今有了智能终端，Web QQ空间好像越来越冷落。可是QQ空间的背景音乐仍然是要收费的，奈我何，发现了腾讯还是给屌丝们留了一条活路！！！ 按照以下步骤免费获得QQ空间背景音乐。 a.进入QQ空间 b.点击背景音乐，进入背景音乐设置的页面 c.然后点击-添加网络音乐 有三个选项要填： 歌曲链接 最重要的就是这个，这里需要一个MP3外链 http://pubcdn.cumtpn.com/G.E.M.%20%E9%82%93%E7%B4%AB%E6%A3%8B%20-%20%E7%94%BB%20%28Live%20Piano%20Session%20II%29.mp3 这是邓紫棋-画的外链 歌曲名 随便填就是啦 歌手名 随便填就是啦 填完点击添加就是了。就是这么简单你会发现你已经添加上啦！ 添加成功添加成功刷新QQ空间就能直接播放额。这是添加成功的图： 不过不幸的是网络上的mp3外链不好找，像什么 百度音乐、QQ音乐、天天动听之类的是不会轻易放出外链的。 下面是我在我的七牛CDN公开的外链： 孙露-怎样遇见你： http://pubcdn.cumtpn.com/%E5%AD%99%E9%9C%B2%20-%20%E6%80%8E%E6%A0%B7%E9%81%87%E8%A7%81%E4%BD%A0.mp3 邓紫棋-画： http://pubcdn.cumtpn.com/G.E.M.%20%E9%82%93%E7%B4%AB%E6%A3%8B%20-%20%E7%94%BB%20%28Live%20Piano%20Session%20II%29.mp3 有需要的欢迎留言歌曲名+歌手，我免费为大家添加外链！！！","raw":null,"content":null,"categories":[{"name":"杂项","slug":"杂项","permalink":"https://ygcaicn.github.io/categories/杂项/"}],"tags":[{"name":"skill","slug":"skill","permalink":"https://ygcaicn.github.io/tags/skill/"},{"name":"免费","slug":"免费","permalink":"https://ygcaicn.github.io/tags/免费/"},{"name":"QQ空间","slug":"QQ空间","permalink":"https://ygcaicn.github.io/tags/QQ空间/"}]},{"title":"Markdown Syntax Tutorial","slug":"Syntax","date":"2016-10-16T02:22:01.000Z","updated":"2017-05-04T03:19:28.976Z","comments":true,"path":"语言/Syntax.html","link":"","permalink":"https://ygcaicn.github.io/语言/Syntax.html","excerpt":"MarkDown语法简明TitleThis is first paragraph!\nThis is second paragraph!\n1.段落的前后必须有一个空行，否则换行符会被替换为空格2.行内要换行的话，必须在上一行的最后空上至少两个空格或者加入&lt;br/&gt;实现换行.\n3. Markdown 中的多数区块都需要在两个空行之间。","text":"MarkDown语法简明TitleThis is first paragraph! This is second paragraph! 1.段落的前后必须有一个空行，否则换行符会被替换为空格2.行内要换行的话，必须在上一行的最后空上至少两个空格或者加入&lt;br/&gt;实现换行. 3. Markdown 中的多数区块都需要在两个空行之间。 一级标题二级标题三级标题四级标题五级标题六级标题我在左侧加了空格一级标题的另一种写法H1二级标题H2 引用的内容（blockquote）引用内容引用的嵌套 内部的quote内部的引用 有序列表1.第一条2.第二条4.第三条 无序列表 第一条 第二条 第三条 嵌套的列表 第一条 第一例 第二例 第二条 第二例 第二例 第三例 第三条 代码#include&lt;iostream&gt; #using namespce std; int main() { cout&lt;&lt;&quot;Hello world&quot;&lt;&lt;end; return 0; } 通过前面的Table来写代码块 #include&lt;iostream&gt;#using namespce std;int main(){cout&lt;&lt;&quot;Hello world&quot;&lt;&lt;end;return 0;} 另一种形式 ##分割线 两种形式 都必须单独占一个段落，每个分割符为一个区块，前后必须空行，中间无所谓 超链接text 行内式 网页链接： I like Google This is my homepage 文件连接： icon 包含Title的连接 google 参考式 Google Baidu GitHub 自动链接 www.google.com http://www.google.com http://www.google.com name@gmail.com &#110;&#97;&#109;&#x65;&#64;&#x67;&#109;&#97;&#x69;&#x6c;&#x2e;&#x63;&#111;&#109; 图片 嵌入Html 强调斜体强调 粗体强调 *粗体强调* 字符转义例如 #标题 *粗体强调* ##删除线 ~删除线删除这些文字~ ##多行代码 1234567#include&lt;iostream&gt;using namespace std;int main() &#123; cout&lt;&lt;\"Hello world!\"&lt;&lt;endl; return 0; &#125; TaskList [ ] Eat [x] Code [x] HTML [x] CSS [x] JavaScript [ ] Sleep Graphy name age LearnShare 12 Mike 32","raw":null,"content":null,"categories":[{"name":"语言","slug":"语言","permalink":"https://ygcaicn.github.io/categories/语言/"}],"tags":[{"name":"MarkDown","slug":"MarkDown","permalink":"https://ygcaicn.github.io/tags/MarkDown/"},{"name":"github","slug":"github","permalink":"https://ygcaicn.github.io/tags/github/"}]},{"title":"socks5,socks4,http,vpn 代理是怎么回事","slug":"proxy","date":"2016-10-15T22:28:55.000Z","updated":"2016-10-15T11:34:35.120Z","comments":true,"path":"网络/proxy.html","link":"","permalink":"https://ygcaicn.github.io/网络/proxy.html","excerpt":"一、什么是代理服务器？ 代理服务器英文全称是Proxy Server，其功能就是代理网络用户去取得网络信息。形象的说：它是网络信息的中转站。 在一般情况下，我们使用网络浏览器直接去连接其他Internet站点取得网络信息时，需送出Request信号来得到回答，然后对方再把信息以bit方式传送回来。代理服务器是介于浏览器和Web服务器之间的一台服务器，有了它之后，浏览器不是直接到Web服务器去取回网页而是向代理服务器发出请求， Request信号会先送到代理服务器，由代理服务器来取回浏览器所需要的信息并传送给你的浏览器。而且，大部分代理服务器都具有缓冲的功能，就好象一个大的Cache，它有很大的存储空间，它不断将新取得数据储存到它本机的存储器上，如果浏览器所请求的数据在它本机的存储器上已经存在而且是最新的，那么它就不重新从Web服务器取数据，而直接将存储器上的数据传送给用户的浏览器，这样就能显著提高浏览速度和效率。 更重要的是：Proxy Server (代理服务器)是 Internet链路级网关所提供的一种重要的安全功能，它的工作主要在开放系统互联 (OSI) 模型的对话层。","text":"一、什么是代理服务器？ 代理服务器英文全称是Proxy Server，其功能就是代理网络用户去取得网络信息。形象的说：它是网络信息的中转站。 在一般情况下，我们使用网络浏览器直接去连接其他Internet站点取得网络信息时，需送出Request信号来得到回答，然后对方再把信息以bit方式传送回来。代理服务器是介于浏览器和Web服务器之间的一台服务器，有了它之后，浏览器不是直接到Web服务器去取回网页而是向代理服务器发出请求， Request信号会先送到代理服务器，由代理服务器来取回浏览器所需要的信息并传送给你的浏览器。而且，大部分代理服务器都具有缓冲的功能，就好象一个大的Cache，它有很大的存储空间，它不断将新取得数据储存到它本机的存储器上，如果浏览器所请求的数据在它本机的存储器上已经存在而且是最新的，那么它就不重新从Web服务器取数据，而直接将存储器上的数据传送给用户的浏览器，这样就能显著提高浏览速度和效率。 更重要的是：Proxy Server (代理服务器)是 Internet链路级网关所提供的一种重要的安全功能，它的工作主要在开放系统互联 (OSI) 模型的对话层。 二、代理服务器的分类1. HTTP代理按匿名功能分类。 是否具有隐藏IP的功能。 非匿名代理：不具有匿名功能。 匿名代理。使用此种代理时，虽然被访问的网站不能知道你的IP地址，但仍然可以知道你在使用代理，有些侦测IP的网页也仍然可以查到你的IP。 高度匿名代理：使用此种代理时，被访问的网站不知道你的IP地址，也不知道你在使用代理进行访问。此种代理的隐藏IP地址的功能最强。 2. 按请求信息的安全性分类 全匿名代理：不改变你的request fields（报文），使服务器端看来就像有个真正的客户浏览器在访问它。当然，你的真实IP是隐藏起来的。服务器的网管不会认为你使用了代理。 普通匿名代理：能隐藏你的真实IP，但会更改你的request fields，有可能会被认为使用了代理，但仅仅是可能，一般说来是没问题的。不过不要受它的名字的误导，其安全性可能比全匿名代理更高，有的代理会剥离你的部分信息（就好比防火墙的stealth mode），使服务器端探测不到你的操作系统版本和浏览器版本。 elite代理：匿名隐藏性更高，可隐藏系统及浏览器资料信息等。此种代理安全性特强。 透明代理（简单代理）：透明代理的意思是客户端根本不需要知道有代理服务器的存在，它改编你的request fields（报文），并会传送真实IP。 注意，加密的透明代理则是属于匿名代理，意思是不用设置使用代理了，例如Garden 2程序。 3. 按代理服务器的用途分类1. Http代理：代理客户机的http访问，主要代理浏览器访问网页，它的端口一般为80、8080、3128等。 2. SSL代理:支持最高128位加密强度的http代理，可以作为访问加密网站的代理。加密网站是指以https://开始的网站。ssl的标 准端口为443。 3. HTTP CONNECT代理：允许用户建立TCP连接到任何端口的代理服务器，这种代理不仅可用于HTTP，还包括FTP、IRC、 RM流服务等。 4. FTP代理：代理客户机上的ftp软件访问ftp服务器，其端口一般为21、2121。 5. POP3代理：代理客户机上的邮件软件用pop3方式收邮件，其端口一般为110。 6. Telnet代理：能够代理通信机的telnet，用于远程控制，入侵时经常使用。其端口一般为23。 7. Socks代理：是全能代理，就像有很多跳线的转接板，它只是简单地将一端的系统连接到另外一端。支持多种协议，包括http、ftp请求及其它类型的请求。它分socks 4 和socks 5两种类型，socks 4只支持TCP协议而socks 5支持TCP/UDP协议，还支持各种身份验证机制等协议。其标准端口为1080。 socks代理相应的采用socks协议的代理服务器就是SOCKS服务器，是一种通用的代理服务器。Socks是个电路级的底层网关，是 DavidKoblas在1990年开发的，此后就一直作为Internet RFC标准的开放标准。Socks不要求应用程序遵循特定的操作系统平台，Socks 代理与应用层代理、 HTTP 层代理不同，Socks代理只是简单地传递数据包，而不必关心是何种应用协议（比如FTP、HTTP和NNTP请求）。所以，Socks代理比其他应用层代理要快得多。它通常绑定在代理服务器的1080端口上。如果您在企业网或校园网上，需要透过防火墙或通过代理服务器访问Internet就可能需要使用 SOCKS。一般情况下，对于拨号上网用户都不需要使用它。注意，浏览网页时常用的代理服务器通常是专门的http代理，它和SOCKS是不同的。因此，您能浏览网页不等于您一定可以通过SOCKS访问Internet。常用的防火墙，或代理软件都支持SOCKS，但需要其管理员打开这一功能。如果您不确信您是否需要SOCKS或是否有SOCKS可用，请与您的网络管理员联系。 为了使用socks，您需要了解一下内容: SOCKS服务器的IP地址 SOCKS服务所在的端口 这个SOCKS服务是否需要用户认证？如果需要，您要向您的网络管理员申请一个用户和口令 知道了上述信息，您就可以把这些信息填入“网络配置”中，或者在第一次登记时填入，您就可以使用socks代理了。 在实际应用中SOCKS代理可以用作为：电子邮件、新闻组软件、网络传呼ICQ、网络聊天MIRC和使用代理服务器上联众打游戏等等各种游戏应用软件当中。 8. TUNNEL代理：经HTTPTunnet程序转换的数据包封装成http请求（Request）来穿透防火墙，允许利用HTTP服务器做任何TCP可以做的事情，功能相当于Socks5。 9. 文献代理：可以用来查询数据库的代理，通过这些代理，可以获得互联网的相关科研学术的数据库资源，例如查询Sciencedirect网站（简称SD）、Academic Press、IEEE，SPRINGER等数据库。 10. 教育网代理：指学术教育机构局域网通过特定的代理服务器可使无出国权限或无访问某IP段权限的计算机访问相关资源。 11. 跳板代理：应用于跳板程序，可以看作一种具有动态加密的特殊socks5代理，，也可直接用于PSD软件。其端口一般为1813。 12. Ssso代理：代理客户机上的ssso程序访问远程网站，具有SSL加密强度的超级代理，支持socks。 13. Flat代理：代理客户机上的flatsurfer程序访问远程网站，具有高强度加密数据流的特殊代理，支持socks，最大可设置三次级联，可以设置穿越代理。其端口一般为6700。 14. SoftE代理：代理客户机上的SoftEther程序访问远程网站，应用虚拟集线器HUB和虚拟网卡技术，具备VPN功能及多种认证方式的代理，符合https协议。 三、代理服务器的主要功能 代理服务器一般来讲，对于普通的网民的作用有以下几个（撇开一些高深的用处不谈，因为未必会用到）： 连接Internet与Intranet 充当firewall（防火墙）：因为所有内部网的用户通过代理服务器访问外界时，只映射为一个IP地址，所以外界不能直接访问到内部网；同时可以设置 IP地址过滤，限制内部网对外部的访问权限；另外，两个没有互联的内部网，也可以通过第三方的代理服务器进行互联来交换信息。 节省IP开销：如前面所讲，所有用户对外只占用一个IP，所以不必租用过多的IP地址，降低网络的维护成本。这样，局域局内没有与外网相连的众多机器就可以通过内网的一台代理服务器连接到外网，大大减少费用。当然也有它不利的一面，如许多网络黑客通过这种方法隐藏自己的真实IP地址，而逃过监视。 通过它来加快我们浏览某些网站的速度：有时候我们访问一些国外或者港台网站，速度慢得像蜗牛一样，但只要你正确的选用代理服务器，速度就可以得到提升，有时候这些速度的提升可是很明显的哦！本身带宽较小，通过带宽较大的proxy与目标主机连接。而且通常代理服务器都设置一个较大的硬盘缓冲区（可能高达几个GB或更大），当有外界的信息通过时，同时也将其保存到缓冲区中，当其他用户再访问相同的信息时，则直接由缓冲区中取出信息，传给用户，从而达到提高访问速度的目的。","raw":null,"content":null,"categories":[{"name":"网络","slug":"网络","permalink":"https://ygcaicn.github.io/categories/网络/"}],"tags":[{"name":"代理","slug":"代理","permalink":"https://ygcaicn.github.io/tags/代理/"}]},{"title":"Hexo搭建个人博客及NexT主题配置与优化","slug":"hexo-blog","date":"2016-10-15T03:04:19.000Z","updated":"2017-05-04T05:05:49.423Z","comments":true,"path":"杂项/hexo-blog.html","link":"","permalink":"https://ygcaicn.github.io/杂项/hexo-blog.html","excerpt":"","text":"命令行帮助12345678910111213141516171819202122232425262728D:\\Github\\blog-hexo&gt;hexo -helpUsage: hexo &lt;command&gt;Commands: clean Removed generated files and cache. config Get or set configurations. deploy Deploy your website. generate Generate static files. help Get help on a command. init Create a new Hexo folder. list List the information of the site migrate Migrate your site from other system to Hexo. new Create a new post. publish Moves a draft post from _drafts to _posts folder. render Render files with renderer plugins. server Start the server. version Display version information.Global Options: --config Specify config file instead of using _config.yml --cwd Specify the CWD --debug Display all verbose messages in the terminal --draft Display draft posts --safe Disable all plugins and scripts --silent Hide output on consoleFor more help, you can use &apos;hexo help [command]&apos; for the detailed informationor you can check the docs: http://hexo.io/docs/ 常用命令：hexo help #查看帮助 hexo init #初始化一个目录 hexo new &quot;postName&quot; #新建文章 hexo new page &quot;pageName&quot; #新建页面 hexo generate #生成网页，可以在 public 目录查看整个网站的文件 hexo server #本地预览，&apos;Ctrl+C&apos;关闭 hexo deploy #部署.deploy目录 hexo clean #清除缓存，强烈建议每次执行命令前先清理缓存，每次部署前先删除 .deploy 文件夹 简写： hexo n == hexo new hexo g == hexo generate hexo s == hexo server hexo d == hexo deploy 直接在命令行中操作出现一下错误：123456789101112131415161718D:\\Github\\blog-hexo&gt;hexo dINFO Deploying: gitINFO Clearing .deploy_git folder...INFO Copying files from public folder...&apos;git&apos; �����ڲ����ⲿ���Ҳ���ǿ����еĳ����������ļ�FATAL Something&apos;s wrong. Maybe you can find the solution here: http://hexo.io/docs/troubleshooting.htmlError: spawn git ENOENT at notFoundError (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:11:11) at verifyENOENT (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:46:16) at ChildProcess.cp.emit (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:33:19) at Process.ChildProcess._handle.onexit (internal/child_process.js:200:12)FATAL spawn git ENOENTError: spawn git ENOENT at notFoundError (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:11:11) at verifyENOENT (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:46:16) at ChildProcess.cp.emit (D:\\Github\\blog-hexo\\node_modules\\hexo-deployer-git\\node_modules\\hexo-util\\node_modules\\cross-spawn\\lib\\enoent.js:33:19) at Process.ChildProcess._handle.onexit (internal/child_process.js:200:12) 原因是：git的执行目录没有加入系统环境变量。解决方案：1.将git加入环境变量Path中。2.直接在git shell中进行操作。我更习惯于方式2。 环境搭建好以后，常用到的就是增加新的博客然后提交git。以下操作均在git shell中操作 操作目录： 1234567891011YGC@YGC /d/Github$ cd blog-hexo/YGC@YGC /d/Github/blog-hexo$ pwd/d/Github/blog-hexoYGC@YGC /d/Github/blog-hexo$ ls_config.yml node_modules/ public/ scaffolds/ themes/db.json package.json readme.md source/ upload.bat 1234hexo n &quot;Linux基础&quot;hexo cleanhexo s -p 5500hexo d -g Error message “Filename too long”git config --system core.longpaths true","raw":null,"content":null,"categories":[{"name":"杂项","slug":"杂项","permalink":"https://ygcaicn.github.io/categories/杂项/"}],"tags":[{"name":"github","slug":"github","permalink":"https://ygcaicn.github.io/tags/github/"},{"name":"hexo","slug":"hexo","permalink":"https://ygcaicn.github.io/tags/hexo/"},{"name":"博客","slug":"博客","permalink":"https://ygcaicn.github.io/tags/博客/"}]},{"title":"GitHub入门记 Go Git!!!","slug":"git","date":"2016-10-15T01:14:28.000Z","updated":"2017-05-04T08:31:56.266Z","comments":true,"path":"建站/git.html","link":"","permalink":"https://ygcaicn.github.io/建站/git.html","excerpt":"git install and config\ninstall Linux:\n1shell 界面输入 ``sudo  apt-get install git-core`` 回车输入密码\n\nWindows：下载\n12345[git-for-windows](https://github.com/git-for-windows/git/releases/tag/v2.6.3.windows.1)[github-windows](https://github-windows.s3.amazonaws.com/GitHubSetup.exe)安装就不用说了，上面两个的区别自己去琢磨吧！\n\nMac：terminal : brew install git\n\n\n完成上面的步骤就算安装好环境了，你离git已经很近了，下面是怎么配置。\n12345678#配置全局用户名和邮箱#Linux: shell ，Windows: Git Bash ，Mac:terminal 命令如下：git config --global user.name &quot;yourname&quot;git config --global user.email &quot;Youremail@gmail#查看是否配置成功：git config --global user.namegit config --global user.email","text":"git install and config install Linux: 1shell 界面输入 ``sudo apt-get install git-core`` 回车输入密码 Windows：下载 12345[git-for-windows](https://github.com/git-for-windows/git/releases/tag/v2.6.3.windows.1)[github-windows](https://github-windows.s3.amazonaws.com/GitHubSetup.exe)安装就不用说了，上面两个的区别自己去琢磨吧！ Mac：terminal : brew install git 完成上面的步骤就算安装好环境了，你离git已经很近了，下面是怎么配置。 12345678#配置全局用户名和邮箱#Linux: shell ，Windows: Git Bash ，Mac:terminal 命令如下：git config --global user.name &quot;yourname&quot;git config --global user.email &quot;Youremail@gmail#查看是否配置成功：git config --global user.namegit config --global user.email creat local repository connect remote首先你要在本地创建一个仓库，也就是repository（creat a local repository）：12345#cd 到你要建仓库的文件夹，建的仓库会在该文件夹下生成一个和仓库同名的文件夹#所以你不必自己建立一个和仓库同名的文件夹#假如你的仓库都要放在D:/GitHub/下cd D:/GitHubgit init mygit 就是这么简单仓库就建好了，你会发现在D:/GitHub下生成了一个mygit文件夹，同时文件夹内有一个.git隐藏文件。那么现在D:/GitHub/mygit/就是你的本地仓库了。如果你不想让你的代码发布到网络的话，在这里你完全可以使用git的所有功能。不过我们要做的还是想要他发布到网上，那就是GitHub了。 建立一个远程仓库（creat a remote repository）在git.hub.com创建一个新的仓库，一定要是空的。当然你要先登录你的帐号，如果连账号都搞不定我想你可以Ctrl+W了。当然了你可以百度–。 完成以后你的远程仓库也就建好了。不过你还需要将刚才建立的本地仓库与远程的仓库建立连接。那么你就需要你的远程仓库地址 连接支持HTTPs和SSH两种协议，推荐使用ＳＳＨ连接。 我的连接是&#x67;&#105;&#116;&#64;&#x67;&#105;&#116;&#104;&#x75;&#98;&#x2e;&#99;&#111;&#109;&#58;&#x79;&#103;&#x63;&#97;&#x69;&#x63;&#110;&#47;&#x6d;&#x79;&#x67;&#x69;&#116;&#x2e;&#103;&#105;&#x74;, （这用的是SSH连接地址） 本地仓库与远程仓库连接( connect a remote repository )#打开git shell cd D:/github/mygit git remote add origin git@github.com:ygcaicn/mygit.git Quick setup — if you’ve done this kind of thing before…or create a new repository on the command lineecho &quot;# test&quot; &gt;&gt; README.md git init git add README.md git commit -m &quot;first commit&quot; git remote add origin git@github.com:ygcaicn/test.git git push -u origin master …or push an existing repository from the command line git remote add origin git@github.com:ygcaicn/test.git git push -u origin master …or import code from another repositoryYou can initialize this repository with code from a Subversion, Mercurial, or TFS project. 上面是建立完仓库官方给出的Quick setup. 上传本地仓库 Update建立远程连接更新本地的改动到云端 git add -A git commit -m &quot;first commit&quot; git push -u origin master //由于第一次push加-u 后来的push不需要加-u参数。到此你已经可以简单的使用git了。不过git远不只这么多东西，它没这么简单。 下面介绍一些Github常用的skillcreat remote repository clone to local将代码仓库clone到本地，其实就是将代码复制到你的机器里，并交由Git来管理： git clone git@github.com:ygcaicn/mygit.git git常用的命令:git-scm官方文档关于git-scm是什么和git的区别，请按下Ctrl点击 git add：把要提交的代码添加进来，可以认为到一个缓冲中[重要] 官方文档 提交文件test.c： git add test.c 提交目录test ： git add test 添加删除后的所有文件： git add . 或者： ~~git add -A~~ 添加所有文件（和上面的区别我也不知道） #一定要是大A强调一下，Shell下的所有操作都是区分大小写的 #不过Windows下还有区别，因为~~万恶的Windows~~是不区分文件的大小写的 git add -A 上面的add添加操作相当于把文件写入到了一个仓库的缓存区，但是还没有真正的写入到仓库的磁盘中 git commit本地提交commit：add完成后，真正的代码提交[重要] 官方文档 git commit -m “commit” // -m 描述信息，不能为空 本地提交就是将缓存区的文件改动写入仓库的磁盘。 git status: 查看上次提交后文件修改的列表 git status git diff：查看文件修改的内容，-号代表删除部分，+号代表添加部分 git diff TestB.java // 查看TestB.java修改的内容 checkout：撤销未提交的修改（未执行add操作） git checkout TestB.java // 撤销TestB.java的修改 reset：取消add状态 git reset HEAD TestB.java // 取消TestB.java的add状态 log：查看提交记录（内容包含提交id,提交人，提交日期，描述信息） git log // 所有记录 git log xxxxx(id) -1 // 查看当前id的记录，-1表示一行记录 git log xxxxx(id) -1 -p // 查看当前id提交记录的修改 + `.gitignore`文件: git会检查是否存在该文件，存在就读取该文件内容，将配置文件或者目录排除在版本之外，文件和目录可以使用“\\*”通配符。可以手动创建在文件。 123456789101112131415161718192021222324252627282930313233#Compiled Object files*.slo*.lo*.o*.obj# Precompiled Headers*.gch*.pch# Compiled Dynamic libraries*.so*.dylib*.dll# Fortran module files*.mod# Compiled Static libraries*.lai*.la*.a*.lib# Executables*.exe*.out*.app#Editplus*.bakTestA.c // 排除该文件 testDir // 排除该目录 git 分支分支：可以在现有代码上拉出一个分支，使得代码可以在主干与分支同时开发，并且代码之间互相不会影响。常见使用环境，就是每次版本发布，已发布的可以拉出一个分支，剩下的功能继续在主干开发，如果发布版本有问题，只用修改分支，最终将代码合并到主干。 分支命令： 123456git branch -a // 查看所有分支，master主干，分支前有*号，表示当前处于那个分支git branch release1.0 // 创建release1.0分支，git checkout release1.0 // 切换到release1.0分支，主要与文件修改撤销的区别git checkout master // 1： 切换到主干git merge release1.0 // 2： 将release1.0的修改合并到master，如果有冲突解决冲突git branch -D release1.0 // 删除release1.0分支 远程版本库 比如有远程版本库(仓库)，https://github.com/FreeSunny/RefreashTabView.git git clone https://github.com/FreeSunny/RefreashTabView.git // 下载到本地 远程库命令： pussh：将代码修改和提交同步到远程库 [重要] #origin 指定远程版本库的 Git 地址，master 指定同步到哪一个分支 git push origin master fetch：远程库的修改同步到本地, 不会将代码合并到任何分支，会存放到一个origin/master分支上 #注释同 git fetch origin master diff：查看远程库修改内容 #注意有一个斜线，就是fetch同步后放置的位 git diff origin/master merge：将origin/master分支修改的内容合并到主分支 #注意斜线 git merge origin/master pull：fetch + merge，拉取并且合并[重要] #没有斜线 git pull origin master Git常用速查 gitbub网址知易行难，say easy than do， 下面就来一个小小的实例，必须要有git账号，这个步骤就不用say了吧！ 创建远程库a. 点击+号下的New repository 创建一个远程库，命名为GitOperate, b. 版本库类型可以public或者private，程序员都有开源的心，那就public。 c. 还可以勾选Initialize this repository with a README， d. 接下来可以选择添加.gitignore文件，.gitignore文件有很多类型可以选， 比如 Android，Android项目下的bin这些文件一般都不需要提交。 选择遵循的协议。eg：Apache License 2.0, 这个可以自己去查查每种的意思 e. 点击create，远程版本库就创建完成了，远程版本库的地址为 https://github.com/FreeSunny/GitOperate.git。 之后跳转到README.md,该文件主要是对项目的描述。 远程库克隆到本地a. 本地创建一个GitOperate文件夹 b. 远程库地址为https://github.com/FreeSunny/GitOperate.git， cd进入GitOperate，输入 *git clone https://github.com/FreeSunny/GitOperate.git* c. 完成后可以在GitOperater文件下的GitOperate文件夹下看到README.md文件（两层文件夹了） d. 将第二个目录下的所有文件全部复制到上一层目录中，这样就只有第一层目录添加到版本控制中。 操作命令为(cp -r GitOperate/ .) 提交代码git add .// 将提交的代码添加进来，这里指README.md git commit -m “add readme” // 本地提交 git push origin master // 同步到远程库","raw":null,"content":null,"categories":[{"name":"建站","slug":"建站","permalink":"https://ygcaicn.github.io/categories/建站/"}],"tags":[{"name":"github","slug":"github","permalink":"https://ygcaicn.github.io/tags/github/"},{"name":"github入门","slug":"github入门","permalink":"https://ygcaicn.github.io/tags/github入门/"},{"name":"置顶文章","slug":"置顶文章","permalink":"https://ygcaicn.github.io/tags/置顶文章/"}]},{"title":"Hello World","slug":"hello-world","date":"2016-10-14T04:00:00.000Z","updated":"2016-10-15T06:47:01.012Z","comments":true,"path":"uncategorized/hello-world.html","link":"","permalink":"https://ygcaicn.github.io/uncategorized/hello-world.html","excerpt":"Welcome to Hexo! This is your very first post. Check documentation for more info. If you get any problems when using Hexo, you can find the answer in troubleshooting or you can ask me on GitHub.","text":"Welcome to Hexo! This is your very first post. Check documentation for more info. If you get any problems when using Hexo, you can find the answer in troubleshooting or you can ask me on GitHub. Quick StartCreate a new post1$ hexo new \"My New Post\" More info: Writing Run server1$ hexo server More info: Server Generate static files1$ hexo generate More info: Generating Deploy to remote sites1$ hexo deploy More info: Deployment","raw":null,"content":null,"categories":[],"tags":[{"name":"hexo","slug":"hexo","permalink":"https://ygcaicn.github.io/tags/hexo/"}]}]}