/// Auto-generated register definitions for OTG_HS_GLOBAL
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::otg_hs_global {

// ============================================================================
// OTG_HS_GLOBAL - USB on the go high speed
// Base Address: 0x40040000
// ============================================================================

/// OTG_HS_GLOBAL Register Structure
struct OTG_HS_GLOBAL_Registers {

    /// OTG_HS control and status
          register
    /// Offset: 0x0000
    /// Reset value: 0x00000800
    volatile uint32_t OTG_HS_GOTGCTL;

    /// OTG_HS interrupt register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_GOTGINT;

    /// OTG_HS AHB configuration
          register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_GAHBCFG;

    /// OTG_HS USB configuration
          register
    /// Offset: 0x000C
    /// Reset value: 0x00000A00
    volatile uint32_t OTG_HS_GUSBCFG;

    /// OTG_HS reset register
    /// Offset: 0x0010
    /// Reset value: 0x20000000
    volatile uint32_t OTG_HS_GRSTCTL;

    /// OTG_HS core interrupt register
    /// Offset: 0x0014
    /// Reset value: 0x04000020
    volatile uint32_t OTG_HS_GINTSTS;

    /// OTG_HS interrupt mask register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t OTG_HS_GINTMSK;

    /// OTG_HS Receive status debug read register
          (host mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_HS_GRXSTSR_Host;

    /// OTG_HS Receive status debug read register
          (peripheral mode mode)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_HS_GRXSTSR_Peripheral;

    /// OTG_HS status read and pop register (host
          mode)
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_HS_GRXSTSP_Host;

    /// OTG_HS status read and pop register
          (peripheral mode)
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t OTG_HS_GRXSTSP_Peripheral;

    /// OTG_HS Receive FIFO size
          register
    /// Offset: 0x0024
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_HS_GRXFSIZ;

    /// OTG_HS nonperiodic transmit FIFO size
          register (host mode)
    /// Offset: 0x0028
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_HS_GNPTXFSIZ_Host;

    /// Endpoint 0 transmit FIFO size (peripheral
          mode)
    /// Offset: 0x0028
    /// Reset value: 0x00000200
    /// Access: read-write
    volatile uint32_t OTG_HS_TX0FSIZ_Peripheral;

    /// OTG_HS nonperiodic transmit FIFO/queue
          status register
    /// Offset: 0x002C
    /// Reset value: 0x00080200
    /// Access: read-only
    volatile uint32_t OTG_HS_GNPTXSTS;
    uint8_t RESERVED_0030[8]; ///< Reserved

    /// OTG_HS general core configuration
          register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_HS_GCCFG;

    /// OTG_HS core ID register
    /// Offset: 0x003C
    /// Reset value: 0x00001200
    /// Access: read-write
    volatile uint32_t OTG_HS_CID;
    uint8_t RESERVED_0040[192]; ///< Reserved

    /// OTG_HS Host periodic transmit FIFO size
          register
    /// Offset: 0x0100
    /// Reset value: 0x02000600
    /// Access: read-write
    volatile uint32_t OTG_HS_HPTXFSIZ;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x0104
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF1;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x0108
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF2;
    uint8_t RESERVED_010C[16]; ///< Reserved

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x011C
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF3;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x0120
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF4;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x0124
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF5;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x0128
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF6;

    /// OTG_HS device IN endpoint transmit FIFO size
          register
    /// Offset: 0x012C
    /// Reset value: 0x02000400
    /// Access: read-write
    volatile uint32_t OTG_HS_DIEPTXF7;
};

static_assert(sizeof(OTG_HS_GLOBAL_Registers) >= 304, "OTG_HS_GLOBAL_Registers size mismatch");

/// OTG_HS_GLOBAL peripheral instance
constexpr OTG_HS_GLOBAL_Registers* OTG_HS_GLOBAL = 
    reinterpret_cast<OTG_HS_GLOBAL_Registers*>(0x40040000);

}  // namespace alloy::hal::st::stm32f4::stm32f407::otg_hs_global
