{
  "module_name": "ksz9477_reg.h",
  "hash_id": "66fe2cc65c2a9465ba184f2da34d90c28d5778543c5d99eab77ffb687f3eb6de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/microchip/ksz9477_reg.h",
  "human_readable_source": " \n \n\n#ifndef __KSZ9477_REGS_H\n#define __KSZ9477_REGS_H\n\n#define KS_PRIO_M\t\t\t0x7\n#define KS_PRIO_S\t\t\t4\n\n \n#define REG_CHIP_ID0__1\t\t\t0x0000\n\n#define REG_CHIP_ID1__1\t\t\t0x0001\n\n#define FAMILY_ID\t\t\t0x95\n#define FAMILY_ID_94\t\t\t0x94\n#define FAMILY_ID_95\t\t\t0x95\n#define FAMILY_ID_85\t\t\t0x85\n#define FAMILY_ID_98\t\t\t0x98\n#define FAMILY_ID_88\t\t\t0x88\n\n#define REG_CHIP_ID2__1\t\t\t0x0002\n\n#define CHIP_ID_66\t\t\t0x66\n#define CHIP_ID_67\t\t\t0x67\n#define CHIP_ID_77\t\t\t0x77\n#define CHIP_ID_93\t\t\t0x93\n#define CHIP_ID_96\t\t\t0x96\n#define CHIP_ID_97\t\t\t0x97\n\n#define REG_CHIP_ID3__1\t\t\t0x0003\n\n#define SWITCH_REVISION_M\t\t0x0F\n#define SWITCH_REVISION_S\t\t4\n#define SWITCH_RESET\t\t\t0x01\n\n#define REG_SW_PME_CTRL\t\t\t0x0006\n\n#define PME_ENABLE\t\t\tBIT(1)\n#define PME_POLARITY\t\t\tBIT(0)\n\n#define REG_GLOBAL_OPTIONS\t\t0x000F\n\n#define SW_GIGABIT_ABLE\t\t\tBIT(6)\n#define SW_REDUNDANCY_ABLE\t\tBIT(5)\n#define SW_AVB_ABLE\t\t\tBIT(4)\n#define SW_9567_RL_5_2\t\t\t0xC\n#define SW_9477_SL_5_2\t\t\t0xD\n\n#define SW_9896_GL_5_1\t\t\t0xB\n#define SW_9896_RL_5_1\t\t\t0x8\n#define SW_9896_SL_5_1\t\t\t0x9\n\n#define SW_9895_GL_4_1\t\t\t0x7\n#define SW_9895_RL_4_1\t\t\t0x4\n#define SW_9895_SL_4_1\t\t\t0x5\n\n#define SW_9896_RL_4_2\t\t\t0x6\n\n#define SW_9893_RL_2_1\t\t\t0x0\n#define SW_9893_SL_2_1\t\t\t0x1\n#define SW_9893_GL_2_1\t\t\t0x3\n\n#define SW_QW_ABLE\t\t\tBIT(5)\n#define SW_9893_RN_2_1\t\t\t0xC\n\n#define REG_SW_INT_STATUS__4\t\t0x0010\n#define REG_SW_INT_MASK__4\t\t0x0014\n\n#define LUE_INT\t\t\t\tBIT(31)\n#define TRIG_TS_INT\t\t\tBIT(30)\n#define APB_TIMEOUT_INT\t\t\tBIT(29)\n\n#define SWITCH_INT_MASK\t\t\t(TRIG_TS_INT | APB_TIMEOUT_INT)\n\n#define REG_SW_PORT_INT_STATUS__4\t0x0018\n#define REG_SW_PORT_INT_MASK__4\t\t0x001C\n#define REG_SW_PHY_INT_STATUS\t\t0x0020\n#define REG_SW_PHY_INT_ENABLE\t\t0x0024\n\n \n#define REG_SW_GLOBAL_SERIAL_CTRL_0\t0x0100\n#define SW_SPARE_REG_2\t\t\tBIT(7)\n#define SW_SPARE_REG_1\t\t\tBIT(6)\n#define SW_SPARE_REG_0\t\t\tBIT(5)\n#define SW_BIG_ENDIAN\t\t\tBIT(4)\n#define SPI_AUTO_EDGE_DETECTION\t\tBIT(1)\n#define SPI_CLOCK_OUT_RISING_EDGE\tBIT(0)\n\n#define REG_SW_GLOBAL_OUTPUT_CTRL__1\t0x0103\n#define SW_ENABLE_REFCLKO\t\tBIT(1)\n#define SW_REFCLKO_IS_125MHZ\t\tBIT(0)\n\n#define REG_SW_IBA__4\t\t\t0x0104\n\n#define SW_IBA_ENABLE\t\t\tBIT(31)\n#define SW_IBA_DA_MATCH\t\t\tBIT(30)\n#define SW_IBA_INIT\t\t\tBIT(29)\n#define SW_IBA_QID_M\t\t\t0xF\n#define SW_IBA_QID_S\t\t\t22\n#define SW_IBA_PORT_M\t\t\t0x2F\n#define SW_IBA_PORT_S\t\t\t16\n#define SW_IBA_FRAME_TPID_M\t\t0xFFFF\n\n#define REG_SW_APB_TIMEOUT_ADDR__4\t0x0108\n\n#define APB_TIMEOUT_ACKNOWLEDGE\t\tBIT(31)\n\n#define REG_SW_IBA_SYNC__1\t\t0x010C\n\n#define REG_SW_IO_STRENGTH__1\t\t0x010D\n#define SW_DRIVE_STRENGTH_M\t\t0x7\n#define SW_DRIVE_STRENGTH_2MA\t\t0\n#define SW_DRIVE_STRENGTH_4MA\t\t1\n#define SW_DRIVE_STRENGTH_8MA\t\t2\n#define SW_DRIVE_STRENGTH_12MA\t\t3\n#define SW_DRIVE_STRENGTH_16MA\t\t4\n#define SW_DRIVE_STRENGTH_20MA\t\t5\n#define SW_DRIVE_STRENGTH_24MA\t\t6\n#define SW_DRIVE_STRENGTH_28MA\t\t7\n#define SW_HI_SPEED_DRIVE_STRENGTH_S\t4\n#define SW_LO_SPEED_DRIVE_STRENGTH_S\t0\n\n#define REG_SW_IBA_STATUS__4\t\t0x0110\n\n#define SW_IBA_REQ\t\t\tBIT(31)\n#define SW_IBA_RESP\t\t\tBIT(30)\n#define SW_IBA_DA_MISMATCH\t\tBIT(14)\n#define SW_IBA_FMT_MISMATCH\t\tBIT(13)\n#define SW_IBA_CODE_ERROR\t\tBIT(12)\n#define SW_IBA_CMD_ERROR\t\tBIT(11)\n#define SW_IBA_CMD_LOC_M\t\t(BIT(6) - 1)\n\n#define REG_SW_IBA_STATES__4\t\t0x0114\n\n#define SW_IBA_BUF_STATE_S\t\t30\n#define SW_IBA_CMD_STATE_S\t\t28\n#define SW_IBA_RESP_STATE_S\t\t26\n#define SW_IBA_STATE_M\t\t\t0x3\n#define SW_IBA_PACKET_SIZE_M\t\t0x7F\n#define SW_IBA_PACKET_SIZE_S\t\t16\n#define SW_IBA_FMT_ID_M\t\t\t0xFFFF\n\n#define REG_SW_IBA_RESULT__4\t\t0x0118\n\n#define SW_IBA_SIZE_S\t\t\t24\n\n#define SW_IBA_RETRY_CNT_M\t\t(BIT(5) - 1)\n\n \n#define REG_SW_POWER_MANAGEMENT_CTRL\t0x0201\n\n#define SW_PLL_POWER_DOWN\t\tBIT(5)\n#define SW_POWER_DOWN_MODE\t\t0x3\n#define SW_ENERGY_DETECTION\t\t1\n#define SW_SOFT_POWER_DOWN\t\t2\n#define SW_POWER_SAVING\t\t\t3\n\n \n#define REG_SW_OPERATION\t\t0x0300\n\n#define SW_DOUBLE_TAG\t\t\tBIT(7)\n#define SW_RESET\t\t\tBIT(1)\n\n#define REG_SW_MAC_ADDR_0\t\t0x0302\n#define REG_SW_MAC_ADDR_1\t\t0x0303\n#define REG_SW_MAC_ADDR_2\t\t0x0304\n#define REG_SW_MAC_ADDR_3\t\t0x0305\n#define REG_SW_MAC_ADDR_4\t\t0x0306\n#define REG_SW_MAC_ADDR_5\t\t0x0307\n\n#define REG_SW_MTU__2\t\t\t0x0308\n#define REG_SW_MTU_MASK\t\t\tGENMASK(13, 0)\n\n#define REG_SW_ISP_TPID__2\t\t0x030A\n\n#define REG_SW_HSR_TPID__2\t\t0x030C\n\n#define REG_AVB_STRATEGY__2\t\t0x030E\n\n#define SW_SHAPING_CREDIT_ACCT\t\tBIT(1)\n#define SW_POLICING_CREDIT_ACCT\t\tBIT(0)\n\n#define REG_SW_LUE_CTRL_0\t\t0x0310\n\n#define SW_VLAN_ENABLE\t\t\tBIT(7)\n#define SW_DROP_INVALID_VID\t\tBIT(6)\n#define SW_AGE_CNT_M\t\t\tGENMASK(5, 3)\n#define SW_AGE_CNT_S\t\t\t3\n#define SW_AGE_PERIOD_10_8_M\t\tGENMASK(10, 8)\n#define SW_RESV_MCAST_ENABLE\t\tBIT(2)\n#define SW_HASH_OPTION_M\t\t0x03\n#define SW_HASH_OPTION_CRC\t\t1\n#define SW_HASH_OPTION_XOR\t\t2\n#define SW_HASH_OPTION_DIRECT\t\t3\n\n#define REG_SW_LUE_CTRL_1\t\t0x0311\n\n#define UNICAST_LEARN_DISABLE\t\tBIT(7)\n#define SW_SRC_ADDR_FILTER\t\tBIT(6)\n#define SW_FLUSH_STP_TABLE\t\tBIT(5)\n#define SW_FLUSH_MSTP_TABLE\t\tBIT(4)\n#define SW_FWD_MCAST_SRC_ADDR\t\tBIT(3)\n#define SW_AGING_ENABLE\t\t\tBIT(2)\n#define SW_FAST_AGING\t\t\tBIT(1)\n#define SW_LINK_AUTO_AGING\t\tBIT(0)\n\n#define REG_SW_LUE_CTRL_2\t\t0x0312\n\n#define SW_TRAP_DOUBLE_TAG\t\tBIT(6)\n#define SW_EGRESS_VLAN_FILTER_DYN\tBIT(5)\n#define SW_EGRESS_VLAN_FILTER_STA\tBIT(4)\n#define SW_FLUSH_OPTION_M\t\t0x3\n#define SW_FLUSH_OPTION_S\t\t2\n#define SW_FLUSH_OPTION_DYN_MAC\t\t1\n#define SW_FLUSH_OPTION_STA_MAC\t\t2\n#define SW_FLUSH_OPTION_BOTH\t\t3\n#define SW_PRIO_M\t\t\t0x3\n#define SW_PRIO_DA\t\t\t0\n#define SW_PRIO_SA\t\t\t1\n#define SW_PRIO_HIGHEST_DA_SA\t\t2\n#define SW_PRIO_LOWEST_DA_SA\t\t3\n\n#define REG_SW_LUE_CTRL_3\t\t0x0313\n#define SW_AGE_PERIOD_7_0_M\t\tGENMASK(7, 0)\n\n#define REG_SW_LUE_INT_STATUS\t\t0x0314\n#define REG_SW_LUE_INT_ENABLE\t\t0x0315\n\n#define LEARN_FAIL_INT\t\t\tBIT(2)\n#define ALMOST_FULL_INT\t\t\tBIT(1)\n#define WRITE_FAIL_INT\t\t\tBIT(0)\n\n#define REG_SW_LUE_INDEX_0__2\t\t0x0316\n\n#define ENTRY_INDEX_M\t\t\t0x0FFF\n\n#define REG_SW_LUE_INDEX_1__2\t\t0x0318\n\n#define FAIL_INDEX_M\t\t\t0x03FF\n\n#define REG_SW_LUE_INDEX_2__2\t\t0x031A\n\n#define REG_SW_LUE_UNK_UCAST_CTRL__4\t0x0320\n\n#define SW_UNK_UCAST_ENABLE\t\tBIT(31)\n\n#define REG_SW_LUE_UNK_MCAST_CTRL__4\t0x0324\n\n#define SW_UNK_MCAST_ENABLE\t\tBIT(31)\n\n#define REG_SW_LUE_UNK_VID_CTRL__4\t0x0328\n\n#define SW_UNK_VID_ENABLE\t\tBIT(31)\n\n#define REG_SW_MAC_CTRL_0\t\t0x0330\n\n#define SW_NEW_BACKOFF\t\t\tBIT(7)\n#define SW_CHECK_LENGTH\t\t\tBIT(3)\n#define SW_PAUSE_UNH_MODE\t\tBIT(1)\n#define SW_AGGR_BACKOFF\t\t\tBIT(0)\n\n#define REG_SW_MAC_CTRL_1\t\t0x0331\n\n#define SW_BACK_PRESSURE\t\tBIT(5)\n#define FAIR_FLOW_CTRL\t\t\tBIT(4)\n#define NO_EXC_COLLISION_DROP\t\tBIT(3)\n#define SW_JUMBO_PACKET\t\t\tBIT(2)\n#define SW_LEGAL_PACKET_DISABLE\t\tBIT(1)\n#define SW_PASS_SHORT_FRAME\t\tBIT(0)\n\n#define REG_SW_MAC_CTRL_2\t\t0x0332\n\n#define SW_REPLACE_VID\t\t\tBIT(3)\n\n#define REG_SW_MAC_CTRL_3\t\t0x0333\n\n#define REG_SW_MAC_CTRL_4\t\t0x0334\n\n#define SW_PASS_PAUSE\t\t\tBIT(3)\n\n#define REG_SW_MAC_CTRL_5\t\t0x0335\n\n#define SW_OUT_RATE_LIMIT_QUEUE_BASED\tBIT(3)\n\n#define REG_SW_MAC_CTRL_6\t\t0x0336\n\n#define SW_MIB_COUNTER_FLUSH\t\tBIT(7)\n#define SW_MIB_COUNTER_FREEZE\t\tBIT(6)\n\n#define REG_SW_MAC_802_1P_MAP_0\t\t0x0338\n#define REG_SW_MAC_802_1P_MAP_1\t\t0x0339\n#define REG_SW_MAC_802_1P_MAP_2\t\t0x033A\n#define REG_SW_MAC_802_1P_MAP_3\t\t0x033B\n\n#define SW_802_1P_MAP_M\t\t\tKS_PRIO_M\n#define SW_802_1P_MAP_S\t\t\tKS_PRIO_S\n\n#define REG_SW_MAC_ISP_CTRL\t\t0x033C\n\n#define REG_SW_MAC_TOS_CTRL\t\t0x033E\n\n#define SW_TOS_DSCP_REMARK\t\tBIT(1)\n#define SW_TOS_DSCP_REMAP\t\tBIT(0)\n\n#define REG_SW_MAC_TOS_PRIO_0\t\t0x0340\n#define REG_SW_MAC_TOS_PRIO_1\t\t0x0341\n#define REG_SW_MAC_TOS_PRIO_2\t\t0x0342\n#define REG_SW_MAC_TOS_PRIO_3\t\t0x0343\n#define REG_SW_MAC_TOS_PRIO_4\t\t0x0344\n#define REG_SW_MAC_TOS_PRIO_5\t\t0x0345\n#define REG_SW_MAC_TOS_PRIO_6\t\t0x0346\n#define REG_SW_MAC_TOS_PRIO_7\t\t0x0347\n#define REG_SW_MAC_TOS_PRIO_8\t\t0x0348\n#define REG_SW_MAC_TOS_PRIO_9\t\t0x0349\n#define REG_SW_MAC_TOS_PRIO_10\t\t0x034A\n#define REG_SW_MAC_TOS_PRIO_11\t\t0x034B\n#define REG_SW_MAC_TOS_PRIO_12\t\t0x034C\n#define REG_SW_MAC_TOS_PRIO_13\t\t0x034D\n#define REG_SW_MAC_TOS_PRIO_14\t\t0x034E\n#define REG_SW_MAC_TOS_PRIO_15\t\t0x034F\n#define REG_SW_MAC_TOS_PRIO_16\t\t0x0350\n#define REG_SW_MAC_TOS_PRIO_17\t\t0x0351\n#define REG_SW_MAC_TOS_PRIO_18\t\t0x0352\n#define REG_SW_MAC_TOS_PRIO_19\t\t0x0353\n#define REG_SW_MAC_TOS_PRIO_20\t\t0x0354\n#define REG_SW_MAC_TOS_PRIO_21\t\t0x0355\n#define REG_SW_MAC_TOS_PRIO_22\t\t0x0356\n#define REG_SW_MAC_TOS_PRIO_23\t\t0x0357\n#define REG_SW_MAC_TOS_PRIO_24\t\t0x0358\n#define REG_SW_MAC_TOS_PRIO_25\t\t0x0359\n#define REG_SW_MAC_TOS_PRIO_26\t\t0x035A\n#define REG_SW_MAC_TOS_PRIO_27\t\t0x035B\n#define REG_SW_MAC_TOS_PRIO_28\t\t0x035C\n#define REG_SW_MAC_TOS_PRIO_29\t\t0x035D\n#define REG_SW_MAC_TOS_PRIO_30\t\t0x035E\n#define REG_SW_MAC_TOS_PRIO_31\t\t0x035F\n\n#define REG_SW_MRI_CTRL_0\t\t0x0370\n\n#define SW_IGMP_SNOOP\t\t\tBIT(6)\n#define SW_IPV6_MLD_OPTION\t\tBIT(3)\n#define SW_IPV6_MLD_SNOOP\t\tBIT(2)\n#define SW_MIRROR_RX_TX\t\t\tBIT(0)\n\n#define REG_SW_CLASS_D_IP_CTRL__4\t0x0374\n\n#define SW_CLASS_D_IP_ENABLE\t\tBIT(31)\n\n#define REG_SW_MRI_CTRL_8\t\t0x0378\n\n#define SW_NO_COLOR_S\t\t\t6\n#define SW_RED_COLOR_S\t\t\t4\n#define SW_YELLOW_COLOR_S\t\t2\n#define SW_GREEN_COLOR_S\t\t0\n#define SW_COLOR_M\t\t\t0x3\n\n#define REG_SW_QM_CTRL__4\t\t0x0390\n\n#define PRIO_SCHEME_SELECT_M\t\tKS_PRIO_M\n#define PRIO_SCHEME_SELECT_S\t\t6\n#define PRIO_MAP_3_HI\t\t\t0\n#define PRIO_MAP_2_HI\t\t\t2\n#define PRIO_MAP_0_LO\t\t\t3\n#define UNICAST_VLAN_BOUNDARY\t\tBIT(1)\n\n#define REG_SW_EEE_QM_CTRL__2\t\t0x03C0\n\n#define REG_SW_EEE_TXQ_WAIT_TIME__2\t0x03C2\n\n \n#define REG_SW_VLAN_ENTRY__4\t\t0x0400\n\n#define VLAN_VALID\t\t\tBIT(31)\n#define VLAN_FORWARD_OPTION\t\tBIT(27)\n#define VLAN_PRIO_M\t\t\tKS_PRIO_M\n#define VLAN_PRIO_S\t\t\t24\n#define VLAN_MSTP_M\t\t\t0x7\n#define VLAN_MSTP_S\t\t\t12\n#define VLAN_FID_M\t\t\t0x7F\n\n#define REG_SW_VLAN_ENTRY_UNTAG__4\t0x0404\n#define REG_SW_VLAN_ENTRY_PORTS__4\t0x0408\n\n#define REG_SW_VLAN_ENTRY_INDEX__2\t0x040C\n\n#define VLAN_INDEX_M\t\t\t0x0FFF\n\n#define REG_SW_VLAN_CTRL\t\t0x040E\n\n#define VLAN_START\t\t\tBIT(7)\n#define VLAN_ACTION\t\t\t0x3\n#define VLAN_WRITE\t\t\t1\n#define VLAN_READ\t\t\t2\n#define VLAN_CLEAR\t\t\t3\n\n#define REG_SW_ALU_INDEX_0\t\t0x0410\n\n#define ALU_FID_INDEX_S\t\t\t16\n#define ALU_MAC_ADDR_HI\t\t\t0xFFFF\n\n#define REG_SW_ALU_INDEX_1\t\t0x0414\n\n#define ALU_DIRECT_INDEX_M\t\t(BIT(12) - 1)\n\n#define REG_SW_ALU_CTRL__4\t\t0x0418\n\n#define ALU_VALID_CNT_M\t\t\t(BIT(14) - 1)\n#define ALU_VALID_CNT_S\t\t\t16\n#define ALU_START\t\t\tBIT(7)\n#define ALU_VALID\t\t\tBIT(6)\n#define ALU_DIRECT\t\t\tBIT(2)\n#define ALU_ACTION\t\t\t0x3\n#define ALU_WRITE\t\t\t1\n#define ALU_READ\t\t\t2\n#define ALU_SEARCH\t\t\t3\n\n#define REG_SW_ALU_STAT_CTRL__4\t\t0x041C\n\n#define ALU_RESV_MCAST_INDEX_M\t\t(BIT(6) - 1)\n#define ALU_STAT_START\t\t\tBIT(7)\n#define ALU_RESV_MCAST_ADDR\t\tBIT(1)\n\n#define REG_SW_ALU_VAL_A\t\t0x0420\n\n#define ALU_V_STATIC_VALID\t\tBIT(31)\n#define ALU_V_SRC_FILTER\t\tBIT(30)\n#define ALU_V_DST_FILTER\t\tBIT(29)\n#define ALU_V_PRIO_AGE_CNT_M\t\t(BIT(3) - 1)\n#define ALU_V_PRIO_AGE_CNT_S\t\t26\n#define ALU_V_MSTP_M\t\t\t0x7\n\n#define REG_SW_ALU_VAL_B\t\t0x0424\n\n#define ALU_V_OVERRIDE\t\t\tBIT(31)\n#define ALU_V_USE_FID\t\t\tBIT(30)\n#define ALU_V_PORT_MAP\t\t\t(BIT(24) - 1)\n\n#define REG_SW_ALU_VAL_C\t\t0x0428\n\n#define ALU_V_FID_M\t\t\t(BIT(16) - 1)\n#define ALU_V_FID_S\t\t\t16\n#define ALU_V_MAC_ADDR_HI\t\t0xFFFF\n\n#define REG_SW_ALU_VAL_D\t\t0x042C\n\n#define REG_HSR_ALU_INDEX_0\t\t0x0440\n\n#define REG_HSR_ALU_INDEX_1\t\t0x0444\n\n#define HSR_DST_MAC_INDEX_LO_S\t\t16\n#define HSR_SRC_MAC_INDEX_HI\t\t0xFFFF\n\n#define REG_HSR_ALU_INDEX_2\t\t0x0448\n\n#define HSR_INDEX_MAX\t\t\tBIT(9)\n#define HSR_DIRECT_INDEX_M\t\t(HSR_INDEX_MAX - 1)\n\n#define REG_HSR_ALU_INDEX_3\t\t0x044C\n\n#define HSR_PATH_INDEX_M\t\t(BIT(4) - 1)\n\n#define REG_HSR_ALU_CTRL__4\t\t0x0450\n\n#define HSR_VALID_CNT_M\t\t\t(BIT(14) - 1)\n#define HSR_VALID_CNT_S\t\t\t16\n#define HSR_START\t\t\tBIT(7)\n#define HSR_VALID\t\t\tBIT(6)\n#define HSR_SEARCH_END\t\t\tBIT(5)\n#define HSR_DIRECT\t\t\tBIT(2)\n#define HSR_ACTION\t\t\t0x3\n#define HSR_WRITE\t\t\t1\n#define HSR_READ\t\t\t2\n#define HSR_SEARCH\t\t\t3\n\n#define REG_HSR_ALU_VAL_A\t\t0x0454\n\n#define HSR_V_STATIC_VALID\t\tBIT(31)\n#define HSR_V_AGE_CNT_M\t\t\t(BIT(3) - 1)\n#define HSR_V_AGE_CNT_S\t\t\t26\n#define HSR_V_PATH_ID_M\t\t\t(BIT(4) - 1)\n\n#define REG_HSR_ALU_VAL_B\t\t0x0458\n\n#define REG_HSR_ALU_VAL_C\t\t0x045C\n\n#define HSR_V_DST_MAC_ADDR_LO_S\t\t16\n#define HSR_V_SRC_MAC_ADDR_HI\t\t0xFFFF\n\n#define REG_HSR_ALU_VAL_D\t\t0x0460\n\n#define REG_HSR_ALU_VAL_E\t\t0x0464\n\n#define HSR_V_START_SEQ_1_S\t\t16\n#define HSR_V_START_SEQ_2_S\t\t0\n\n#define REG_HSR_ALU_VAL_F\t\t0x0468\n\n#define HSR_V_EXP_SEQ_1_S\t\t16\n#define HSR_V_EXP_SEQ_2_S\t\t0\n\n#define REG_HSR_ALU_VAL_G\t\t0x046C\n\n#define HSR_V_SEQ_CNT_1_S\t\t16\n#define HSR_V_SEQ_CNT_2_S\t\t0\n\n#define HSR_V_SEQ_M\t\t\t(BIT(16) - 1)\n\n \n#define REG_PTP_CLK_CTRL\t\t0x0500\n\n#define PTP_STEP_ADJ\t\t\tBIT(6)\n#define PTP_STEP_DIR\t\t\tBIT(5)\n#define PTP_READ_TIME\t\t\tBIT(4)\n#define PTP_LOAD_TIME\t\t\tBIT(3)\n#define PTP_CLK_ADJ_ENABLE\t\tBIT(2)\n#define PTP_CLK_ENABLE\t\t\tBIT(1)\n#define PTP_CLK_RESET\t\t\tBIT(0)\n\n#define REG_PTP_RTC_SUB_NANOSEC__2\t0x0502\n\n#define PTP_RTC_SUB_NANOSEC_M\t\t0x0007\n\n#define REG_PTP_RTC_NANOSEC\t\t0x0504\n#define REG_PTP_RTC_NANOSEC_H\t\t0x0504\n#define REG_PTP_RTC_NANOSEC_L\t\t0x0506\n\n#define REG_PTP_RTC_SEC\t\t\t0x0508\n#define REG_PTP_RTC_SEC_H\t\t0x0508\n#define REG_PTP_RTC_SEC_L\t\t0x050A\n\n#define REG_PTP_SUBNANOSEC_RATE\t\t0x050C\n#define REG_PTP_SUBNANOSEC_RATE_H\t0x050C\n\n#define PTP_RATE_DIR\t\t\tBIT(31)\n#define PTP_TMP_RATE_ENABLE\t\tBIT(30)\n\n#define REG_PTP_SUBNANOSEC_RATE_L\t0x050E\n\n#define REG_PTP_RATE_DURATION\t\t0x0510\n#define REG_PTP_RATE_DURATION_H\t\t0x0510\n#define REG_PTP_RATE_DURATION_L\t\t0x0512\n\n#define REG_PTP_MSG_CONF1\t\t0x0514\n\n#define PTP_802_1AS\t\t\tBIT(7)\n#define PTP_ENABLE\t\t\tBIT(6)\n#define PTP_ETH_ENABLE\t\t\tBIT(5)\n#define PTP_IPV4_UDP_ENABLE\t\tBIT(4)\n#define PTP_IPV6_UDP_ENABLE\t\tBIT(3)\n#define PTP_TC_P2P\t\t\tBIT(2)\n#define PTP_MASTER\t\t\tBIT(1)\n#define PTP_1STEP\t\t\tBIT(0)\n\n#define REG_PTP_MSG_CONF2\t\t0x0516\n\n#define PTP_UNICAST_ENABLE\t\tBIT(12)\n#define PTP_ALTERNATE_MASTER\t\tBIT(11)\n#define PTP_ALL_HIGH_PRIO\t\tBIT(10)\n#define PTP_SYNC_CHECK\t\t\tBIT(9)\n#define PTP_DELAY_CHECK\t\t\tBIT(8)\n#define PTP_PDELAY_CHECK\t\tBIT(7)\n#define PTP_DROP_SYNC_DELAY_REQ\t\tBIT(5)\n#define PTP_DOMAIN_CHECK\t\tBIT(4)\n#define PTP_UDP_CHECKSUM\t\tBIT(2)\n\n#define REG_PTP_DOMAIN_VERSION\t\t0x0518\n#define PTP_VERSION_M\t\t\t0xFF00\n#define PTP_DOMAIN_M\t\t\t0x00FF\n\n#define REG_PTP_UNIT_INDEX__4\t\t0x0520\n\n#define PTP_UNIT_M\t\t\t0xF\n\n#define PTP_GPIO_INDEX_S\t\t16\n#define PTP_TSI_INDEX_S\t\t\t8\n#define PTP_TOU_INDEX_S\t\t\t0\n\n#define REG_PTP_TRIG_STATUS__4\t\t0x0524\n\n#define TRIG_ERROR_S\t\t\t16\n#define TRIG_DONE_S\t\t\t0\n\n#define REG_PTP_INT_STATUS__4\t\t0x0528\n\n#define TRIG_INT_S\t\t\t16\n#define TS_INT_S\t\t\t0\n\n#define TRIG_UNIT_M\t\t\t0x7\n#define TS_UNIT_M\t\t\t0x3\n\n#define REG_PTP_CTRL_STAT__4\t\t0x052C\n\n#define GPIO_IN\t\t\t\tBIT(7)\n#define GPIO_OUT\t\t\tBIT(6)\n#define TS_INT_ENABLE\t\t\tBIT(5)\n#define TRIG_ACTIVE\t\t\tBIT(4)\n#define TRIG_ENABLE\t\t\tBIT(3)\n#define TRIG_RESET\t\t\tBIT(2)\n#define TS_ENABLE\t\t\tBIT(1)\n#define TS_RESET\t\t\tBIT(0)\n\n#define GPIO_CTRL_M\t\t\t(GPIO_IN | GPIO_OUT)\n\n#define TRIG_CTRL_M\t\t\t\\\n\t(TRIG_ACTIVE | TRIG_ENABLE | TRIG_RESET)\n\n#define TS_CTRL_M\t\t\t\\\n\t(TS_INT_ENABLE | TS_ENABLE | TS_RESET)\n\n#define REG_TRIG_TARGET_NANOSEC\t\t0x0530\n#define REG_TRIG_TARGET_SEC\t\t0x0534\n\n#define REG_TRIG_CTRL__4\t\t0x0538\n\n#define TRIG_CASCADE_ENABLE\t\tBIT(31)\n#define TRIG_CASCADE_TAIL\t\tBIT(30)\n#define TRIG_CASCADE_UPS_M\t\t0xF\n#define TRIG_CASCADE_UPS_S\t\t26\n#define TRIG_NOW\t\t\tBIT(25)\n#define TRIG_NOTIFY\t\t\tBIT(24)\n#define TRIG_EDGE\t\t\tBIT(23)\n#define TRIG_PATTERN_S\t\t\t20\n#define TRIG_PATTERN_M\t\t\t0x7\n#define TRIG_NEG_EDGE\t\t\t0\n#define TRIG_POS_EDGE\t\t\t1\n#define TRIG_NEG_PULSE\t\t\t2\n#define TRIG_POS_PULSE\t\t\t3\n#define TRIG_NEG_PERIOD\t\t\t4\n#define TRIG_POS_PERIOD\t\t\t5\n#define TRIG_REG_OUTPUT\t\t\t6\n#define TRIG_GPO_S\t\t\t16\n#define TRIG_GPO_M\t\t\t0xF\n#define TRIG_CASCADE_ITERATE_CNT_M\t0xFFFF\n\n#define REG_TRIG_CYCLE_WIDTH\t\t0x053C\n\n#define REG_TRIG_CYCLE_CNT\t\t0x0540\n\n#define TRIG_CYCLE_CNT_M\t\t0xFFFF\n#define TRIG_CYCLE_CNT_S\t\t16\n#define TRIG_BIT_PATTERN_M\t\t0xFFFF\n\n#define REG_TRIG_ITERATE_TIME\t\t0x0544\n\n#define REG_TRIG_PULSE_WIDTH__4\t\t0x0548\n\n#define TRIG_PULSE_WIDTH_M\t\t0x00FFFFFF\n\n#define REG_TS_CTRL_STAT__4\t\t0x0550\n\n#define TS_EVENT_DETECT_M\t\t0xF\n#define TS_EVENT_DETECT_S\t\t17\n#define TS_EVENT_OVERFLOW\t\tBIT(16)\n#define TS_GPI_M\t\t\t0xF\n#define TS_GPI_S\t\t\t8\n#define TS_DETECT_RISE\t\t\tBIT(7)\n#define TS_DETECT_FALL\t\t\tBIT(6)\n#define TS_DETECT_S\t\t\t6\n#define TS_CASCADE_TAIL\t\t\tBIT(5)\n#define TS_CASCADE_UPS_M\t\t0xF\n#define TS_CASCADE_UPS_S\t\t1\n#define TS_CASCADE_ENABLE\t\tBIT(0)\n\n#define DETECT_RISE\t\t\t(TS_DETECT_RISE >> TS_DETECT_S)\n#define DETECT_FALL\t\t\t(TS_DETECT_FALL >> TS_DETECT_S)\n\n#define REG_TS_EVENT_0_NANOSEC\t\t0x0554\n#define REG_TS_EVENT_0_SEC\t\t0x0558\n#define REG_TS_EVENT_0_SUB_NANOSEC\t0x055C\n\n#define REG_TS_EVENT_1_NANOSEC\t\t0x0560\n#define REG_TS_EVENT_1_SEC\t\t0x0564\n#define REG_TS_EVENT_1_SUB_NANOSEC\t0x0568\n\n#define REG_TS_EVENT_2_NANOSEC\t\t0x056C\n#define REG_TS_EVENT_2_SEC\t\t0x0570\n#define REG_TS_EVENT_2_SUB_NANOSEC\t0x0574\n\n#define REG_TS_EVENT_3_NANOSEC\t\t0x0578\n#define REG_TS_EVENT_3_SEC\t\t0x057C\n#define REG_TS_EVENT_3_SUB_NANOSEC\t0x0580\n\n#define REG_TS_EVENT_4_NANOSEC\t\t0x0584\n#define REG_TS_EVENT_4_SEC\t\t0x0588\n#define REG_TS_EVENT_4_SUB_NANOSEC\t0x058C\n\n#define REG_TS_EVENT_5_NANOSEC\t\t0x0590\n#define REG_TS_EVENT_5_SEC\t\t0x0594\n#define REG_TS_EVENT_5_SUB_NANOSEC\t0x0598\n\n#define REG_TS_EVENT_6_NANOSEC\t\t0x059C\n#define REG_TS_EVENT_6_SEC\t\t0x05A0\n#define REG_TS_EVENT_6_SUB_NANOSEC\t0x05A4\n\n#define REG_TS_EVENT_7_NANOSEC\t\t0x05A8\n#define REG_TS_EVENT_7_SEC\t\t0x05AC\n#define REG_TS_EVENT_7_SUB_NANOSEC\t0x05B0\n\n#define TS_EVENT_EDGE_M\t\t\t0x1\n#define TS_EVENT_EDGE_S\t\t\t30\n#define TS_EVENT_NANOSEC_M\t\t(BIT(30) - 1)\n\n#define TS_EVENT_SUB_NANOSEC_M\t\t0x7\n\n#define TS_EVENT_SAMPLE\t\t\t\\\n\t(REG_TS_EVENT_1_NANOSEC - REG_TS_EVENT_0_NANOSEC)\n\n#define PORT_CTRL_ADDR(port, addr)\t((addr) | (((port) + 1) << 12))\n\n#define REG_GLOBAL_RR_INDEX__1\t\t0x0600\n\n \n#define REG_DLR_SRC_PORT__4\t\t0x0604\n\n#define DLR_SRC_PORT_UNICAST\t\tBIT(31)\n#define DLR_SRC_PORT_M\t\t\t0x3\n#define DLR_SRC_PORT_BOTH\t\t0\n#define DLR_SRC_PORT_EACH\t\t1\n\n#define REG_DLR_IP_ADDR__4\t\t0x0608\n\n#define REG_DLR_CTRL__1\t\t\t0x0610\n\n#define DLR_RESET_SEQ_ID\t\tBIT(3)\n#define DLR_BACKUP_AUTO_ON\t\tBIT(2)\n#define DLR_BEACON_TX_ENABLE\t\tBIT(1)\n#define DLR_ASSIST_ENABLE\t\tBIT(0)\n\n#define REG_DLR_STATE__1\t\t0x0611\n\n#define DLR_NODE_STATE_M\t\t0x3\n#define DLR_NODE_STATE_S\t\t1\n#define DLR_NODE_STATE_IDLE\t\t0\n#define DLR_NODE_STATE_FAULT\t\t1\n#define DLR_NODE_STATE_NORMAL\t\t2\n#define DLR_RING_STATE_FAULT\t\t0\n#define DLR_RING_STATE_NORMAL\t\t1\n\n#define REG_DLR_PRECEDENCE__1\t\t0x0612\n\n#define REG_DLR_BEACON_INTERVAL__4\t0x0614\n\n#define REG_DLR_BEACON_TIMEOUT__4\t0x0618\n\n#define REG_DLR_TIMEOUT_WINDOW__4\t0x061C\n\n#define DLR_TIMEOUT_WINDOW_M\t\t(BIT(22) - 1)\n\n#define REG_DLR_VLAN_ID__2\t\t0x0620\n\n#define DLR_VLAN_ID_M\t\t\t(BIT(12) - 1)\n\n#define REG_DLR_DEST_ADDR_0\t\t0x0622\n#define REG_DLR_DEST_ADDR_1\t\t0x0623\n#define REG_DLR_DEST_ADDR_2\t\t0x0624\n#define REG_DLR_DEST_ADDR_3\t\t0x0625\n#define REG_DLR_DEST_ADDR_4\t\t0x0626\n#define REG_DLR_DEST_ADDR_5\t\t0x0627\n\n#define REG_DLR_PORT_MAP__4\t\t0x0628\n\n#define REG_DLR_CLASS__1\t\t0x062C\n\n#define DLR_FRAME_QID_M\t\t\t0x3\n\n \n#define REG_HSR_PORT_MAP__4\t\t0x0640\n\n#define REG_HSR_ALU_CTRL_0__1\t\t0x0644\n\n#define HSR_DUPLICATE_DISCARD\t\tBIT(7)\n#define HSR_NODE_UNICAST\t\tBIT(6)\n#define HSR_AGE_CNT_DEFAULT_M\t\t0x7\n#define HSR_AGE_CNT_DEFAULT_S\t\t3\n#define HSR_LEARN_MCAST_DISABLE\t\tBIT(2)\n#define HSR_HASH_OPTION_M\t\t0x3\n#define HSR_HASH_DISABLE\t\t0\n#define HSR_HASH_UPPER_BITS\t\t1\n#define HSR_HASH_LOWER_BITS\t\t2\n#define HSR_HASH_XOR_BOTH_BITS\t\t3\n\n#define REG_HSR_ALU_CTRL_1__1\t\t0x0645\n\n#define HSR_LEARN_UCAST_DISABLE\t\tBIT(7)\n#define HSR_FLUSH_TABLE\t\t\tBIT(5)\n#define HSR_PROC_MCAST_SRC\t\tBIT(3)\n#define HSR_AGING_ENABLE\t\tBIT(2)\n\n#define REG_HSR_ALU_CTRL_2__2\t\t0x0646\n\n#define REG_HSR_ALU_AGE_PERIOD__4\t0x0648\n\n#define REG_HSR_ALU_INT_STATUS__1\t0x064C\n#define REG_HSR_ALU_INT_MASK__1\t\t0x064D\n\n#define HSR_WINDOW_OVERFLOW_INT\t\tBIT(3)\n#define HSR_LEARN_FAIL_INT\t\tBIT(2)\n#define HSR_ALMOST_FULL_INT\t\tBIT(1)\n#define HSR_WRITE_FAIL_INT\t\tBIT(0)\n\n#define REG_HSR_ALU_ENTRY_0__2\t\t0x0650\n\n#define HSR_ENTRY_INDEX_M\t\t(BIT(10) - 1)\n#define HSR_FAIL_INDEX_M\t\t(BIT(8) - 1)\n\n#define REG_HSR_ALU_ENTRY_1__2\t\t0x0652\n\n#define HSR_FAIL_LEARN_INDEX_M\t\t(BIT(8) - 1)\n\n#define REG_HSR_ALU_ENTRY_3__2\t\t0x0654\n\n#define HSR_CPU_ACCESS_ENTRY_INDEX_M\t(BIT(8) - 1)\n\n \n#define REG_PORT_DEFAULT_VID\t\t0x0000\n\n#define REG_PORT_CUSTOM_VID\t\t0x0002\n#define REG_PORT_AVB_SR_1_VID\t\t0x0004\n#define REG_PORT_AVB_SR_2_VID\t\t0x0006\n\n#define REG_PORT_AVB_SR_1_TYPE\t\t0x0008\n#define REG_PORT_AVB_SR_2_TYPE\t\t0x000A\n\n#define REG_PORT_PME_STATUS\t\t0x0013\n#define REG_PORT_PME_CTRL\t\t0x0017\n\n#define PME_WOL_MAGICPKT\t\tBIT(2)\n#define PME_WOL_LINKUP\t\t\tBIT(1)\n#define PME_WOL_ENERGY\t\t\tBIT(0)\n\n#define REG_PORT_INT_STATUS\t\t0x001B\n#define REG_PORT_INT_MASK\t\t0x001F\n\n#define PORT_SGMII_INT\t\t\tBIT(3)\n#define PORT_PTP_INT\t\t\tBIT(2)\n#define PORT_PHY_INT\t\t\tBIT(1)\n#define PORT_ACL_INT\t\t\tBIT(0)\n\n#define PORT_INT_MASK\t\t\t\\\n\t(PORT_SGMII_INT | PORT_PTP_INT | PORT_PHY_INT | PORT_ACL_INT)\n\n#define REG_PORT_CTRL_0\t\t\t0x0020\n\n#define PORT_MAC_LOOPBACK\t\tBIT(7)\n#define PORT_FORCE_TX_FLOW_CTRL\t\tBIT(4)\n#define PORT_FORCE_RX_FLOW_CTRL\t\tBIT(3)\n#define PORT_TAIL_TAG_ENABLE\t\tBIT(2)\n#define PORT_QUEUE_SPLIT_MASK\t\tGENMASK(1, 0)\n#define PORT_EIGHT_QUEUE\t\t0x3\n#define PORT_FOUR_QUEUE\t\t\t0x2\n#define PORT_TWO_QUEUE\t\t\t0x1\n#define PORT_SINGLE_QUEUE\t\t0x0\n\n#define REG_PORT_CTRL_1\t\t\t0x0021\n\n#define PORT_SRP_ENABLE\t\t\t0x3\n\n#define REG_PORT_STATUS_0\t\t0x0030\n\n#define PORT_INTF_SPEED_M\t\t0x3\n#define PORT_INTF_SPEED_S\t\t3\n#define PORT_INTF_FULL_DUPLEX\t\tBIT(2)\n#define PORT_TX_FLOW_CTRL\t\tBIT(1)\n#define PORT_RX_FLOW_CTRL\t\tBIT(0)\n\n#define REG_PORT_STATUS_1\t\t0x0034\n\n \n#define REG_PORT_PHY_CTRL\t\t0x0100\n\n#define PORT_PHY_RESET\t\t\tBIT(15)\n#define PORT_PHY_LOOPBACK\t\tBIT(14)\n#define PORT_SPEED_100MBIT\t\tBIT(13)\n#define PORT_AUTO_NEG_ENABLE\t\tBIT(12)\n#define PORT_POWER_DOWN\t\t\tBIT(11)\n#define PORT_ISOLATE\t\t\tBIT(10)\n#define PORT_AUTO_NEG_RESTART\t\tBIT(9)\n#define PORT_FULL_DUPLEX\t\tBIT(8)\n#define PORT_COLLISION_TEST\t\tBIT(7)\n#define PORT_SPEED_1000MBIT\t\tBIT(6)\n\n#define REG_PORT_PHY_STATUS\t\t0x0102\n\n#define PORT_100BT4_CAPABLE\t\tBIT(15)\n#define PORT_100BTX_FD_CAPABLE\t\tBIT(14)\n#define PORT_100BTX_CAPABLE\t\tBIT(13)\n#define PORT_10BT_FD_CAPABLE\t\tBIT(12)\n#define PORT_10BT_CAPABLE\t\tBIT(11)\n#define PORT_EXTENDED_STATUS\t\tBIT(8)\n#define PORT_MII_SUPPRESS_CAPABLE\tBIT(6)\n#define PORT_AUTO_NEG_ACKNOWLEDGE\tBIT(5)\n#define PORT_REMOTE_FAULT\t\tBIT(4)\n#define PORT_AUTO_NEG_CAPABLE\t\tBIT(3)\n#define PORT_LINK_STATUS\t\tBIT(2)\n#define PORT_JABBER_DETECT\t\tBIT(1)\n#define PORT_EXTENDED_CAPABILITY\tBIT(0)\n\n#define REG_PORT_PHY_ID_HI\t\t0x0104\n#define REG_PORT_PHY_ID_LO\t\t0x0106\n\n#define KSZ9477_ID_HI\t\t\t0x0022\n#define KSZ9477_ID_LO\t\t\t0x1622\n\n#define REG_PORT_PHY_AUTO_NEGOTIATION\t0x0108\n\n#define PORT_AUTO_NEG_NEXT_PAGE\t\tBIT(15)\n#define PORT_AUTO_NEG_REMOTE_FAULT\tBIT(13)\n#define PORT_AUTO_NEG_ASYM_PAUSE\tBIT(11)\n#define PORT_AUTO_NEG_SYM_PAUSE\t\tBIT(10)\n#define PORT_AUTO_NEG_100BT4\t\tBIT(9)\n#define PORT_AUTO_NEG_100BTX_FD\t\tBIT(8)\n#define PORT_AUTO_NEG_100BTX\t\tBIT(7)\n#define PORT_AUTO_NEG_10BT_FD\t\tBIT(6)\n#define PORT_AUTO_NEG_10BT\t\tBIT(5)\n#define PORT_AUTO_NEG_SELECTOR\t\t0x001F\n#define PORT_AUTO_NEG_802_3\t\t0x0001\n\n#define PORT_AUTO_NEG_PAUSE\t\t\\\n\t(PORT_AUTO_NEG_ASYM_PAUSE | PORT_AUTO_NEG_SYM_PAUSE)\n\n#define REG_PORT_PHY_REMOTE_CAPABILITY\t0x010A\n\n#define PORT_REMOTE_NEXT_PAGE\t\tBIT(15)\n#define PORT_REMOTE_ACKNOWLEDGE\t\tBIT(14)\n#define PORT_REMOTE_REMOTE_FAULT\tBIT(13)\n#define PORT_REMOTE_ASYM_PAUSE\t\tBIT(11)\n#define PORT_REMOTE_SYM_PAUSE\t\tBIT(10)\n#define PORT_REMOTE_100BTX_FD\t\tBIT(8)\n#define PORT_REMOTE_100BTX\t\tBIT(7)\n#define PORT_REMOTE_10BT_FD\t\tBIT(6)\n#define PORT_REMOTE_10BT\t\tBIT(5)\n\n#define REG_PORT_PHY_1000_CTRL\t\t0x0112\n\n#define PORT_AUTO_NEG_MANUAL\t\tBIT(12)\n#define PORT_AUTO_NEG_MASTER\t\tBIT(11)\n#define PORT_AUTO_NEG_MASTER_PREFERRED\tBIT(10)\n#define PORT_AUTO_NEG_1000BT_FD\t\tBIT(9)\n#define PORT_AUTO_NEG_1000BT\t\tBIT(8)\n\n#define REG_PORT_PHY_1000_STATUS\t0x0114\n\n#define PORT_MASTER_FAULT\t\tBIT(15)\n#define PORT_LOCAL_MASTER\t\tBIT(14)\n#define PORT_LOCAL_RX_OK\t\tBIT(13)\n#define PORT_REMOTE_RX_OK\t\tBIT(12)\n#define PORT_REMOTE_1000BT_FD\t\tBIT(11)\n#define PORT_REMOTE_1000BT\t\tBIT(10)\n#define PORT_REMOTE_IDLE_CNT_M\t\t0x0F\n\n#define PORT_PHY_1000_STATIC_STATUS\t\\\n\t(PORT_LOCAL_RX_OK |\t\t\\\n\tPORT_REMOTE_RX_OK |\t\t\\\n\tPORT_REMOTE_1000BT_FD |\t\t\\\n\tPORT_REMOTE_1000BT)\n\n#define REG_PORT_PHY_MMD_SETUP\t\t0x011A\n\n#define PORT_MMD_OP_MODE_M\t\t0x3\n#define PORT_MMD_OP_MODE_S\t\t14\n#define PORT_MMD_OP_INDEX\t\t0\n#define PORT_MMD_OP_DATA_NO_INCR\t1\n#define PORT_MMD_OP_DATA_INCR_RW\t2\n#define PORT_MMD_OP_DATA_INCR_W\t\t3\n#define PORT_MMD_DEVICE_ID_M\t\t0x1F\n\n#define MMD_SETUP(mode, dev)\t\t\\\n\t(((u16)(mode) << PORT_MMD_OP_MODE_S) | (dev))\n\n#define REG_PORT_PHY_MMD_INDEX_DATA\t0x011C\n\n#define MMD_DEVICE_ID_DSP\t\t1\n\n#define MMD_DSP_SQI_CHAN_A\t\t0xAC\n#define MMD_DSP_SQI_CHAN_B\t\t0xAD\n#define MMD_DSP_SQI_CHAN_C\t\t0xAE\n#define MMD_DSP_SQI_CHAN_D\t\t0xAF\n\n#define DSP_SQI_ERR_DETECTED\t\tBIT(15)\n#define DSP_SQI_AVG_ERR\t\t\t0x7FFF\n\n#define MMD_DEVICE_ID_COMMON\t\t2\n\n#define MMD_DEVICE_ID_EEE_ADV\t\t7\n\n#define MMD_EEE_ADV\t\t\t0x3C\n#define EEE_ADV_100MBIT\t\t\tBIT(1)\n#define EEE_ADV_1GBIT\t\t\tBIT(2)\n\n#define MMD_EEE_LP_ADV\t\t\t0x3D\n#define MMD_EEE_MSG_CODE\t\t0x3F\n\n#define MMD_DEVICE_ID_AFED\t\t0x1C\n\n#define REG_PORT_PHY_EXTENDED_STATUS\t0x011E\n\n#define PORT_100BTX_FD_ABLE\t\tBIT(15)\n#define PORT_100BTX_ABLE\t\tBIT(14)\n#define PORT_10BT_FD_ABLE\t\tBIT(13)\n#define PORT_10BT_ABLE\t\t\tBIT(12)\n\n#define REG_PORT_SGMII_ADDR__4\t\t0x0200\n#define PORT_SGMII_AUTO_INCR\t\tBIT(23)\n#define PORT_SGMII_DEVICE_ID_M\t\t0x1F\n#define PORT_SGMII_DEVICE_ID_S\t\t16\n#define PORT_SGMII_ADDR_M\t\t(BIT(21) - 1)\n\n#define REG_PORT_SGMII_DATA__4\t\t0x0204\n#define PORT_SGMII_DATA_M\t\t(BIT(16) - 1)\n\n#define MMD_DEVICE_ID_PMA\t\t0x01\n#define MMD_DEVICE_ID_PCS\t\t0x03\n#define MMD_DEVICE_ID_PHY_XS\t\t0x04\n#define MMD_DEVICE_ID_DTE_XS\t\t0x05\n#define MMD_DEVICE_ID_AN\t\t0x07\n#define MMD_DEVICE_ID_VENDOR_CTRL\t0x1E\n#define MMD_DEVICE_ID_VENDOR_MII\t0x1F\n\n#define SR_MII\t\t\t\tMMD_DEVICE_ID_VENDOR_MII\n\n#define MMD_SR_MII_CTRL\t\t\t0x0000\n\n#define SR_MII_RESET\t\t\tBIT(15)\n#define SR_MII_LOOPBACK\t\t\tBIT(14)\n#define SR_MII_SPEED_100MBIT\t\tBIT(13)\n#define SR_MII_AUTO_NEG_ENABLE\t\tBIT(12)\n#define SR_MII_POWER_DOWN\t\tBIT(11)\n#define SR_MII_AUTO_NEG_RESTART\t\tBIT(9)\n#define SR_MII_FULL_DUPLEX\t\tBIT(8)\n#define SR_MII_SPEED_1000MBIT\t\tBIT(6)\n\n#define MMD_SR_MII_STATUS\t\t0x0001\n#define MMD_SR_MII_ID_1\t\t\t0x0002\n#define MMD_SR_MII_ID_2\t\t\t0x0003\n#define MMD_SR_MII_AUTO_NEGOTIATION\t0x0004\n\n#define SR_MII_AUTO_NEG_NEXT_PAGE\tBIT(15)\n#define SR_MII_AUTO_NEG_REMOTE_FAULT_M\t0x3\n#define SR_MII_AUTO_NEG_REMOTE_FAULT_S\t12\n#define SR_MII_AUTO_NEG_NO_ERROR\t0\n#define SR_MII_AUTO_NEG_OFFLINE\t\t1\n#define SR_MII_AUTO_NEG_LINK_FAILURE\t2\n#define SR_MII_AUTO_NEG_ERROR\t\t3\n#define SR_MII_AUTO_NEG_PAUSE_M\t\t0x3\n#define SR_MII_AUTO_NEG_PAUSE_S\t\t7\n#define SR_MII_AUTO_NEG_NO_PAUSE\t0\n#define SR_MII_AUTO_NEG_ASYM_PAUSE_TX\t1\n#define SR_MII_AUTO_NEG_SYM_PAUSE\t2\n#define SR_MII_AUTO_NEG_ASYM_PAUSE_RX\t3\n#define SR_MII_AUTO_NEG_HALF_DUPLEX\tBIT(6)\n#define SR_MII_AUTO_NEG_FULL_DUPLEX\tBIT(5)\n\n#define MMD_SR_MII_REMOTE_CAPABILITY\t0x0005\n#define MMD_SR_MII_AUTO_NEG_EXP\t\t0x0006\n#define MMD_SR_MII_AUTO_NEG_EXT\t\t0x000F\n\n#define MMD_SR_MII_DIGITAL_CTRL_1\t0x8000\n\n#define MMD_SR_MII_AUTO_NEG_CTRL\t0x8001\n\n#define SR_MII_8_BIT\t\t\tBIT(8)\n#define SR_MII_SGMII_LINK_UP\t\tBIT(4)\n#define SR_MII_TX_CFG_PHY_MASTER\tBIT(3)\n#define SR_MII_PCS_MODE_M\t\t0x3\n#define SR_MII_PCS_MODE_S\t\t1\n#define SR_MII_PCS_SGMII\t\t2\n#define SR_MII_AUTO_NEG_COMPLETE_INTR\tBIT(0)\n\n#define MMD_SR_MII_AUTO_NEG_STATUS\t0x8002\n\n#define SR_MII_STAT_LINK_UP\t\tBIT(4)\n#define SR_MII_STAT_M\t\t\t0x3\n#define SR_MII_STAT_S\t\t\t2\n#define SR_MII_STAT_10_MBPS\t\t0\n#define SR_MII_STAT_100_MBPS\t\t1\n#define SR_MII_STAT_1000_MBPS\t\t2\n#define SR_MII_STAT_FULL_DUPLEX\t\tBIT(1)\n\n#define MMD_SR_MII_PHY_CTRL\t\t0x80A0\n\n#define SR_MII_PHY_LANE_SEL_M\t\t0xF\n#define SR_MII_PHY_LANE_SEL_S\t\t8\n#define SR_MII_PHY_WRITE\t\tBIT(1)\n#define SR_MII_PHY_START_BUSY\t\tBIT(0)\n\n#define MMD_SR_MII_PHY_ADDR\t\t0x80A1\n\n#define SR_MII_PHY_ADDR_M\t\t(BIT(16) - 1)\n\n#define MMD_SR_MII_PHY_DATA\t\t0x80A2\n\n#define SR_MII_PHY_DATA_M\t\t(BIT(16) - 1)\n\n#define SR_MII_PHY_JTAG_CHIP_ID_HI\t0x000C\n#define SR_MII_PHY_JTAG_CHIP_ID_LO\t0x000D\n\n#define REG_PORT_PHY_REMOTE_LB_LED\t0x0122\n\n#define PORT_REMOTE_LOOPBACK\t\tBIT(8)\n#define PORT_LED_SELECT\t\t\t(3 << 6)\n#define PORT_LED_CTRL\t\t\t(3 << 4)\n#define PORT_LED_CTRL_TEST\t\tBIT(3)\n#define PORT_10BT_PREAMBLE\t\tBIT(2)\n#define PORT_LINK_MD_10BT_ENABLE\tBIT(1)\n#define PORT_LINK_MD_PASS\t\tBIT(0)\n\n#define REG_PORT_PHY_LINK_MD\t\t0x0124\n\n#define PORT_START_CABLE_DIAG\t\tBIT(15)\n#define PORT_TX_DISABLE\t\t\tBIT(14)\n#define PORT_CABLE_DIAG_PAIR_M\t\t0x3\n#define PORT_CABLE_DIAG_PAIR_S\t\t12\n#define PORT_CABLE_DIAG_SELECT_M\t0x3\n#define PORT_CABLE_DIAG_SELECT_S\t10\n#define PORT_CABLE_DIAG_RESULT_M\t0x3\n#define PORT_CABLE_DIAG_RESULT_S\t8\n#define PORT_CABLE_STAT_NORMAL\t\t0\n#define PORT_CABLE_STAT_OPEN\t\t1\n#define PORT_CABLE_STAT_SHORT\t\t2\n#define PORT_CABLE_STAT_FAILED\t\t3\n#define PORT_CABLE_FAULT_COUNTER\t0x00FF\n\n#define REG_PORT_PHY_PMA_STATUS\t\t0x0126\n\n#define PORT_1000_LINK_GOOD\t\tBIT(1)\n#define PORT_100_LINK_GOOD\t\tBIT(0)\n\n#define REG_PORT_PHY_DIGITAL_STATUS\t0x0128\n\n#define PORT_LINK_DETECT\t\tBIT(14)\n#define PORT_SIGNAL_DETECT\t\tBIT(13)\n#define PORT_PHY_STAT_MDI\t\tBIT(12)\n#define PORT_PHY_STAT_MASTER\t\tBIT(11)\n\n#define REG_PORT_PHY_RXER_COUNTER\t0x012A\n\n#define REG_PORT_PHY_INT_ENABLE\t\t0x0136\n#define REG_PORT_PHY_INT_STATUS\t\t0x0137\n\n#define JABBER_INT\t\t\tBIT(7)\n#define RX_ERR_INT\t\t\tBIT(6)\n#define PAGE_RX_INT\t\t\tBIT(5)\n#define PARALLEL_DETECT_FAULT_INT\tBIT(4)\n#define LINK_PARTNER_ACK_INT\t\tBIT(3)\n#define LINK_DOWN_INT\t\t\tBIT(2)\n#define REMOTE_FAULT_INT\t\tBIT(1)\n#define LINK_UP_INT\t\t\tBIT(0)\n\n#define REG_PORT_PHY_DIGITAL_DEBUG_1\t0x0138\n\n#define PORT_REG_CLK_SPEED_25_MHZ\tBIT(14)\n#define PORT_PHY_FORCE_MDI\t\tBIT(7)\n#define PORT_PHY_AUTO_MDIX_DISABLE\tBIT(6)\n\n \n#define PORT_PHY_PCS_LOOPBACK\t\tBIT(0)\n\n#define REG_PORT_PHY_DIGITAL_DEBUG_2\t0x013A\n\n#define REG_PORT_PHY_DIGITAL_DEBUG_3\t0x013C\n\n#define PORT_100BT_FIXED_LATENCY\tBIT(15)\n\n#define REG_PORT_PHY_PHY_CTRL\t\t0x013E\n\n#define PORT_INT_PIN_HIGH\t\tBIT(14)\n#define PORT_ENABLE_JABBER\t\tBIT(9)\n#define PORT_STAT_SPEED_1000MBIT\tBIT(6)\n#define PORT_STAT_SPEED_100MBIT\t\tBIT(5)\n#define PORT_STAT_SPEED_10MBIT\t\tBIT(4)\n#define PORT_STAT_FULL_DUPLEX\t\tBIT(3)\n\n \n#define PORT_STAT_MASTER\t\tBIT(2)\n#define PORT_RESET\t\t\tBIT(1)\n#define PORT_LINK_STATUS_FAIL\t\tBIT(0)\n\n \n#define PORT_SGMII_SEL\t\t\tBIT(7)\n#define PORT_GRXC_ENABLE\t\tBIT(0)\n\n#define PORT_RMII_CLK_SEL\t\tBIT(7)\n#define PORT_MII_SEL_EDGE\t\tBIT(5)\n\n \n#define REG_PORT_MAC_CTRL_0\t\t0x0400\n\n#define PORT_BROADCAST_STORM\t\tBIT(1)\n#define PORT_JUMBO_FRAME\t\tBIT(0)\n\n#define REG_PORT_MAC_CTRL_1\t\t0x0401\n\n#define PORT_BACK_PRESSURE\t\tBIT(3)\n#define PORT_PASS_ALL\t\t\tBIT(0)\n\n#define REG_PORT_MAC_CTRL_2\t\t0x0402\n\n#define PORT_100BT_EEE_DISABLE\t\tBIT(7)\n#define PORT_1000BT_EEE_DISABLE\t\tBIT(6)\n\n#define REG_PORT_MAC_IN_RATE_LIMIT\t0x0403\n\n#define PORT_IN_PORT_BASED_S\t\t6\n#define PORT_RATE_PACKET_BASED_S\t5\n#define PORT_IN_FLOW_CTRL_S\t\t4\n#define PORT_COUNT_IFG_S\t\t1\n#define PORT_COUNT_PREAMBLE_S\t\t0\n#define PORT_IN_PORT_BASED\t\tBIT(6)\n#define PORT_IN_PACKET_BASED\t\tBIT(5)\n#define PORT_IN_FLOW_CTRL\t\tBIT(4)\n#define PORT_IN_LIMIT_MODE_M\t\t0x3\n#define PORT_IN_LIMIT_MODE_S\t\t2\n#define PORT_IN_ALL\t\t\t0\n#define PORT_IN_UNICAST\t\t\t1\n#define PORT_IN_MULTICAST\t\t2\n#define PORT_IN_BROADCAST\t\t3\n#define PORT_COUNT_IFG\t\t\tBIT(1)\n#define PORT_COUNT_PREAMBLE\t\tBIT(0)\n\n#define REG_PORT_IN_RATE_0\t\t0x0410\n#define REG_PORT_IN_RATE_1\t\t0x0411\n#define REG_PORT_IN_RATE_2\t\t0x0412\n#define REG_PORT_IN_RATE_3\t\t0x0413\n#define REG_PORT_IN_RATE_4\t\t0x0414\n#define REG_PORT_IN_RATE_5\t\t0x0415\n#define REG_PORT_IN_RATE_6\t\t0x0416\n#define REG_PORT_IN_RATE_7\t\t0x0417\n\n#define REG_PORT_OUT_RATE_0\t\t0x0420\n#define REG_PORT_OUT_RATE_1\t\t0x0421\n#define REG_PORT_OUT_RATE_2\t\t0x0422\n#define REG_PORT_OUT_RATE_3\t\t0x0423\n\n#define PORT_RATE_LIMIT_M\t\t(BIT(7) - 1)\n\n \n#define REG_PORT_MIB_CTRL_STAT__4\t0x0500\n\n#define MIB_COUNTER_READ\t\tBIT(25)\n#define MIB_COUNTER_FLUSH_FREEZE\tBIT(24)\n#define MIB_COUNTER_INDEX_M\t\t(BIT(8) - 1)\n#define MIB_COUNTER_INDEX_S\t\t16\n#define MIB_COUNTER_DATA_HI_M\t\t0xF\n\n#define REG_PORT_MIB_DATA\t\t0x0504\n\n \n#define REG_PORT_ACL_0\t\t\t0x0600\n\n#define ACL_FIRST_RULE_M\t\t0xF\n\n#define REG_PORT_ACL_1\t\t\t0x0601\n\n#define ACL_MODE_M\t\t\t0x3\n#define ACL_MODE_S\t\t\t4\n#define ACL_MODE_DISABLE\t\t0\n#define ACL_MODE_LAYER_2\t\t1\n#define ACL_MODE_LAYER_3\t\t2\n#define ACL_MODE_LAYER_4\t\t3\n#define ACL_ENABLE_M\t\t\t0x3\n#define ACL_ENABLE_S\t\t\t2\n#define ACL_ENABLE_2_COUNT\t\t0\n#define ACL_ENABLE_2_TYPE\t\t1\n#define ACL_ENABLE_2_MAC\t\t2\n#define ACL_ENABLE_2_BOTH\t\t3\n#define ACL_ENABLE_3_IP\t\t\t1\n#define ACL_ENABLE_3_SRC_DST_COMP\t2\n#define ACL_ENABLE_4_PROTOCOL\t\t0\n#define ACL_ENABLE_4_TCP_PORT_COMP\t1\n#define ACL_ENABLE_4_UDP_PORT_COMP\t2\n#define ACL_ENABLE_4_TCP_SEQN_COMP\t3\n#define ACL_SRC\t\t\t\tBIT(1)\n#define ACL_EQUAL\t\t\tBIT(0)\n\n#define REG_PORT_ACL_2\t\t\t0x0602\n#define REG_PORT_ACL_3\t\t\t0x0603\n\n#define ACL_MAX_PORT\t\t\t0xFFFF\n\n#define REG_PORT_ACL_4\t\t\t0x0604\n#define REG_PORT_ACL_5\t\t\t0x0605\n\n#define ACL_MIN_PORT\t\t\t0xFFFF\n#define ACL_IP_ADDR\t\t\t0xFFFFFFFF\n#define ACL_TCP_SEQNUM\t\t\t0xFFFFFFFF\n\n#define REG_PORT_ACL_6\t\t\t0x0606\n\n#define ACL_RESERVED\t\t\t0xF8\n#define ACL_PORT_MODE_M\t\t\t0x3\n#define ACL_PORT_MODE_S\t\t\t1\n#define ACL_PORT_MODE_DISABLE\t\t0\n#define ACL_PORT_MODE_EITHER\t\t1\n#define ACL_PORT_MODE_IN_RANGE\t\t2\n#define ACL_PORT_MODE_OUT_OF_RANGE\t3\n\n#define REG_PORT_ACL_7\t\t\t0x0607\n\n#define ACL_TCP_FLAG_ENABLE\t\tBIT(0)\n\n#define REG_PORT_ACL_8\t\t\t0x0608\n\n#define ACL_TCP_FLAG_M\t\t\t0xFF\n\n#define REG_PORT_ACL_9\t\t\t0x0609\n\n#define ACL_TCP_FLAG\t\t\t0xFF\n#define ACL_ETH_TYPE\t\t\t0xFFFF\n#define ACL_IP_M\t\t\t0xFFFFFFFF\n\n#define REG_PORT_ACL_A\t\t\t0x060A\n\n#define ACL_PRIO_MODE_M\t\t\t0x3\n#define ACL_PRIO_MODE_S\t\t\t6\n#define ACL_PRIO_MODE_DISABLE\t\t0\n#define ACL_PRIO_MODE_HIGHER\t\t1\n#define ACL_PRIO_MODE_LOWER\t\t2\n#define ACL_PRIO_MODE_REPLACE\t\t3\n#define ACL_PRIO_M\t\t\tKS_PRIO_M\n#define ACL_PRIO_S\t\t\t3\n#define ACL_VLAN_PRIO_REPLACE\t\tBIT(2)\n#define ACL_VLAN_PRIO_M\t\t\tKS_PRIO_M\n#define ACL_VLAN_PRIO_HI_M\t\t0x3\n\n#define REG_PORT_ACL_B\t\t\t0x060B\n\n#define ACL_VLAN_PRIO_LO_M\t\t0x8\n#define ACL_VLAN_PRIO_S\t\t\t7\n#define ACL_MAP_MODE_M\t\t\t0x3\n#define ACL_MAP_MODE_S\t\t\t5\n#define ACL_MAP_MODE_DISABLE\t\t0\n#define ACL_MAP_MODE_OR\t\t\t1\n#define ACL_MAP_MODE_AND\t\t2\n#define ACL_MAP_MODE_REPLACE\t\t3\n\n#define ACL_CNT_M\t\t\t(BIT(11) - 1)\n#define ACL_CNT_S\t\t\t5\n\n#define REG_PORT_ACL_C\t\t\t0x060C\n\n#define REG_PORT_ACL_D\t\t\t0x060D\n#define ACL_MSEC_UNIT\t\t\tBIT(6)\n#define ACL_INTR_MODE\t\t\tBIT(5)\n#define ACL_PORT_MAP\t\t\t0x7F\n\n#define REG_PORT_ACL_E\t\t\t0x060E\n#define REG_PORT_ACL_F\t\t\t0x060F\n\n#define REG_PORT_ACL_BYTE_EN_MSB\t0x0610\n#define REG_PORT_ACL_BYTE_EN_LSB\t0x0611\n\n#define ACL_ACTION_START\t\t0xA\n#define ACL_ACTION_LEN\t\t\t4\n#define ACL_INTR_CNT_START\t\t0xD\n#define ACL_RULESET_START\t\t0xE\n#define ACL_RULESET_LEN\t\t\t2\n#define ACL_TABLE_LEN\t\t\t16\n\n#define ACL_ACTION_ENABLE\t\t0x003C\n#define ACL_MATCH_ENABLE\t\t0x7FC3\n#define ACL_RULESET_ENABLE\t\t0x8003\n#define ACL_BYTE_ENABLE\t\t\t0xFFFF\n\n#define REG_PORT_ACL_CTRL_0\t\t0x0612\n\n#define PORT_ACL_WRITE_DONE\t\tBIT(6)\n#define PORT_ACL_READ_DONE\t\tBIT(5)\n#define PORT_ACL_WRITE\t\t\tBIT(4)\n#define PORT_ACL_INDEX_M\t\t0xF\n\n#define REG_PORT_ACL_CTRL_1\t\t0x0613\n\n \n#define REG_PORT_MRI_MIRROR_CTRL\t0x0800\n\n#define PORT_MIRROR_RX\t\t\tBIT(6)\n#define PORT_MIRROR_TX\t\t\tBIT(5)\n#define PORT_MIRROR_SNIFFER\t\tBIT(1)\n\n#define REG_PORT_MRI_PRIO_CTRL\t\t0x0801\n\n#define PORT_HIGHEST_PRIO\t\tBIT(7)\n#define PORT_OR_PRIO\t\t\tBIT(6)\n#define PORT_MAC_PRIO_ENABLE\t\tBIT(4)\n#define PORT_VLAN_PRIO_ENABLE\t\tBIT(3)\n#define PORT_802_1P_PRIO_ENABLE\t\tBIT(2)\n#define PORT_DIFFSERV_PRIO_ENABLE\tBIT(1)\n#define PORT_ACL_PRIO_ENABLE\t\tBIT(0)\n\n#define REG_PORT_MRI_MAC_CTRL\t\t0x0802\n\n#define PORT_USER_PRIO_CEILING\t\tBIT(7)\n#define PORT_DROP_NON_VLAN\t\tBIT(4)\n#define PORT_DROP_TAG\t\t\tBIT(3)\n#define PORT_BASED_PRIO_M\t\tKS_PRIO_M\n#define PORT_BASED_PRIO_S\t\t0\n\n#define REG_PORT_MRI_AUTHEN_CTRL\t0x0803\n\n#define PORT_ACL_ENABLE\t\t\tBIT(2)\n#define PORT_AUTHEN_MODE\t\t0x3\n#define PORT_AUTHEN_PASS\t\t0\n#define PORT_AUTHEN_BLOCK\t\t1\n#define PORT_AUTHEN_TRAP\t\t2\n\n#define REG_PORT_MRI_INDEX__4\t\t0x0804\n\n#define MRI_INDEX_P_M\t\t\t0x7\n#define MRI_INDEX_P_S\t\t\t16\n#define MRI_INDEX_Q_M\t\t\t0x3\n#define MRI_INDEX_Q_S\t\t\t0\n\n#define REG_PORT_MRI_TC_MAP__4\t\t0x0808\n\n#define PORT_TC_MAP_M\t\t\t0xf\n#define PORT_TC_MAP_S\t\t\t4\n\n#define REG_PORT_MRI_POLICE_CTRL__4\t0x080C\n\n#define POLICE_DROP_ALL\t\t\tBIT(10)\n#define POLICE_PACKET_TYPE_M\t\t0x3\n#define POLICE_PACKET_TYPE_S\t\t8\n#define POLICE_PACKET_DROPPED\t\t0\n#define POLICE_PACKET_GREEN\t\t1\n#define POLICE_PACKET_YELLOW\t\t2\n#define POLICE_PACKET_RED\t\t3\n#define PORT_BASED_POLICING\t\tBIT(7)\n#define NON_DSCP_COLOR_M\t\t0x3\n#define NON_DSCP_COLOR_S\t\t5\n#define COLOR_MARK_ENABLE\t\tBIT(4)\n#define COLOR_REMAP_ENABLE\t\tBIT(3)\n#define POLICE_DROP_SRP\t\t\tBIT(2)\n#define POLICE_COLOR_NOT_AWARE\t\tBIT(1)\n#define POLICE_ENABLE\t\t\tBIT(0)\n\n#define REG_PORT_POLICE_COLOR_0__4\t0x0810\n#define REG_PORT_POLICE_COLOR_1__4\t0x0814\n#define REG_PORT_POLICE_COLOR_2__4\t0x0818\n#define REG_PORT_POLICE_COLOR_3__4\t0x081C\n\n#define POLICE_COLOR_MAP_S\t\t2\n#define POLICE_COLOR_MAP_M\t\t(BIT(POLICE_COLOR_MAP_S) - 1)\n\n#define REG_PORT_POLICE_RATE__4\t\t0x0820\n\n#define POLICE_CIR_S\t\t\t16\n#define POLICE_PIR_S\t\t\t0\n\n#define REG_PORT_POLICE_BURST_SIZE__4\t0x0824\n\n#define POLICE_BURST_SIZE_M\t\t0x3FFF\n#define POLICE_CBS_S\t\t\t16\n#define POLICE_PBS_S\t\t\t0\n\n#define REG_PORT_WRED_PM_CTRL_0__4\t0x0830\n\n#define WRED_PM_CTRL_M\t\t\t(BIT(11) - 1)\n\n#define WRED_PM_MAX_THRESHOLD_S\t\t16\n#define WRED_PM_MIN_THRESHOLD_S\t\t0\n\n#define REG_PORT_WRED_PM_CTRL_1__4\t0x0834\n\n#define WRED_PM_MULTIPLIER_S\t\t16\n#define WRED_PM_AVG_QUEUE_SIZE_S\t0\n\n#define REG_PORT_WRED_QUEUE_CTRL_0__4\t0x0840\n#define REG_PORT_WRED_QUEUE_CTRL_1__4\t0x0844\n\n#define REG_PORT_WRED_QUEUE_PMON__4\t0x0848\n\n#define WRED_RANDOM_DROP_ENABLE\t\tBIT(31)\n#define WRED_PMON_FLUSH\t\t\tBIT(30)\n#define WRED_DROP_GYR_DISABLE\t\tBIT(29)\n#define WRED_DROP_YR_DISABLE\t\tBIT(28)\n#define WRED_DROP_R_DISABLE\t\tBIT(27)\n#define WRED_DROP_ALL\t\t\tBIT(26)\n#define WRED_PMON_M\t\t\t(BIT(24) - 1)\n\n \n\n#define REG_PORT_MTI_QUEUE_CTRL_0__4   0x0904\n\n#define MTI_PVID_REPLACE               BIT(0)\n\n#define REG_PORT_MTI_CREDIT_INCREMENT\t0x091A\n\n \n\n#define REG_PORT_QM_CTRL__4\t\t0x0A00\n\n#define PORT_QM_DROP_PRIO_M\t\t0x3\n\n#define REG_PORT_VLAN_MEMBERSHIP__4\t0x0A04\n\n#define REG_PORT_QM_QUEUE_INDEX__4\t0x0A08\n\n#define PORT_QM_QUEUE_INDEX_S\t\t24\n#define PORT_QM_BURST_SIZE_S\t\t16\n#define PORT_QM_MIN_RESV_SPACE_M\t(BIT(11) - 1)\n\n#define REG_PORT_QM_WATER_MARK__4\t0x0A0C\n\n#define PORT_QM_HI_WATER_MARK_S\t\t16\n#define PORT_QM_LO_WATER_MARK_S\t\t0\n#define PORT_QM_WATER_MARK_M\t\t(BIT(11) - 1)\n\n#define REG_PORT_QM_TX_CNT_0__4\t\t0x0A10\n\n#define PORT_QM_TX_CNT_USED_S\t\t0\n#define PORT_QM_TX_CNT_M\t\t(BIT(11) - 1)\n\n#define REG_PORT_QM_TX_CNT_1__4\t\t0x0A14\n\n#define PORT_QM_TX_CNT_CALCULATED_S\t16\n#define PORT_QM_TX_CNT_AVAIL_S\t\t0\n\n \n#define REG_PORT_LUE_CTRL\t\t0x0B00\n\n#define PORT_VLAN_LOOKUP_VID_0\t\tBIT(7)\n#define PORT_INGRESS_FILTER\t\tBIT(6)\n#define PORT_DISCARD_NON_VID\t\tBIT(5)\n#define PORT_MAC_BASED_802_1X\t\tBIT(4)\n#define PORT_SRC_ADDR_FILTER\t\tBIT(3)\n\n#define REG_PORT_LUE_MSTP_INDEX\t\t0x0B01\n\n#define REG_PORT_LUE_MSTP_STATE\t\t0x0B04\n\n \n\n#define REG_PTP_PORT_RX_DELAY__2\t0x0C00\n#define REG_PTP_PORT_TX_DELAY__2\t0x0C02\n#define REG_PTP_PORT_ASYM_DELAY__2\t0x0C04\n\n#define REG_PTP_PORT_XDELAY_TS\t\t0x0C08\n#define REG_PTP_PORT_XDELAY_TS_H\t0x0C08\n#define REG_PTP_PORT_XDELAY_TS_L\t0x0C0A\n\n#define REG_PTP_PORT_SYNC_TS\t\t0x0C0C\n#define REG_PTP_PORT_SYNC_TS_H\t\t0x0C0C\n#define REG_PTP_PORT_SYNC_TS_L\t\t0x0C0E\n\n#define REG_PTP_PORT_PDRESP_TS\t\t0x0C10\n#define REG_PTP_PORT_PDRESP_TS_H\t0x0C10\n#define REG_PTP_PORT_PDRESP_TS_L\t0x0C12\n\n#define REG_PTP_PORT_TX_INT_STATUS__2\t0x0C14\n#define REG_PTP_PORT_TX_INT_ENABLE__2\t0x0C16\n\n#define PTP_PORT_SYNC_INT\t\tBIT(15)\n#define PTP_PORT_XDELAY_REQ_INT\t\tBIT(14)\n#define PTP_PORT_PDELAY_RESP_INT\tBIT(13)\n\n#define REG_PTP_PORT_LINK_DELAY__4\t0x0C18\n\n#define PRIO_QUEUES\t\t\t4\n#define RX_PRIO_QUEUES\t\t\t8\n\n#define KS_PRIO_IN_REG\t\t\t2\n\n#define TOTAL_PORT_NUM\t\t\t7\n\n#define KSZ9477_COUNTER_NUM\t\t0x20\n#define TOTAL_KSZ9477_COUNTER_NUM\t(KSZ9477_COUNTER_NUM + 2 + 2)\n\n#define SWITCH_COUNTER_NUM\t\tKSZ9477_COUNTER_NUM\n#define TOTAL_SWITCH_COUNTER_NUM\tTOTAL_KSZ9477_COUNTER_NUM\n\n#define P_BCAST_STORM_CTRL\t\tREG_PORT_MAC_CTRL_0\n#define P_PRIO_CTRL\t\t\tREG_PORT_MRI_PRIO_CTRL\n#define P_MIRROR_CTRL\t\t\tREG_PORT_MRI_MIRROR_CTRL\n#define P_PHY_CTRL\t\t\tREG_PORT_PHY_CTRL\n#define P_RATE_LIMIT_CTRL\t\tREG_PORT_MAC_IN_RATE_LIMIT\n\n#define S_LINK_AGING_CTRL\t\tREG_SW_LUE_CTRL_1\n#define S_MIRROR_CTRL\t\t\tREG_SW_MRI_CTRL_0\n#define S_REPLACE_VID_CTRL\t\tREG_SW_MAC_CTRL_2\n#define S_802_1P_PRIO_CTRL\t\tREG_SW_MAC_802_1P_MAP_0\n#define S_TOS_PRIO_CTRL\t\t\tREG_SW_MAC_TOS_PRIO_0\n#define S_FLUSH_TABLE_CTRL\t\tREG_SW_LUE_CTRL_1\n\n#define SW_FLUSH_DYN_MAC_TABLE\t\tSW_FLUSH_MSTP_TABLE\n\n#define MAX_TIMESTAMP_UNIT\t\t2\n#define MAX_TRIG_UNIT\t\t\t3\n#define MAX_TIMESTAMP_EVENT_UNIT\t8\n#define MAX_GPIO\t\t\t4\n\n#define PTP_TRIG_UNIT_M\t\t\t(BIT(MAX_TRIG_UNIT) - 1)\n#define PTP_TS_UNIT_M\t\t\t(BIT(MAX_TIMESTAMP_UNIT) - 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}