============================================================
  Generated by:           Encounter(R) RTL Compiler v11.20-s017_1
  Generated on:           Jul 22 2016  05:37:02 pm
  Module:                 final_spi
  Technology libraries:   c35_CORELIB_TYP 3.02
                          c35_IOLIB_TYP revision 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin              Type     Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock Mclk)               launch                                 0 R 
I_I1_w_pointer_reg[1]/C                             0             0 R 
I_I1_w_pointer_reg[1]/QN   DFC3          8 149.3  446  +829     829 F 
g6742/A                                                  +0     829   
g6742/Q                    NOR21         2  41.3  694  +330    1159 R 
g6741/A                                                  +0    1159   
g6741/Q                    INV3          2  40.3  264  +108    1268 F 
g6593/C                                                  +0    1268   
g6593/Q                    OAI311        2  34.3  718  +322    1589 R 
g6592/A                                                  +0    1590   
g6592/Q                    INV2          1  17.2  244   +83    1672 F 
g6495/A                                                  +0    1673   
g6495/Q                    NAND22        6 116.0  885  +407    2080 R 
g6455/C                                                  +0    2080   
g6455/Q                    NOR31         3  69.5  797  +477    2557 F 
g6405/B                                                  +0    2557   
g6405/Q                    NAND22        2  34.3  426  +315    2872 R 
g6291/A                                                  +0    2872   
g6291/Q                    NOR21         7 113.2  976  +519    3392 F 
I_I1_ex_mem_reg[2][6]/E    DFE1                          +0    3392   
I_I1_ex_mem_reg[2][6]/C    setup                    0  +345    3737 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Mclk)               capture                            50000 R 
----------------------------------------------------------------------
Timing slack :   46263ps 
Start-point  : I_I1_w_pointer_reg[1]/C
End-point    : I_I1_ex_mem_reg[2][6]/E
