{"experiment": {"id":  "e99665",
	 	"name": "Schematic Design Of Transistor Level NAND & NOR Gate",
	 	"discipline_id": ",

lab: ",
	        "institute_id": "iiit-h",
	        "developers": [],
	        "hosting_info": [{"hosting_status": "hosted", "hosted_on": "cloud", "hosted_url": "http://eil-iitg.vlabs.ac.in/"},
			 {"hosting_status": "hosted", "hosted_on": "openedx", "hosted_url": "http://eil-iitg.vlabs.ac.in/"}],
	        "integration_level": 6,
	        "assets": [{"asset_type": "image", "path": "https://github.com/Virtual-Labs/electronic-instrumentation-laboratory-iitg"},
	 		   {"asset_type": "video", "path": "https://github.com/Virtual-Labs/electronic-instrumentation-laboratory-iitg"}],
	 	"overview": "This experiments deals with Schematic Design Of Transistor Level NAND & NOR Gate",
	 	"sections" : ["Introduction", 
 			      "Objective", 
 			      "Theory", 
 			      "Procedure", 
 			      "Manual", 
 			      "Simulator", 
 			      "Quiz", 
 			      "References", 
 			      "Feedback"]		
		}
}