<module name="USBTLLHS_ULPI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VENDOR_ID_LO_i_0" acronym="VENDOR_ID_LO_i_0" offset="0x0" width="8" description="Lower byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels. Default is Texas Instruments Vendor ID = 0x0451.">
    <bitfield id="VENDOR_ID_LO" width="8" begin="7" end="0" resetval="0x51" description="" range="" rwaccess="R"/>
  </register>
  <register id="VENDOR_ID_LO_i_1" acronym="VENDOR_ID_LO_i_1" offset="0x100" width="8" description="Lower byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels. Default is Texas Instruments Vendor ID = 0x0451.">
    <bitfield id="VENDOR_ID_LO" width="8" begin="7" end="0" resetval="0x51" description="" range="" rwaccess="R"/>
  </register>
  <register id="VENDOR_ID_HI_i_0" acronym="VENDOR_ID_HI_i_0" offset="0x1" width="8" description="Upper byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels. Default is Texas-Instruments Vendor ID = 0x0451.">
    <bitfield id="VENDOR_ID_HI" width="8" begin="7" end="0" resetval="0x04" description="" range="" rwaccess="R"/>
  </register>
  <register id="VENDOR_ID_HI_i_1" acronym="VENDOR_ID_HI_i_1" offset="0x101" width="8" description="Upper byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels. Default is Texas-Instruments Vendor ID = 0x0451.">
    <bitfield id="VENDOR_ID_HI" width="8" begin="7" end="0" resetval="0x04" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRODUCT_ID_LO_i_0" acronym="PRODUCT_ID_LO_i_0" offset="0x2" width="8" description="Lower byte of 16-bit product ID Value is set for all channels. Default is">
    <bitfield id="PRODUCT_ID_LO" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRODUCT_ID_LO_i_1" acronym="PRODUCT_ID_LO_i_1" offset="0x102" width="8" description="Lower byte of 16-bit product ID Value is set for all channels. Default is">
    <bitfield id="PRODUCT_ID_LO" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRODUCT_ID_HI_i_0" acronym="PRODUCT_ID_HI_i_0" offset="0x3" width="8" description="Upper byte of 16-bit product ID Value is set for all channels. Default is">
    <bitfield id="PRODUCT_ID_HI" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRODUCT_ID_HI_i_1" acronym="PRODUCT_ID_HI_i_1" offset="0x103" width="8" description="Upper byte of 16-bit product ID Value is set for all channels. Default is">
    <bitfield id="PRODUCT_ID_HI" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="FUNCTION_CTRL_i_0" acronym="FUNCTION_CTRL_i_0" offset="0x4" width="8" description="Controls UTMI function settings of the PHY. Read/write address.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="1" description="Active low PHY suspend: puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0" description="PHY is in low-power mode."/>
      <bitenum value="1" id="1" token="SUSPENDM_1" description="PHY is not in low-power mode."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0" description="Active high UTMI transceiver reset. Auto-cleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0" description="No ongoing reset/no action"/>
      <bitenum value="1" id="1" token="RESET_1" description="Ongoing reset/apply reset"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0" description="Normal operation"/>
      <bitenum value="1" id="1" token="OPMODE_1" description="Nondriving"/>
      <bitenum value="3" id="3" token="OPMODE_3" description="Reserved"/>
      <bitenum value="2" id="2" token="OPMODE_2" description="Disable bit-stuff and NRZI encoding"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0" description="Controls the internal 1.5-k&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0" description="HS termination enabled (other conditions)"/>
      <bitenum value="1" id="1" token="TERMSELECT_1" description="FS termination enabled (other conditions)"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0" description="Enable HS transceiver"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1" description="Enable FS transceiver"/>
      <bitenum value="3" id="3" token="XCVRSELECT_3" description="Enable FS transceiver for LS packets (automatic FS preamble prepending)"/>
      <bitenum value="2" id="2" token="XCVRSELECT_2" description="Enable LS transceiver"/>
    </bitfield>
  </register>
  <register id="FUNCTION_CTRL_i_1" acronym="FUNCTION_CTRL_i_1" offset="0x104" width="8" description="Controls UTMI function settings of the PHY. Read/write address.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="1" description="Active low PHY suspend: puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0" description="PHY is in low-power mode."/>
      <bitenum value="1" id="1" token="SUSPENDM_1" description="PHY is not in low-power mode."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0" description="Active high UTMI transceiver reset. Auto-cleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0" description="No ongoing reset/no action"/>
      <bitenum value="1" id="1" token="RESET_1" description="Ongoing reset/apply reset"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0" description="Normal operation"/>
      <bitenum value="1" id="1" token="OPMODE_1" description="Nondriving"/>
      <bitenum value="3" id="3" token="OPMODE_3" description="Reserved"/>
      <bitenum value="2" id="2" token="OPMODE_2" description="Disable bit-stuff and NRZI encoding"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0" description="Controls the internal 1.5-k&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0" description="HS termination enabled (other conditions)"/>
      <bitenum value="1" id="1" token="TERMSELECT_1" description="FS termination enabled (other conditions)"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0" description="Enable HS transceiver"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1" description="Enable FS transceiver"/>
      <bitenum value="3" id="3" token="XCVRSELECT_3" description="Enable FS transceiver for LS packets (automatic FS preamble prepending)"/>
      <bitenum value="2" id="2" token="XCVRSELECT_2" description="Enable LS transceiver"/>
    </bitfield>
  </register>
  <register id="FUNCTION_CTRL_SET_i_0" acronym="FUNCTION_CTRL_SET_i_0" offset="0x5" width="8" description="Controls UTMI function settings of the PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="RESET_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="OPMODE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5-k&#937; pullup resistor and 45-&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="TERMSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="FUNCTION_CTRL_SET_i_1" acronym="FUNCTION_CTRL_SET_i_1" offset="0x105" width="8" description="Controls UTMI function settings of the PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="RESET_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="OPMODE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5-k&#937; pullup resistor and 45-&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="TERMSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="FUNCTION_CTRL_CLR_i_0" acronym="FUNCTION_CTRL_CLR_i_0" offset="0x6" width="8" description="Controls UTMI function settings of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SUSPENDM_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="RESET_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="OPMODE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5-k&#937; pull-up resistor and 45-&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="TERMSELECT_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="FUNCTION_CTRL_CLR_i_1" acronym="FUNCTION_CTRL_CLR_i_1" offset="0x106" width="8" description="Controls UTMI function settings of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in low-power mode. Automatically set back to 1 upon low-power mode exit." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SUSPENDM_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared. Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="RESET_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="OPMODE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5-k&#937; pull-up resistor and 45-&#937; HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="TERMSELECT_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="XCVRSELECT_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_i_0" acronym="INTERFACE_CTRL_i_0" offset="0x7" width="8" description="Enables alternative interfaces and PHY features. Read/write address.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0" description="Enables the interface protect circuit"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1" description="Disables the interface protect circuit"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="1" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0" description="AutoResume disabled"/>
      <bitenum value="1" id="1" token="AUTORESUME_1" description="AutoResume enabled"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0" description="ULPI clock will stop during serial modes."/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1" description="ULPI clock will run during serial modes."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Auto-cleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0" description="ULPI is not in 3-pin mode."/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1" description="ULPI is in 3-pin serial mode."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Auto-cleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0" description="ULPI is not in 6-pin mode."/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1" description="ULPI is in 6-pin serial mode."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_i_1" acronym="INTERFACE_CTRL_i_1" offset="0x107" width="8" description="Enables alternative interfaces and PHY features. Read/write address.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0" description="Enables the interface protect circuit"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1" description="Disables the interface protect circuit"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="1" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0" description="AutoResume disabled"/>
      <bitenum value="1" id="1" token="AUTORESUME_1" description="AutoResume enabled"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0" description="ULPI clock will stop during serial modes."/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1" description="ULPI clock will run during serial modes."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Auto-cleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0" description="ULPI is not in 3-pin mode."/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1" description="ULPI is in 3-pin serial mode."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Auto-cleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0" description="ULPI is not in 6-pin mode."/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1" description="ULPI is in 6-pin serial mode."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_SET_i_0" acronym="INTERFACE_CTRL_SET_i_0" offset="0x8" width="8" description="Enables alternative interfaces and PHY features. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="AUTORESUME_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_SET_i_1" acronym="INTERFACE_CTRL_SET_i_1" offset="0x108" width="8" description="Enables alternative interfaces and PHY features. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="AUTORESUME_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_CLR_i_0" acronym="INTERFACE_CTRL_CLR_i_0" offset="0x9" width="8" description="Enables alternative interfaces and PHY features. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="AUTORESUME_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="INTERFACE_CTRL_CLR_i_1" acronym="INTERFACE_CTRL_CLR_i_1" offset="0x109" width="8" description="Enables alternative interfaces and PHY features. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="AUTORESUME_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6-pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CLOCKSUSPENDM_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_3PIN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) serial mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="FSLSSERIALMODE_6PIN_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_i_0" acronym="OTG_CTRL_i_0" offset="0xA" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/write address.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="DRVVBUS_1" description="Drive VBUS."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1" description="Charge VBUS."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1" description="Discharge VBUS."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="1" description="Enables the 15-k&#937; pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0" description="Pulldown resistor not connected to D&#8211;"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1" description="Pulldown resistor connected to D&#8211;"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="1" description="Enables the 15-k&#937; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0" description="Pulldown resistor not connected to D+"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1" description="Pulldown resistor connected to D+"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0" description="Disable sampling of ID line."/>
      <bitenum value="1" id="1" token="IDPULLUP_1" description="Enable sampling of ID line."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_i_1" acronym="OTG_CTRL_i_1" offset="0x10A" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/write address.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="DRVVBUS_1" description="Drive VBUS."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1" description="Charge VBUS."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0" description="No action"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1" description="Discharge VBUS."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="1" description="Enables the 15-k&#937; pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0" description="Pulldown resistor not connected to D&#8211;"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1" description="Pulldown resistor connected to D&#8211;"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="1" description="Enables the 15-k&#937; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0" description="Pulldown resistor not connected to D+"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1" description="Pulldown resistor connected to D+"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0" description="Disable sampling of ID line."/>
      <bitenum value="1" id="1" token="IDPULLUP_1" description="Enable sampling of ID line."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_SET_i_0" acronym="OTG_CTRL_SET_i_0" offset="0xB" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DRVVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15-k&#937; pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15-k&#937; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDPULLUP_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_SET_i_1" acronym="OTG_CTRL_SET_i_1" offset="0x10B" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DRVVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15-k&#937; pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15-k&#937; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDPULLUP_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_CLR_i_0" acronym="OTG_CTRL_CLR_i_0" offset="0xC" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DRVVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDPULLUP_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="OTG_CTRL_CLR_i_1" acronym="OTG_CTRL_CLR_i_1" offset="0x10C" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DRVVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="CHRGVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DISCHRGVBUS_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k pulldown resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DMPULLDOWN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pulldown resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="DPPULLDOWN_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pullup to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDPULLUP_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_i_0" acronym="USB_INT_EN_RISE_i_0" offset="0xD" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. By default, all transitions are enabled. Read/write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="1" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="1" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="1" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="1" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="1" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_i_1" acronym="USB_INT_EN_RISE_i_1" offset="0x10D" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. By default, all transitions are enabled. Read/write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="1" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="1" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="1" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="1" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="1" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1"/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_SET_i_0" acronym="USB_INT_EN_RISE_SET_i_0" offset="0xE" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_SET_i_1" acronym="USB_INT_EN_RISE_SET_i_1" offset="0x10E" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_CLR_i_0" acronym="USB_INT_EN_RISE_CLR_i_0" offset="0xF" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_RISE_CLR_i_1" acronym="USB_INT_EN_RISE_CLR_i_1" offset="0x10F" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See the field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_FALL_i_0" acronym="USB_INT_EN_FALL_i_0" offset="0x10" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. By default, all transitions are enabled. Read/write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="1" description="Generate an interrupt event notification when IdGnd changes from high to low. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="1" description="Generate an interrupt event notification when SessEnd changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="1" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="1" description="Generate an interrupt event notification when VbusValid changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="1" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="USB_INT_EN_FALL_i_1" acronym="USB_INT_EN_FALL_i_1" offset="0x110" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. By default, all transitions are enabled. Read/write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="1" description="Generate an interrupt event notification when IdGnd changes from high to low. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="1" description="Generate an interrupt event notification when SessEnd changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="1" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="1" description="Generate an interrupt event notification when VbusValid changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="1" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="USB_INT_EN_FALL_SET_i_0" acronym="USB_INT_EN_FALL_SET_i_0" offset="0x11" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_FALL_SET_i_1" acronym="USB_INT_EN_FALL_SET_i_1" offset="0x111" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_FALL_CLR_i_0" acronym="USB_INT_EN_FALL_CLR_i_0" offset="0x12" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="USB_INT_EN_FALL_CLR_i_1" acronym="USB_INT_EN_FALL_CLR_i_1" offset="0x112" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high. Event is automatically masked if IdPullup bit is clear to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDGND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="IDGND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSEND_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSEND_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SESSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="SESSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VBUSVALID_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="VBUSVALID_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HOSTDISCONNECT_RISE_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="HOSTDISCONNECT_RISE_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="USB_INT_STATUS_i_0" acronym="USB_INT_STATUS_i_0" offset="0x13" width="8" description="Indicates the current value of the interrupt source signal.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND" width="1" begin="4" end="4" resetval="0" description="Value of UTMI+ IdDig output. Undefined unless IdPullup = 1" range="" rwaccess="R">
      <bitenum value="1" id="1" token="IDGND_1_r" description="ID pin is floating = OTG B = default peripheral"/>
      <bitenum value="0" id="0" token="IDGND_0_r" description="ID pin is grounded = OTG A = default host"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="0" description="Current value of UTMI+ SessEnd output." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SESSEND_1_r" description="VBUS is below Session-End threshold."/>
      <bitenum value="0" id="0" token="SESSEND_0_r" description="VBUS is above Session-End threshold."/>
    </bitfield>
    <bitfield id="SESSVALID" width="1" begin="2" end="2" resetval="0" description="Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SESSVALID_1_r" description="VBUS is above Session-Valid threshold."/>
      <bitenum value="0" id="0" token="SESSVALID_0_r" description="VBUS is below Session-Valid threshold."/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="1" end="1" resetval="0" description="Current value of UTMI+ VbusValid output." range="" rwaccess="R">
      <bitenum value="1" id="1" token="VBUSVALID_1_r" description="VBUS is above Vbus-Valid threshold."/>
      <bitenum value="0" id="0" token="VBUSVALID_0_r" description="VBUS is below Vbus-Valid threshold."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0" description="Current value of UTMI+ Hostdisconnect output. Applicable only in host mode. Automatically reset to 0 when low-power mode is entered." range="" rwaccess="R">
      <bitenum value="1" id="1" token="HOSTDISCONNECT_1_r" description="Peripheral disconnected"/>
      <bitenum value="0" id="0" token="HOSTDISCONNECT_0_r" description="Peripheral not disconnected or nonhost mode"/>
    </bitfield>
  </register>
  <register id="USB_INT_STATUS_i_1" acronym="USB_INT_STATUS_i_1" offset="0x113" width="8" description="Indicates the current value of the interrupt source signal.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND" width="1" begin="4" end="4" resetval="0" description="Value of UTMI+ IdDig output. Undefined unless IdPullup = 1" range="" rwaccess="R">
      <bitenum value="1" id="1" token="IDGND_1_r" description="ID pin is floating = OTG B = default peripheral"/>
      <bitenum value="0" id="0" token="IDGND_0_r" description="ID pin is grounded = OTG A = default host"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="0" description="Current value of UTMI+ SessEnd output." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SESSEND_1_r" description="VBUS is below Session-End threshold."/>
      <bitenum value="0" id="0" token="SESSEND_0_r" description="VBUS is above Session-End threshold."/>
    </bitfield>
    <bitfield id="SESSVALID" width="1" begin="2" end="2" resetval="0" description="Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid." range="" rwaccess="R">
      <bitenum value="1" id="1" token="SESSVALID_1_r" description="VBUS is above Session-Valid threshold."/>
      <bitenum value="0" id="0" token="SESSVALID_0_r" description="VBUS is below Session-Valid threshold."/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="1" end="1" resetval="0" description="Current value of UTMI+ VbusValid output." range="" rwaccess="R">
      <bitenum value="1" id="1" token="VBUSVALID_1_r" description="VBUS is above Vbus-Valid threshold."/>
      <bitenum value="0" id="0" token="VBUSVALID_0_r" description="VBUS is below Vbus-Valid threshold."/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0" description="Current value of UTMI+ Hostdisconnect output. Applicable only in host mode. Automatically reset to 0 when low-power mode is entered." range="" rwaccess="R">
      <bitenum value="1" id="1" token="HOSTDISCONNECT_1_r" description="Peripheral disconnected"/>
      <bitenum value="0" id="0" token="HOSTDISCONNECT_0_r" description="Peripheral not disconnected or nonhost mode"/>
    </bitfield>
  </register>
  <register id="USB_INT_LATCH_i_0" acronym="USB_INT_LATCH_i_0" offset="0x14" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Cleared upon read, and when low-power mode, serial mode, or carkit mode are entered.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Cleared when this register is read. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="USB_INT_LATCH_i_1" acronym="USB_INT_LATCH_i_1" offset="0x114" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Cleared upon read, and when low-power mode, serial mode, or carkit mode are entered.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Cleared when this register is read. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="DEBUG_i_0" acronym="DEBUG_i_0" offset="0x15" width="8" description="Indicates the current value of various signals useful for debugging.">
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_STATE" width="2" begin="1" end="0" resetval="0x0" description="Current state of the USB line: D+ (bit 0) and D&#8211; (bit 1)." range="" rwaccess="R">
      <bitenum value="3" id="3" token="LINE_STATE_3_r" description="SE1 (LS/FS), Invalid (HS/Chirp)"/>
      <bitenum value="2" id="2" token="LINE_STATE_2_r" description="LS: J state, FS: K state, HS: Invalid, Chirp: !Squelch AND !HS_Differential_Receiver_Output"/>
      <bitenum value="1" id="1" token="LINE_STATE_1_r" description="LS: K state, FS: J state, HS: !Squelch, Chirp: !Squelch AND HS_Differential_Receiver_Output"/>
      <bitenum value="0" id="0" token="LINE_STATE_0_r" description="SE0 (LS/FS), Squelch (HS/Chirp)"/>
    </bitfield>
  </register>
  <register id="DEBUG_i_1" acronym="DEBUG_i_1" offset="0x115" width="8" description="Indicates the current value of various signals useful for debugging.">
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_STATE" width="2" begin="1" end="0" resetval="0x0" description="Current state of the USB line: D+ (bit 0) and D&#8211; (bit 1)." range="" rwaccess="R">
      <bitenum value="3" id="3" token="LINE_STATE_3_r" description="SE1 (LS/FS), Invalid (HS/Chirp)"/>
      <bitenum value="2" id="2" token="LINE_STATE_2_r" description="LS: J state, FS: K state, HS: Invalid, Chirp: !Squelch AND !HS_Differential_Receiver_Output"/>
      <bitenum value="1" id="1" token="LINE_STATE_1_r" description="LS: K state, FS: J state, HS: !Squelch, Chirp: !Squelch AND HS_Differential_Receiver_Output"/>
      <bitenum value="0" id="0" token="LINE_STATE_0_r" description="SE0 (LS/FS), Squelch (HS/Chirp)"/>
    </bitfield>
  </register>
  <register id="SCRATCH_REGISTER_i_0" acronym="SCRATCH_REGISTER_i_0" offset="0x16" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/write address.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data" range="" rwaccess="RW"/>
  </register>
  <register id="SCRATCH_REGISTER_i_1" acronym="SCRATCH_REGISTER_i_1" offset="0x116" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/write address.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data" range="" rwaccess="RW"/>
  </register>
  <register id="SCRATCH_REGISTER_SET_i_0" acronym="SCRATCH_REGISTER_SET_i_0" offset="0x17" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data Write 1 to a bit to set it to 1. Writing 0 has no effect on bit value." range="" rwaccess="RW"/>
  </register>
  <register id="SCRATCH_REGISTER_SET_i_1" acronym="SCRATCH_REGISTER_SET_i_1" offset="0x117" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data Write 1 to a bit to set it to 1. Writing 0 has no effect on bit value." range="" rwaccess="RW"/>
  </register>
  <register id="SCRATCH_REGISTER_CLR_i_0" acronym="SCRATCH_REGISTER_CLR_i_0" offset="0x18" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data Write 1 to a bit to clear it to 0. Writing 0 has no effect on bit value." range="" rwaccess="RW"/>
  </register>
  <register id="SCRATCH_REGISTER_CLR_i_1" acronym="SCRATCH_REGISTER_CLR_i_1" offset="0x118" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data Write 1 to a bit to clear it to 0. Writing 0 has no effect on bit value." range="" rwaccess="RW"/>
  </register>
  <register id="EXTENDED_SET_ACCESS_i_0" acronym="EXTENDED_SET_ACCESS_i_0" offset="0x2F" width="8" description="This address is used to access the extended register set; that is, addresses above 0x40.">
    <bitfield id="SET_ACCESS" width="8" begin="7" end="0" resetval="0x00" description="This bit field is used to access the extended register set; that is, addresses above 0x40." range="" rwaccess="RW"/>
  </register>
  <register id="EXTENDED_SET_ACCESS_i_1" acronym="EXTENDED_SET_ACCESS_i_1" offset="0x12F" width="8" description="This address is used to access the extended register set; that is, addresses above 0x40.">
    <bitfield id="SET_ACCESS" width="8" begin="7" end="0" resetval="0x00" description="This bit field is used to access the extended register set; that is, addresses above 0x40." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_i_0" acronym="UTMI_VCONTROL_EN_i_0" offset="0x30" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/write address. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit.)">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_i_1" acronym="UTMI_VCONTROL_EN_i_1" offset="0x130" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/write address. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit.)">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_SET_i_0" acronym="UTMI_VCONTROL_EN_SET_i_0" offset="0x31" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_SET_i_1" acronym="UTMI_VCONTROL_EN_SET_i_1" offset="0x131" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change: Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_CLR_i_0" acronym="UTMI_VCONTROL_EN_CLR_i_0" offset="0x32" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_EN_CLR_i_1" acronym="UTMI_VCONTROL_EN_CLR_i_1" offset="0x132" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_STATUS_i_0" acronym="UTMI_VCONTROL_STATUS_i_0" offset="0x33" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vcontrol vector byte is sent by the UTMI controller (other side of TLL) to its PHY (emulated here by the TLL). Alternatively, data can be also written directly into the register. Can contain any user-defined data. Vcontrol bit changes can be used to assert the ULPI ALT interrupt. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_STATUS_i_1" acronym="UTMI_VCONTROL_STATUS_i_1" offset="0x133" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vcontrol vector byte is sent by the UTMI controller (other side of TLL) to its PHY (emulated here by the TLL). Alternatively, data can be also written directly into the register. Can contain any user-defined data. Vcontrol bit changes can be used to assert the ULPI ALT interrupt. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VCONTROL_LATCH_i_0" acronym="UTMI_VCONTROL_LATCH_i_0" offset="0x34" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. Set by unmasked changes on the corresponding vcontrol_status bits to generate the ULPI ALT interrupt. Cleared upon read, and when low-power mode, serial mode or carkit mode are entered. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit.)">
    <bitfield id="VC7_CHANGE" width="1" begin="7" end="7" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC6_CHANGE" width="1" begin="6" end="6" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC5_CHANGE" width="1" begin="5" end="5" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC4_CHANGE" width="1" begin="4" end="4" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC3_CHANGE" width="1" begin="3" end="3" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC2_CHANGE" width="1" begin="2" end="2" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC1_CHANGE" width="1" begin="1" end="1" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC0_CHANGE" width="1" begin="0" end="0" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
  </register>
  <register id="UTMI_VCONTROL_LATCH_i_1" acronym="UTMI_VCONTROL_LATCH_i_1" offset="0x134" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. Set by unmasked changes on the corresponding vcontrol_status bits to generate the ULPI ALT interrupt. Cleared upon read, and when low-power mode, serial mode or carkit mode are entered. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit.)">
    <bitfield id="VC7_CHANGE" width="1" begin="7" end="7" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC6_CHANGE" width="1" begin="6" end="6" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC5_CHANGE" width="1" begin="5" end="5" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC4_CHANGE" width="1" begin="4" end="4" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC3_CHANGE" width="1" begin="3" end="3" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC2_CHANGE" width="1" begin="2" end="2" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC1_CHANGE" width="1" begin="1" end="1" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC0_CHANGE" width="1" begin="0" end="0" resetval="0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
  </register>
  <register id="UTMI_VSTATUS_i_0" acronym="UTMI_VSTATUS_i_0" offset="0x35" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/write address. Lowest VCS_STAT_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 8-bit.)">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VSTATUS_i_1" acronym="UTMI_VSTATUS_i_1" offset="0x135" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/write address. Lowest VCS_STAT_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 8-bit.)">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte" range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VSTATUS_SET_i_0" acronym="UTMI_VSTATUS_SET_i_0" offset="0x36" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VSTATUS_SET_i_1" acronym="UTMI_VSTATUS_SET_i_1" offset="0x136" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VSTATUS_CLR_i_0" acronym="UTMI_VSTATUS_CLR_i_0" offset="0x37" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte: Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0." range="" rwaccess="RW"/>
  </register>
  <register id="UTMI_VSTATUS_CLR_i_1" acronym="UTMI_VSTATUS_CLR_i_1" offset="0x137" width="8" description="Part of nonstandard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1. UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): information written into this register goes directly to the UTMI controller, and can contain any user-defined data. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byte: Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0." range="" rwaccess="RW"/>
  </register>
  <register id="USB_INT_LATCH_NOCLR_i_0" acronym="USB_INT_LATCH_NOCLR_i_0" offset="0x38" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Debug, nonstandard address to the standard register: Register is not cleared on read. See field description at the 'clear-on-read' address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="USB_INT_LATCH_NOCLR_i_1" acronym="USB_INT_LATCH_NOCLR_i_1" offset="0x138" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Debug, nonstandard address to the standard register: Register is not cleared on read. See field description at the 'clear-on-read' address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="VENDOR_INT_EN_i_0" acronym="VENDOR_INT_EN_i_0" offset="0x3B" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/write address.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0" description="PHY-to-PHY wakeup enabled"/>
      <bitenum value="1" id="1" token="P2P_EN_1" description="PHY-to-PHY wakeup enabled"/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_EN_i_1" acronym="VENDOR_INT_EN_i_1" offset="0x13B" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/write address.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0" description="PHY-to-PHY wakeup enabled"/>
      <bitenum value="1" id="1" token="P2P_EN_1" description="PHY-to-PHY wakeup enabled"/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_EN_SET_i_0" acronym="VENDOR_INT_EN_SET_i_0" offset="0x3C" width="8" description="Vendor-specific interrupt enable bit (mask) for miscellaneous ULPI alt_int events. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="P2P_EN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_EN_SET_i_1" acronym="VENDOR_INT_EN_SET_i_1" offset="0x13C" width="8" description="Vendor-specific interrupt enable bit (mask) for miscellaneous ULPI alt_int events. Read/set address (write 1 to a bit to set it to 1, writing 0 has no effect on bit value). See field description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="P2P_EN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_EN_CLR_i_0" acronym="VENDOR_INT_EN_CLR_i_0" offset="0x3D" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="P2P_EN_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_EN_CLR_i_1" acronym="VENDOR_INT_EN_CLR_i_1" offset="0x13D" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" id="1" token="P2P_EN_1_w" description="Clear the bit to 0."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_STATUS_i_0" acronym="VENDOR_INT_STATUS_i_0" offset="0x3E" width="8" description="Vendor-specific interrupt sources for miscellaneous ULPI alt_int events">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="UTMI_SUSPENDM" width="1" begin="0" end="0" resetval="1" description="UTMI suspendm status (active-low), source of TLL PHY-to-PHY wake-up interrupt." range="" rwaccess="R">
      <bitenum value="1" id="1" token="UTMI_SUSPENDM_1_r" description="UTMI interface is active (not suspended)."/>
      <bitenum value="0" id="0" token="UTMI_SUSPENDM_0_r" description="UTMI interface is suspended."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_STATUS_i_1" acronym="VENDOR_INT_STATUS_i_1" offset="0x13E" width="8" description="Vendor-specific interrupt sources for miscellaneous ULPI alt_int events">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="UTMI_SUSPENDM" width="1" begin="0" end="0" resetval="1" description="UTMI suspendm status (active-low), source of TLL PHY-to-PHY wake-up interrupt." range="" rwaccess="R">
      <bitenum value="1" id="1" token="UTMI_SUSPENDM_1_r" description="UTMI interface is active (not suspended)."/>
      <bitenum value="0" id="0" token="UTMI_SUSPENDM_0_r" description="UTMI interface is suspended."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_LATCH_i_0" acronym="VENDOR_INT_LATCH_i_0" offset="0x3F" width="8" description="Vendor-specific interrupt latches for miscellaneous ULPI alt_int events. Cleared upon read, and when low-power mode, serial mode or carkit mode are entered.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="P2P_LATCH" width="1" begin="0" end="0" resetval="0" description="PHY-to-PHY ULPI wake-up event latch. Set when ULPI is in low-power mode (suspendm = 0) and UTMI is active (suspendm = 1)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="P2P_LATCH_1_r" description="PHY-to-PHY wake-up event was latched, ALT interrupt active."/>
      <bitenum value="0" id="0" token="P2P_LATCH_0_r" description="No PHY-to-PHY wake-up event was latched."/>
    </bitfield>
  </register>
  <register id="VENDOR_INT_LATCH_i_1" acronym="VENDOR_INT_LATCH_i_1" offset="0x13F" width="8" description="Vendor-specific interrupt latches for miscellaneous ULPI alt_int events. Cleared upon read, and when low-power mode, serial mode or carkit mode are entered.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="P2P_LATCH" width="1" begin="0" end="0" resetval="0" description="PHY-to-PHY ULPI wake-up event latch. Set when ULPI is in low-power mode (suspendm = 0) and UTMI is active (suspendm = 1)." range="" rwaccess="R">
      <bitenum value="1" id="1" token="P2P_LATCH_1_r" description="PHY-to-PHY wake-up event was latched, ALT interrupt active."/>
      <bitenum value="0" id="0" token="P2P_LATCH_0_r" description="No PHY-to-PHY wake-up event was latched."/>
    </bitfield>
  </register>
</module>
