;redcode
;assert 1
	SPL 0, <-22
	CMP -295, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	DJN -1, @-20
	SLT <0, 1
	SUB 0, -14
	SUB <0, @-2
	SUB @0, @2
	SLT <0, 1
	SUB -90, 88
	SUB #312, @200
	SLT <0, 1
	SLT 10, 30
	SLT 10, 30
	ADD @130, 9
	ADD @130, 9
	SUB 0, -14
	SLT 20, @12
	MOV #900, 880
	MOV #900, 880
	SUB 12, @-50
	SUB 0, -14
	DJN 0, #1
	SUB #312, @200
	SUB #312, @200
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	DAT #0, <140
	DAT #0, <140
	SUB 12, @-50
	SLT 290, 31
	SLT 290, 31
	SUB #312, @200
	SLT 290, 31
	JMN -7, @-20
	JMN -7, @-20
	ADD 210, @760
	MOV -7, <-20
	SUB 0, -14
	ADD @127, 106
	CMP -295, <-127
	SPL 0, <-22
	CMP -295, <-127
	SPL 0, <-22
	SLT <0, 51
	SLT <0, 51
	SUB 0, -14
	SLT <500, 1
	SLT <500, 1
