

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16_1'
================================================================
* Date:           Fri Oct 25 16:03:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|        18|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |   16|   16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    538|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     512|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     512|    666|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_252_p2       |     *    |      2|  0|  20|          16|          32|
    |tmp3_fu_324_p2       |     *    |      2|  0|  20|          32|          16|
    |in_h_1_fu_303_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_342_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_198_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_203_p2   |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_213_p2    |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_224_p2    |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_261_p2    |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_319_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_313_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_76_fu_283_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_79_fu_328_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_82_fu_371_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_86_fu_357_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_234_p2        |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_297_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_256_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_219_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_208_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_336_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_84_fu_381_p2     |   icmp   |      0|  0|  13|          16|          16|
    |tmp_80_fu_348_p2     |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 538|         455|         414|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Conv2D_0_array_address0  |  15|          3|   14|         42|
    |ap_NS_fsm                |  50|         11|    1|         11|
    |in_h_reg_160             |   9|          2|    2|          4|
    |in_w_reg_171             |   9|          2|    2|          4|
    |out_d_reg_102            |   9|          2|   16|         32|
    |out_h_reg_137            |   9|          2|   16|         32|
    |out_w_reg_149            |   9|          2|   16|         32|
    |phi_mul2_reg_125         |   9|          2|   32|         64|
    |phi_mul_reg_113          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 128|         28|  131|        285|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_array_1_reg_476  |  12|   0|   12|          0|
    |ap_CS_fsm                       |  10|   0|   10|          0|
    |in_h_1_reg_489                  |   2|   0|    2|          0|
    |in_h_reg_160                    |   2|   0|    2|          0|
    |in_w_1_reg_513                  |   2|   0|    2|          0|
    |in_w_reg_171                    |   2|   0|    2|          0|
    |next_mul3_reg_422               |  32|   0|   32|          0|
    |next_mul_reg_427                |  32|   0|   32|          0|
    |out_d_2_reg_435                 |  16|   0|   16|          0|
    |out_d_reg_102                   |  16|   0|   16|          0|
    |out_h_2_reg_443                 |  16|   0|   16|          0|
    |out_h_reg_137                   |  16|   0|   16|          0|
    |out_w_2_reg_466                 |  16|   0|   16|          0|
    |out_w_reg_149                   |  16|   0|   16|          0|
    |phi_mul2_reg_125                |  32|   0|   32|          0|
    |phi_mul_reg_113                 |  32|   0|   32|          0|
    |tmp1_reg_458                    |  32|   0|   32|          0|
    |tmp2_reg_494                    |  32|   0|   32|          0|
    |tmp3_reg_499                    |  32|   0|   32|          0|
    |tmp_18_reg_481                  |   1|   0|    1|          0|
    |tmp_69_reg_407                  |  16|   0|   32|         16|
    |tmp_70_reg_412                  |  16|   0|   32|         16|
    |tmp_71_reg_417                  |  16|   0|   32|         16|
    |tmp_79_reg_504                  |  32|   0|   32|          0|
    |tmp_80_reg_518                  |   1|   0|    1|          0|
    |tmp_82_cast_reg_453             |  16|   0|   32|         16|
    |tmp_85_cast_reg_471             |  16|   0|   32|         16|
    |tmp_reg_448                     |  32|   0|   32|          0|
    |tmp_s_reg_402                   |  16|   0|   32|         16|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 512|   0|  608|         96|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|input_height                   |  in |   16|   ap_none  |      input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width      |    scalar    |
|output_depth                   |  in |   16|   ap_none  |      output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height     |    scalar    |
|output_width                   |  in |   16|   ap_none  |      output_width     |    scalar    |
|Conv2D_0_array_address0        | out |   14|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_ce0             | out |    1|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_q0              |  in |   16|  ap_memory |     Conv2D_0_array    |     array    |
|MaxPooling2D_0_array_address0  | out |   12|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_ce0       | out |    1|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_we0       | out |    1|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_d0        | out |   16|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_q0        |  in |   16|  ap_memory |  MaxPooling2D_0_array |     array    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	6  / (exitcond)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 13 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 16 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_69 = zext i16 %input_width_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 17 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_70 = zext i16 %output_height_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 18 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_71 = zext i16 %output_width_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 19 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:14]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 23 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_70" [layers_c/max_pooling2d.cpp:21]   --->   Operation 24 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/max_pooling2d.cpp:21]   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_d, %output_depth_read" [layers_c/max_pooling2d.cpp:14]   --->   Operation 26 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.07ns)   --->   "%out_d_2 = add i16 %out_d, 1" [layers_c/max_pooling2d.cpp:14]   --->   Operation 27 'add' 'out_d_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:14]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:15]   --->   Operation 29 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 31 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_h, %output_height_read" [layers_c/max_pooling2d.cpp:15]   --->   Operation 32 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.07ns)   --->   "%out_h_2 = add i16 %out_h, 1" [layers_c/max_pooling2d.cpp:15]   --->   Operation 33 'add' 'out_h_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:15]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_72 = zext i16 %out_h to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 35 'zext' 'tmp_72' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_72, %phi_mul2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 36 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_73 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 38 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i17 %tmp_73 to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 39 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_71, %tmp" [layers_c/max_pooling2d.cpp:21]   --->   Operation 40 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:16]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ 0, %.preheader6.preheader ], [ %out_w_2, %.preheader6.loopexit ]"   --->   Operation 42 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_read" [layers_c/max_pooling2d.cpp:16]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.07ns)   --->   "%out_w_2 = add i16 %out_w, 1" [layers_c/max_pooling2d.cpp:16]   --->   Operation 44 'add' 'out_w_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:16]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_74 = zext i16 %out_w to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 46 'zext' 'tmp_74' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_75 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 47 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i17 %tmp_75 to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 48 'zext' 'tmp_85_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_76 = add i32 %tmp_74, %tmp1" [layers_c/max_pooling2d.cpp:21]   --->   Operation 49 'add' 'tmp_76' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_77 = sext i32 %tmp_76 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 50 'sext' 'tmp_77' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_array_1 = getelementptr [3136 x i16]* @MaxPooling2D_0_array, i64 0, i64 %tmp_77" [layers_c/max_pooling2d.cpp:21]   --->   Operation 51 'getelementptr' 'MaxPooling2D_0_array_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:17]   --->   Operation 52 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 53 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]"   --->   Operation 54 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:17]   --->   Operation 55 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:17]   --->   Operation 56 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:17]   --->   Operation 58 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:17]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_78 = zext i2 %in_h to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 60 'zext' 'tmp_78' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %phi_mul, %tmp_78" [layers_c/max_pooling2d.cpp:21]   --->   Operation 61 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp4, %tmp_82_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 62 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 63 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 64 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %tmp_69" [layers_c/max_pooling2d.cpp:21]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_79 = add i32 %tmp3, %tmp_85_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 65 'add' 'tmp_79' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 67 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 68 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:18]   --->   Operation 69 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 70 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:18]   --->   Operation 71 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.97ns)   --->   "%tmp_80 = or i1 %tmp_19, %tmp_18" [layers_c/max_pooling2d.cpp:19]   --->   Operation 73 'or' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %3, label %2" [layers_c/max_pooling2d.cpp:19]   --->   Operation 74 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_85 = zext i2 %in_w to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 75 'zext' 'tmp_85' <Predicate = (!exitcond & !tmp_80)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.55ns)   --->   "%tmp_86 = add i32 %tmp_79, %tmp_85" [layers_c/max_pooling2d.cpp:21]   --->   Operation 76 'add' 'tmp_86' <Predicate = (!exitcond & !tmp_80)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_87 = sext i32 %tmp_86 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 77 'sext' 'tmp_87' <Predicate = (!exitcond & !tmp_80)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%Conv2D_0_array_addr = getelementptr [12544 x i16]* @Conv2D_0_array, i64 0, i64 %tmp_87" [layers_c/max_pooling2d.cpp:21]   --->   Operation 78 'getelementptr' 'Conv2D_0_array_addr' <Predicate = (!exitcond & !tmp_80)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%Conv2D_0_array_load = load i16* %Conv2D_0_array_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 79 'load' 'Conv2D_0_array_load' <Predicate = (!exitcond & !tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 80 [2/2] (3.25ns)   --->   "%MaxPooling2D_0_array_2 = load i16* %MaxPooling2D_0_array_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 80 'load' 'MaxPooling2D_0_array_2' <Predicate = (!exitcond & tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_81 = zext i2 %in_w to i32" [layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'zext' 'tmp_81' <Predicate = (!exitcond & tmp_80)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_82 = add i32 %tmp_79, %tmp_81" [layers_c/max_pooling2d.cpp:24]   --->   Operation 82 'add' 'tmp_82' <Predicate = (!exitcond & tmp_80)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_83 = sext i32 %tmp_82 to i64" [layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'sext' 'tmp_83' <Predicate = (!exitcond & tmp_80)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%Conv2D_0_array_addr_1 = getelementptr [12544 x i16]* @Conv2D_0_array, i64 0, i64 %tmp_83" [layers_c/max_pooling2d.cpp:24]   --->   Operation 84 'getelementptr' 'Conv2D_0_array_addr_1' <Predicate = (!exitcond & tmp_80)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (3.25ns)   --->   "%Conv2D_0_array_load_1 = load i16* %Conv2D_0_array_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 85 'load' 'Conv2D_0_array_load_1' <Predicate = (!exitcond & tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 86 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 87 [1/2] (3.25ns)   --->   "%Conv2D_0_array_load = load i16* %Conv2D_0_array_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 87 'load' 'Conv2D_0_array_load' <Predicate = (!tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 88 [1/1] (3.25ns)   --->   "store i16 %Conv2D_0_array_load, i16* %MaxPooling2D_0_array_1, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 88 'store' <Predicate = (!tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [layers_c/max_pooling2d.cpp:24]   --->   Operation 89 'br' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (3.25ns)   --->   "%MaxPooling2D_0_array_2 = load i16* %MaxPooling2D_0_array_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 90 'load' 'MaxPooling2D_0_array_2' <Predicate = (tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 91 [1/2] (3.25ns)   --->   "%Conv2D_0_array_load_1 = load i16* %Conv2D_0_array_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 91 'load' 'Conv2D_0_array_load_1' <Predicate = (tmp_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 92 [1/1] (2.42ns)   --->   "%tmp_84 = icmp slt i16 %MaxPooling2D_0_array_2, %Conv2D_0_array_load_1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 92 'icmp' 'tmp_84' <Predicate = (tmp_80)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %4, label %._crit_edge" [layers_c/max_pooling2d.cpp:24]   --->   Operation 93 'br' <Predicate = (tmp_80)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %Conv2D_0_array_load_1, i16* %MaxPooling2D_0_array_1, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 94 'store' <Predicate = (tmp_80 & tmp_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge" [layers_c/max_pooling2d.cpp:30]   --->   Operation 95 'br' <Predicate = (tmp_80 & tmp_84)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 96 'br' <Predicate = (tmp_80)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Conv2D_0_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read      (read             ) [ 00111111111]
output_height_read     (read             ) [ 00111111111]
output_depth_read      (read             ) [ 00111111111]
input_width_read       (read             ) [ 00000000000]
input_height_read      (read             ) [ 00000000000]
tmp_s                  (zext             ) [ 00111111111]
tmp_69                 (zext             ) [ 00111111111]
tmp_70                 (zext             ) [ 00111111111]
tmp_71                 (zext             ) [ 00111111111]
StgValue_20            (br               ) [ 01111111111]
out_d                  (phi              ) [ 00100000000]
phi_mul                (phi              ) [ 00101111111]
phi_mul2               (phi              ) [ 00111111111]
next_mul3              (add              ) [ 01111111111]
next_mul               (add              ) [ 01111111111]
exitcond4              (icmp             ) [ 00111111111]
out_d_2                (add              ) [ 01111111111]
StgValue_28            (br               ) [ 00000000000]
StgValue_29            (br               ) [ 00111111111]
StgValue_30            (ret              ) [ 00000000000]
out_h                  (phi              ) [ 00011000000]
exitcond3              (icmp             ) [ 00111111111]
out_h_2                (add              ) [ 00111111111]
StgValue_34            (br               ) [ 00000000000]
tmp_72                 (zext             ) [ 00000000000]
tmp                    (add              ) [ 00001000000]
StgValue_37            (br               ) [ 01111111111]
tmp_73                 (bitconcatenate   ) [ 00000000000]
tmp_82_cast            (zext             ) [ 00000111111]
tmp1                   (mul              ) [ 00000111111]
StgValue_41            (br               ) [ 00111111111]
out_w                  (phi              ) [ 00000100000]
exitcond2              (icmp             ) [ 00111111111]
out_w_2                (add              ) [ 00111111111]
StgValue_45            (br               ) [ 00000000000]
tmp_74                 (zext             ) [ 00000000000]
tmp_75                 (bitconcatenate   ) [ 00000000000]
tmp_85_cast            (zext             ) [ 00000011111]
tmp_76                 (add              ) [ 00000000000]
tmp_77                 (sext             ) [ 00000000000]
MaxPooling2D_0_array_1 (getelementptr    ) [ 00000011111]
StgValue_52            (br               ) [ 00111111111]
StgValue_53            (br               ) [ 00111111111]
in_h                   (phi              ) [ 00000010000]
tmp_18                 (trunc            ) [ 00000001111]
exitcond1              (icmp             ) [ 00111111111]
empty                  (speclooptripcount) [ 00000000000]
in_h_1                 (add              ) [ 00111111111]
StgValue_59            (br               ) [ 00000000000]
tmp_78                 (zext             ) [ 00000000000]
tmp4                   (add              ) [ 00000000000]
tmp2                   (add              ) [ 00000001000]
StgValue_63            (br               ) [ 00111111111]
tmp3                   (mul              ) [ 00000000100]
tmp_79                 (add              ) [ 00000000011]
StgValue_66            (br               ) [ 00111111111]
in_w                   (phi              ) [ 00000000010]
tmp_19                 (trunc            ) [ 00000000000]
exitcond               (icmp             ) [ 00111111111]
empty_28               (speclooptripcount) [ 00000000000]
in_w_1                 (add              ) [ 00111111111]
StgValue_72            (br               ) [ 00000000000]
tmp_80                 (or               ) [ 00111111111]
StgValue_74            (br               ) [ 00000000000]
tmp_85                 (zext             ) [ 00000000000]
tmp_86                 (add              ) [ 00000000000]
tmp_87                 (sext             ) [ 00000000000]
Conv2D_0_array_addr    (getelementptr    ) [ 00000000001]
tmp_81                 (zext             ) [ 00000000000]
tmp_82                 (add              ) [ 00000000000]
tmp_83                 (sext             ) [ 00000000000]
Conv2D_0_array_addr_1  (getelementptr    ) [ 00000000001]
StgValue_86            (br               ) [ 00111111111]
Conv2D_0_array_load    (load             ) [ 00000000000]
StgValue_88            (store            ) [ 00000000000]
StgValue_89            (br               ) [ 00000000000]
MaxPooling2D_0_array_2 (load             ) [ 00000000000]
Conv2D_0_array_load_1  (load             ) [ 00000000000]
tmp_84                 (icmp             ) [ 00111111111]
StgValue_93            (br               ) [ 00000000000]
StgValue_94            (store            ) [ 00000000000]
StgValue_95            (br               ) [ 00000000000]
StgValue_96            (br               ) [ 00000000000]
StgValue_97            (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_depth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv2D_0_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="output_width_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="output_height_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_depth_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_width_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_height_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="MaxPooling2D_0_array_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MaxPooling2D_0_array_1/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="Conv2D_0_array_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_0_array_addr/9 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_0_array_load/9 Conv2D_0_array_load_1/9 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="4"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="MaxPooling2D_0_array_2/9 StgValue_88/10 StgValue_94/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="Conv2D_0_array_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_0_array_addr_1/9 "/>
</bind>
</comp>

<comp id="102" class="1005" name="out_d_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="1"/>
<pin id="104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_d_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="phi_mul_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="phi_mul_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="phi_mul2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul2_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="out_h_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="1"/>
<pin id="139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="out_h_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="out_w_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="out_w_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="in_h_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_h_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="in_w_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="in_w_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_69_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_70_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_71_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="next_mul3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="next_mul_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="out_d_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="2"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_h_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_72_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_73_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_82_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="3"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="4"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_w_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_74_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_75_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_85_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="17" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_76_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_77_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="in_h_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="0"/>
<pin id="306" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_1/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_78_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="4"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="17" slack="2"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="16" slack="6"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_79_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="17" slack="3"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_79/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_19_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="in_w_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_1/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_80_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="3"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_80/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_85_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_86_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_86/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_87_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_87/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_81_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_82_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="0" index="1" bw="2" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_83_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_83/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_84_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84/10 "/>
</bind>
</comp>

<comp id="387" class="1005" name="output_width_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="4"/>
<pin id="389" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="output_height_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="2"/>
<pin id="394" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="output_depth_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_s_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_69_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="6"/>
<pin id="409" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_70_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_71_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="422" class="1005" name="next_mul3_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="427" class="1005" name="next_mul_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="435" class="1005" name="out_d_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="out_h_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_82_cast_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2"/>
<pin id="455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_82_cast "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="out_w_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_85_cast_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="3"/>
<pin id="473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_85_cast "/>
</bind>
</comp>

<comp id="476" class="1005" name="MaxPooling2D_0_array_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="4"/>
<pin id="478" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_array_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_18_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="3"/>
<pin id="483" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="489" class="1005" name="in_h_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_79_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="513" class="1005" name="in_w_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_80_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="522" class="1005" name="Conv2D_0_array_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="1"/>
<pin id="524" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_0_array_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="Conv2D_0_array_addr_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="14" slack="1"/>
<pin id="529" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_0_array_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="62" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="56" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="44" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="38" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="129" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="117" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="106" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="106" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="141" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="141" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="141" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="125" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="137" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="153" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="153" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="153" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="153" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="296"><net_src comp="164" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="164" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="164" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="164" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="113" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="335"><net_src comp="175" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="175" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="175" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="332" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="175" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="370"><net_src comp="175" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="385"><net_src comp="88" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="82" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="38" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="395"><net_src comp="44" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="400"><net_src comp="50" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="405"><net_src comp="182" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="410"><net_src comp="186" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="415"><net_src comp="190" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="420"><net_src comp="194" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="425"><net_src comp="198" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="430"><net_src comp="203" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="438"><net_src comp="213" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="446"><net_src comp="224" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="451"><net_src comp="234" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="456"><net_src comp="248" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="461"><net_src comp="252" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="469"><net_src comp="261" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="474"><net_src comp="279" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="479"><net_src comp="68" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="484"><net_src comp="293" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="492"><net_src comp="303" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="497"><net_src comp="319" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="502"><net_src comp="324" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="507"><net_src comp="328" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="516"><net_src comp="342" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="521"><net_src comp="348" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="75" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="530"><net_src comp="93" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Conv2D_0_array | {}
	Port: MaxPooling2D_0_array | {10 }
 - Input state : 
	Port: max_pooling2d_fix16.1 : input_height | {1 }
	Port: max_pooling2d_fix16.1 : input_width | {1 }
	Port: max_pooling2d_fix16.1 : output_depth | {1 }
	Port: max_pooling2d_fix16.1 : output_height | {1 }
	Port: max_pooling2d_fix16.1 : output_width | {1 }
	Port: max_pooling2d_fix16.1 : Conv2D_0_array | {9 10 }
	Port: max_pooling2d_fix16.1 : MaxPooling2D_0_array | {9 10 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_2 : 1
		StgValue_28 : 2
	State 3
		exitcond3 : 1
		out_h_2 : 1
		StgValue_34 : 2
		tmp_72 : 1
		tmp : 2
	State 4
		tmp_82_cast : 1
	State 5
		exitcond2 : 1
		out_w_2 : 1
		StgValue_45 : 2
		tmp_74 : 1
		tmp_75 : 1
		tmp_85_cast : 2
		tmp_76 : 2
		tmp_77 : 3
		MaxPooling2D_0_array_1 : 4
	State 6
		tmp_18 : 1
		exitcond1 : 1
		in_h_1 : 1
		StgValue_59 : 2
		tmp_78 : 1
		tmp4 : 2
		tmp2 : 3
	State 7
	State 8
	State 9
		tmp_19 : 1
		exitcond : 1
		in_w_1 : 1
		StgValue_72 : 2
		tmp_80 : 2
		StgValue_74 : 2
		tmp_85 : 1
		tmp_86 : 2
		tmp_87 : 3
		Conv2D_0_array_addr : 4
		Conv2D_0_array_load : 5
		tmp_81 : 1
		tmp_82 : 2
		tmp_83 : 3
		Conv2D_0_array_addr_1 : 4
		Conv2D_0_array_load_1 : 5
	State 10
		StgValue_88 : 1
		tmp_84 : 1
		StgValue_93 : 2
		StgValue_94 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_198       |    0    |    0    |    39   |
|          |        next_mul_fu_203        |    0    |    0    |    39   |
|          |         out_d_2_fu_213        |    0    |    0    |    23   |
|          |         out_h_2_fu_224        |    0    |    0    |    23   |
|          |           tmp_fu_234          |    0    |    0    |    39   |
|          |         out_w_2_fu_261        |    0    |    0    |    23   |
|    add   |         tmp_76_fu_283         |    0    |    0    |    39   |
|          |         in_h_1_fu_303         |    0    |    0    |    10   |
|          |          tmp4_fu_313          |    0    |    0    |    32   |
|          |          tmp2_fu_319          |    0    |    0    |    32   |
|          |         tmp_79_fu_328         |    0    |    0    |    39   |
|          |         in_w_1_fu_342         |    0    |    0    |    10   |
|          |         tmp_86_fu_357         |    0    |    0    |    39   |
|          |         tmp_82_fu_371         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_208       |    0    |    0    |    13   |
|          |        exitcond3_fu_219       |    0    |    0    |    13   |
|   icmp   |        exitcond2_fu_256       |    0    |    0    |    13   |
|          |        exitcond1_fu_297       |    0    |    0    |    8    |
|          |        exitcond_fu_336        |    0    |    0    |    8    |
|          |         tmp_84_fu_381         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp1_fu_252          |    2    |    0    |    20   |
|          |          tmp3_fu_324          |    2    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_80_fu_348         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_38 |    0    |    0    |    0    |
|          | output_height_read_read_fu_44 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_50 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_56  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_62 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_182         |    0    |    0    |    0    |
|          |         tmp_69_fu_186         |    0    |    0    |    0    |
|          |         tmp_70_fu_190         |    0    |    0    |    0    |
|          |         tmp_71_fu_194         |    0    |    0    |    0    |
|          |         tmp_72_fu_230         |    0    |    0    |    0    |
|   zext   |       tmp_82_cast_fu_248      |    0    |    0    |    0    |
|          |         tmp_74_fu_267         |    0    |    0    |    0    |
|          |       tmp_85_cast_fu_279      |    0    |    0    |    0    |
|          |         tmp_78_fu_309         |    0    |    0    |    0    |
|          |         tmp_85_fu_353         |    0    |    0    |    0    |
|          |         tmp_81_fu_367         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_73_fu_240         |    0    |    0    |    0    |
|          |         tmp_75_fu_271         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_77_fu_288         |    0    |    0    |    0    |
|   sext   |         tmp_87_fu_362         |    0    |    0    |    0    |
|          |         tmp_83_fu_376         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_18_fu_293         |    0    |    0    |    0    |
|          |         tmp_19_fu_332         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   536   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| Conv2D_0_array_addr_1_reg_527|   14   |
|  Conv2D_0_array_addr_reg_522 |   14   |
|MaxPooling2D_0_array_1_reg_476|   12   |
|        in_h_1_reg_489        |    2   |
|         in_h_reg_160         |    2   |
|        in_w_1_reg_513        |    2   |
|         in_w_reg_171         |    2   |
|       next_mul3_reg_422      |   32   |
|       next_mul_reg_427       |   32   |
|        out_d_2_reg_435       |   16   |
|         out_d_reg_102        |   16   |
|        out_h_2_reg_443       |   16   |
|         out_h_reg_137        |   16   |
|        out_w_2_reg_466       |   16   |
|         out_w_reg_149        |   16   |
|   output_depth_read_reg_397  |   16   |
|  output_height_read_reg_392  |   16   |
|   output_width_read_reg_387  |   16   |
|       phi_mul2_reg_125       |   32   |
|        phi_mul_reg_113       |   32   |
|         tmp1_reg_458         |   32   |
|         tmp2_reg_494         |   32   |
|         tmp3_reg_499         |   32   |
|        tmp_18_reg_481        |    1   |
|        tmp_69_reg_407        |   32   |
|        tmp_70_reg_412        |   32   |
|        tmp_71_reg_417        |   32   |
|        tmp_79_reg_504        |   32   |
|        tmp_80_reg_518        |    1   |
|      tmp_82_cast_reg_453     |   32   |
|      tmp_85_cast_reg_471     |   32   |
|          tmp_reg_448         |   32   |
|         tmp_s_reg_402        |   32   |
+------------------------------+--------+
|             Total            |   674  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   4  |  14  |   56   ||    21   |
|  phi_mul_reg_113 |  p0  |   2  |  32  |   64   ||    9    |
| phi_mul2_reg_125 |  p0  |   2  |  32  |   64   ||    9    |
|   out_h_reg_137  |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  7.1675 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   536  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   48   |
|  Register |    -   |    -   |   674  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   674  |   584  |
+-----------+--------+--------+--------+--------+
