// Seed: 1860368727
module module_0 (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5
    , id_15,
    output tri id_6,
    output tri id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    output supply1 id_11,
    output uwire id_12,
    output wor id_13
);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  and primCall (id_0, id_8, id_6, id_3, id_4, id_9);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
