-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axis_spikes_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axis_spikes_TVALID : IN STD_LOGIC;
    s_axis_spikes_TREADY : OUT STD_LOGIC;
    s_axis_spikes_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_spikes_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_spikes_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_spikes_TVALID : OUT STD_LOGIC;
    m_axis_spikes_TREADY : IN STD_LOGIC;
    m_axis_spikes_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_spikes_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_spikes_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_weights_TVALID : OUT STD_LOGIC;
    m_axis_weights_TREADY : IN STD_LOGIC;
    m_axis_weights_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_weights_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_weights_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    spike_in_valid : OUT STD_LOGIC_VECTOR (0 downto 0);
    spike_in_neuron_id : OUT STD_LOGIC_VECTOR (7 downto 0);
    spike_in_weight : OUT STD_LOGIC_VECTOR (7 downto 0);
    spike_in_ready : IN STD_LOGIC_VECTOR (0 downto 0);
    spike_out_valid : IN STD_LOGIC_VECTOR (0 downto 0);
    spike_out_neuron_id : IN STD_LOGIC_VECTOR (7 downto 0);
    spike_out_weight : IN STD_LOGIC_VECTOR (7 downto 0);
    spike_out_ready : OUT STD_LOGIC_VECTOR (0 downto 0);
    snn_enable : OUT STD_LOGIC_VECTOR (0 downto 0);
    snn_reset : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    leak_rate_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    snn_ready : IN STD_LOGIC_VECTOR (0 downto 0);
    snn_busy : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of snn_top_hls is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "snn_top_hls_snn_top_hls,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.906000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=58184,HLS_SYN_LUT=56644,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (46 downto 0) := "00000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (46 downto 0) := "00000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (46 downto 0) := "00000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (46 downto 0) := "00000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (46 downto 0) := "00000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (46 downto 0) := "00000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (46 downto 0) := "00001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (46 downto 0) := "00010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (46 downto 0) := "00100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (46 downto 0) := "01000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (46 downto 0) := "10000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_20251205 : STD_LOGIC_VECTOR (31 downto 0) := "00100000001001010001001000000101";
    constant ap_const_lv144_lc_1 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv144_lc_2 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv144_lc_3 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000";
    constant ap_const_lv144_lc_4 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv144_lc_5 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal ctrl_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal config_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal learning_params : STD_LOGIC_VECTOR (143 downto 0);
    signal status_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal status_reg_ap_vld : STD_LOGIC;
    signal spike_count_reg_ap_vld : STD_LOGIC;
    signal weight_sum_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_sum_reg_ap_vld : STD_LOGIC;
    signal version_reg_ap_vld : STD_LOGIC;
    signal reward_signal : STD_LOGIC_VECTOR (7 downto 0);
    signal initialized : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal timestamp : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal spike_counter : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL15pre_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_0_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_0_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_1_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_1_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_2_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_2_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_3_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_3_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_4_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_4_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_5_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_5_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_6_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_6_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_spike_times_7_ce0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_7_we0 : STD_LOGIC;
    signal p_ZL15pre_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL15pre_spike_times_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_0_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_0_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_1_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_1_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_2_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_2_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_3_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_3_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_4_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_4_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_5_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_5_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_6_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_6_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_7_ce0 : STD_LOGIC;
    signal p_ZL16post_spike_times_7_we0 : STD_LOGIC;
    signal p_ZL16post_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL16post_spike_times_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL18eligibility_traces_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_0_ce0 : STD_LOGIC;
    signal p_ZL18eligibility_traces_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_0_ce1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_0_we1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_1_ce0 : STD_LOGIC;
    signal p_ZL18eligibility_traces_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_1_ce1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_1_we1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_2_ce0 : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_2_ce1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_we1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_3_ce0 : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL18eligibility_traces_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZL18eligibility_traces_3_ce1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_we1 : STD_LOGIC;
    signal p_ZL18eligibility_traces_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_4_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_4_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_5_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_5_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_6_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_6_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_7_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_7_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal read_row : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal read_col : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal s_axis_spikes_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln409_reg_2330 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_550_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_axis_spikes_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal spike_out_valid_read_reg_2112 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbwritereq_fu_588_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal m_axis_weights_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal weight_read_mode_reg_2297 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2380 : STD_LOGIC_VECTOR (0 downto 0);
    signal snn_busy_read_reg_2091 : STD_LOGIC_VECTOR (0 downto 0);
    signal snn_ready_read_reg_2096 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_out_weight_read_reg_2101 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_out_neuron_id_read_reg_2106 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_in_ready_read_reg_2116 : STD_LOGIC_VECTOR (0 downto 0);
    signal reward_signal_read_reg_2121 : STD_LOGIC_VECTOR (7 downto 0);
    signal learning_params_a_plus_fu_1582_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal learning_params_a_plus_reg_2223 : STD_LOGIC_VECTOR (15 downto 0);
    signal learning_params_a_minus_reg_2229 : STD_LOGIC_VECTOR (15 downto 0);
    signal learning_params_tau_plus_cast_reg_2235 : STD_LOGIC_VECTOR (7 downto 0);
    signal learning_params_tau_minus_cast_reg_2241 : STD_LOGIC_VECTOR (7 downto 0);
    signal learning_params_stdp_window_reg_2247 : STD_LOGIC_VECTOR (15 downto 0);
    signal learning_params_learning_rate_reg_2253 : STD_LOGIC_VECTOR (15 downto 0);
    signal learning_params_rstdp_enable_reg_2259 : STD_LOGIC_VECTOR (0 downto 0);
    signal learning_params_trace_decay_reg_2267 : STD_LOGIC_VECTOR (15 downto 0);
    signal enable_fu_1646_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_reg_2273 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_fu_1650_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_reg_2281 : STD_LOGIC_VECTOR (0 downto 0);
    signal clear_counters_reg_2286 : STD_LOGIC_VECTOR (0 downto 0);
    signal learning_enable_reg_2292 : STD_LOGIC_VECTOR (0 downto 0);
    signal apply_reward_reg_2301 : STD_LOGIC_VECTOR (0 downto 0);
    signal threshold_fu_1690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal threshold_reg_2306 : STD_LOGIC_VECTOR (15 downto 0);
    signal leak_rate_reg_2311 : STD_LOGIC_VECTOR (15 downto 0);
    signal initialized_load_reg_2316 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln357_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln357_reg_2326 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln409_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal or_ln389_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln389_fu_1741_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln389_reg_2340 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_id_fu_1752_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_id_reg_2351 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_reg_2357 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2362 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln462_fu_1791_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln462_reg_2371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal and_ln468_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln468_reg_2376 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_7_nbwritereq_fu_647_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal trunc_ln484_fu_1810_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln484_reg_2390 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_we0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_fu_1062_ap_start : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_ap_done : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_ap_idle : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_ap_ready : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_we0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_fu_1062_weight_update_fifo_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_process_pre_spike_fu_1062_weight_update_fifo_write : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_ap_start : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_ap_done : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_ap_idle : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_ap_ready : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_we0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_weight_update_fifo_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_process_post_spike_fu_1108_weight_update_fifo_write : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_ap_start : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_ap_done : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_ap_idle : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_ap_ready : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_weight_update_fifo_read : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce0 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_we1 : STD_LOGIC;
    signal grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_apply_reward_signal_fu_1188_ap_start : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_ap_done : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_ap_idle : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_ap_ready : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_we1 : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_ap_start : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_ap_done : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_ap_idle : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_ap_ready : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_weight_sum_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_weight_sum_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_weight_sum_2_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_weight_sum_2_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_weight_sum_4_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_weight_sum_4_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_weight_sum_6_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_weight_sum_6_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_weight_sum_8_out : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_weight_sum_8_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_weight_sum_10_out : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_weight_sum_10_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_weight_sum_12_out : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_weight_sum_12_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_weight_sum_14_out : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_weight_sum_14_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_weight_sum_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_weight_sum_16_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_weight_sum_18_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_weight_sum_18_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_weight_sum_20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_weight_sum_20_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_weight_sum_22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_weight_sum_22_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_weight_sum_24_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_weight_sum_24_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_weight_sum_26_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_weight_sum_26_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_weight_sum_28_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_weight_sum_28_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_weight_sum_31_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_weight_sum_31_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_ce0 : STD_LOGIC;
    signal timestamp_flag_0_reg_859 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op213_call_state3 : BOOLEAN;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal timestamp_loc_0_reg_873 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_loc_0_reg_885 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_in_valid_local_0_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op256_write_state5 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal ap_predicate_op236_call_state5 : BOOLEAN;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_predicate_op230_read_state4 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal spike_in_neuron_id_local_0_reg_913 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_in_weight_local_0_reg_929 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_counter_flag_2_reg_945 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln425_fu_1765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_spike_counter_new_2_phi_fu_961_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_new_2_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_loc_2_reg_971 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_read_col_new_0_phi_fu_987_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_predicate_op319_write_state15 : BOOLEAN;
    signal ap_block_state15 : BOOLEAN;
    signal tmp_11_fu_1938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln494_fu_1933_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg : STD_LOGIC := '0';
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal grp_process_pre_spike_fu_1062_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state4_ignore_call0 : BOOLEAN;
    signal weight_update_fifo_din : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_update_fifo_full_n : STD_LOGIC;
    signal weight_update_fifo_write : STD_LOGIC;
    signal grp_process_post_spike_fu_1108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_apply_weight_updates_fu_1154_ap_start_reg : STD_LOGIC := '0';
    signal weight_update_fifo_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_update_fifo_empty_n : STD_LOGIC;
    signal weight_update_fifo_read : STD_LOGIC;
    signal grp_apply_reward_signal_fu_1188_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_decay_eligibility_traces_fu_1218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state15_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal zext_ln484_2_fu_1832_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln506_fu_1995_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln506_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln497_fu_1964_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal snn_enable_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal snn_reset_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal threshold_out_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal leak_rate_out_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal spike_out_ready_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_1_nbreadreq_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_in_valid_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal spike_in_neuron_id_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal spike_in_weight_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal regslice_both_m_axis_spikes_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state47 : BOOLEAN;
    signal p_ZL13weight_memory_0_ce0_local : STD_LOGIC;
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal p_ZL13weight_memory_1_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_4_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_5_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_6_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_7_ce0_local : STD_LOGIC;
    signal xor_ln357_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln442_fu_1778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_fu_1814_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_1824_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1850_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1850_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln484_fu_1847_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln483_fu_1844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_pkt_data_fu_1889_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln487_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_1_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln484_1_fu_1924_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln493_fu_1927_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln483_1_fu_1921_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln496_fu_1946_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_1956_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln497_fu_1952_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln507_fu_1984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal status_fu_2002_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_predicate_op260_call_state7 : BOOLEAN;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_block_state9_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_data_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal s_axis_spikes_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_spikes_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_spikes_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_user_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_last_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_id_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_dest_V_U_ack_in : STD_LOGIC;
    signal m_axis_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal m_axis_spikes_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_vld_out : STD_LOGIC;
    signal m_axis_weights_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal m_axis_weights_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_weights_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_last_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_weights_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_m_axis_weights_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_439 : BOOLEAN;
    signal tmp_s_fu_1850_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1850_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_snn_top_hls_Pipeline_RESET_PRE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_0_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_1_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_2_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_3_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_4_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_5_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_6_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_7_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_process_pre_spike IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pre_id : IN STD_LOGIC_VECTOR (7 downto 0);
        current_time : IN STD_LOGIC_VECTOR (31 downto 0);
        params_a_plus_val : IN STD_LOGIC_VECTOR (15 downto 0);
        params_a_minus_val : IN STD_LOGIC_VECTOR (15 downto 0);
        params_tau_plus_val : IN STD_LOGIC_VECTOR (7 downto 0);
        params_tau_minus_val : IN STD_LOGIC_VECTOR (7 downto 0);
        params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_we0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_update_fifo_full_n : IN STD_LOGIC;
        weight_update_fifo_write : OUT STD_LOGIC );
    end component;


    component snn_top_hls_process_post_spike IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        post_id : IN STD_LOGIC_VECTOR (7 downto 0);
        current_time : IN STD_LOGIC_VECTOR (31 downto 0);
        params_a_plus_val : IN STD_LOGIC_VECTOR (15 downto 0);
        params_a_minus_val : IN STD_LOGIC_VECTOR (15 downto 0);
        params_tau_plus_val : IN STD_LOGIC_VECTOR (7 downto 0);
        params_tau_minus_val : IN STD_LOGIC_VECTOR (7 downto 0);
        params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL16post_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_0_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_1_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_2_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_3_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_4_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_5_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_6_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL16post_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_7_we0 : OUT STD_LOGIC;
        p_ZL16post_spike_times_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_update_fifo_full_n : IN STD_LOGIC;
        weight_update_fifo_write : OUT STD_LOGIC );
    end component;


    component snn_top_hls_apply_weight_updates IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        params_learning_rate_val : IN STD_LOGIC_VECTOR (15 downto 0);
        params_rstdp_enable_val : IN STD_LOGIC_VECTOR (0 downto 0);
        params_trace_decay_val : IN STD_LOGIC_VECTOR (15 downto 0);
        reward_signal : IN STD_LOGIC_VECTOR (7 downto 0);
        weight_update_fifo_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        weight_update_fifo_empty_n : IN STD_LOGIC;
        weight_update_fifo_read : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL18eligibility_traces_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_apply_reward_signal IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reward_signal : IN STD_LOGIC_VECTOR (7 downto 0);
        params_learning_rate_val : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_decay_eligibility_traces IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        params_trace_decay_val : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_0_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_1_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_2_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce0 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL18eligibility_traces_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZL18eligibility_traces_3_ce1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_we1 : OUT STD_LOGIC;
        p_ZL18eligibility_traces_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_sum_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln529 : IN STD_LOGIC_VECTOR (11 downto 0);
        weight_sum_2_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        weight_sum_2_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln529_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        weight_sum_4_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        weight_sum_4_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_4_reload : IN STD_LOGIC_VECTOR (13 downto 0);
        weight_sum_6_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        weight_sum_6_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln529_2 : IN STD_LOGIC_VECTOR (13 downto 0);
        weight_sum_8_out : OUT STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_8_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_8_reload : IN STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_10_out : OUT STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_10_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_10_reload : IN STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_12_out : OUT STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_12_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_12_reload : IN STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_14_out : OUT STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_14_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln529_3 : IN STD_LOGIC_VECTOR (14 downto 0);
        weight_sum_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_16_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_16_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_18_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_110 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_18_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_20_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_111 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_20_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_22_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_112 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_22_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_24_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_113 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_24_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_26_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_114 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_26_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_28_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_115 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_28_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_sum_31_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_4_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_5_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_6_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_7_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_sparsemux_17_3_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_fifo_w64_d64_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component snn_top_hls_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ctrl_reg : OUT STD_LOGIC_VECTOR (31 downto 0);
        config_reg : OUT STD_LOGIC_VECTOR (31 downto 0);
        learning_params : OUT STD_LOGIC_VECTOR (143 downto 0);
        status_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        status_reg_ap_vld : IN STD_LOGIC;
        spike_count_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        spike_count_reg_ap_vld : IN STD_LOGIC;
        weight_sum_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_sum_reg_ap_vld : IN STD_LOGIC;
        version_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        version_reg_ap_vld : IN STD_LOGIC;
        reward_signal : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component snn_top_hls_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    p_ZL15pre_spike_times_0_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_0_address0,
        ce0 => p_ZL15pre_spike_times_0_ce0,
        we0 => p_ZL15pre_spike_times_0_we0,
        d0 => p_ZL15pre_spike_times_0_d0,
        q0 => p_ZL15pre_spike_times_0_q0);

    p_ZL15pre_spike_times_1_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_1_address0,
        ce0 => p_ZL15pre_spike_times_1_ce0,
        we0 => p_ZL15pre_spike_times_1_we0,
        d0 => p_ZL15pre_spike_times_1_d0,
        q0 => p_ZL15pre_spike_times_1_q0);

    p_ZL15pre_spike_times_2_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_2_address0,
        ce0 => p_ZL15pre_spike_times_2_ce0,
        we0 => p_ZL15pre_spike_times_2_we0,
        d0 => p_ZL15pre_spike_times_2_d0,
        q0 => p_ZL15pre_spike_times_2_q0);

    p_ZL15pre_spike_times_3_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_3_address0,
        ce0 => p_ZL15pre_spike_times_3_ce0,
        we0 => p_ZL15pre_spike_times_3_we0,
        d0 => p_ZL15pre_spike_times_3_d0,
        q0 => p_ZL15pre_spike_times_3_q0);

    p_ZL15pre_spike_times_4_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_4_address0,
        ce0 => p_ZL15pre_spike_times_4_ce0,
        we0 => p_ZL15pre_spike_times_4_we0,
        d0 => p_ZL15pre_spike_times_4_d0,
        q0 => p_ZL15pre_spike_times_4_q0);

    p_ZL15pre_spike_times_5_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_5_address0,
        ce0 => p_ZL15pre_spike_times_5_ce0,
        we0 => p_ZL15pre_spike_times_5_we0,
        d0 => p_ZL15pre_spike_times_5_d0,
        q0 => p_ZL15pre_spike_times_5_q0);

    p_ZL15pre_spike_times_6_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_6_address0,
        ce0 => p_ZL15pre_spike_times_6_ce0,
        we0 => p_ZL15pre_spike_times_6_we0,
        d0 => p_ZL15pre_spike_times_6_d0,
        q0 => p_ZL15pre_spike_times_6_q0);

    p_ZL15pre_spike_times_7_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_spike_times_7_address0,
        ce0 => p_ZL15pre_spike_times_7_ce0,
        we0 => p_ZL15pre_spike_times_7_we0,
        d0 => p_ZL15pre_spike_times_7_d0,
        q0 => p_ZL15pre_spike_times_7_q0);

    p_ZL16post_spike_times_0_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_0_address0,
        ce0 => p_ZL16post_spike_times_0_ce0,
        we0 => p_ZL16post_spike_times_0_we0,
        d0 => p_ZL16post_spike_times_0_d0,
        q0 => p_ZL16post_spike_times_0_q0);

    p_ZL16post_spike_times_1_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_1_address0,
        ce0 => p_ZL16post_spike_times_1_ce0,
        we0 => p_ZL16post_spike_times_1_we0,
        d0 => p_ZL16post_spike_times_1_d0,
        q0 => p_ZL16post_spike_times_1_q0);

    p_ZL16post_spike_times_2_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_2_address0,
        ce0 => p_ZL16post_spike_times_2_ce0,
        we0 => p_ZL16post_spike_times_2_we0,
        d0 => p_ZL16post_spike_times_2_d0,
        q0 => p_ZL16post_spike_times_2_q0);

    p_ZL16post_spike_times_3_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_3_address0,
        ce0 => p_ZL16post_spike_times_3_ce0,
        we0 => p_ZL16post_spike_times_3_we0,
        d0 => p_ZL16post_spike_times_3_d0,
        q0 => p_ZL16post_spike_times_3_q0);

    p_ZL16post_spike_times_4_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_4_address0,
        ce0 => p_ZL16post_spike_times_4_ce0,
        we0 => p_ZL16post_spike_times_4_we0,
        d0 => p_ZL16post_spike_times_4_d0,
        q0 => p_ZL16post_spike_times_4_q0);

    p_ZL16post_spike_times_5_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_5_address0,
        ce0 => p_ZL16post_spike_times_5_ce0,
        we0 => p_ZL16post_spike_times_5_we0,
        d0 => p_ZL16post_spike_times_5_d0,
        q0 => p_ZL16post_spike_times_5_q0);

    p_ZL16post_spike_times_6_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_6_address0,
        ce0 => p_ZL16post_spike_times_6_ce0,
        we0 => p_ZL16post_spike_times_6_we0,
        d0 => p_ZL16post_spike_times_6_d0,
        q0 => p_ZL16post_spike_times_6_q0);

    p_ZL16post_spike_times_7_U : component snn_top_hls_p_ZL15pre_spike_times_0_RAM_1P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_spike_times_7_address0,
        ce0 => p_ZL16post_spike_times_7_ce0,
        we0 => p_ZL16post_spike_times_7_we0,
        d0 => p_ZL16post_spike_times_7_d0,
        q0 => p_ZL16post_spike_times_7_q0);

    p_ZL18eligibility_traces_0_U : component snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL18eligibility_traces_0_address0,
        ce0 => p_ZL18eligibility_traces_0_ce0,
        q0 => p_ZL18eligibility_traces_0_q0,
        address1 => p_ZL18eligibility_traces_0_address1,
        ce1 => p_ZL18eligibility_traces_0_ce1,
        we1 => p_ZL18eligibility_traces_0_we1,
        d1 => p_ZL18eligibility_traces_0_d1);

    p_ZL18eligibility_traces_1_U : component snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL18eligibility_traces_1_address0,
        ce0 => p_ZL18eligibility_traces_1_ce0,
        q0 => p_ZL18eligibility_traces_1_q0,
        address1 => p_ZL18eligibility_traces_1_address1,
        ce1 => p_ZL18eligibility_traces_1_ce1,
        we1 => p_ZL18eligibility_traces_1_we1,
        d1 => p_ZL18eligibility_traces_1_d1);

    p_ZL18eligibility_traces_2_U : component snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL18eligibility_traces_2_address0,
        ce0 => p_ZL18eligibility_traces_2_ce0,
        q0 => p_ZL18eligibility_traces_2_q0,
        address1 => p_ZL18eligibility_traces_2_address1,
        ce1 => p_ZL18eligibility_traces_2_ce1,
        we1 => p_ZL18eligibility_traces_2_we1,
        d1 => p_ZL18eligibility_traces_2_d1);

    p_ZL18eligibility_traces_3_U : component snn_top_hls_p_ZL18eligibility_traces_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL18eligibility_traces_3_address0,
        ce0 => p_ZL18eligibility_traces_3_ce0,
        q0 => p_ZL18eligibility_traces_3_q0,
        address1 => p_ZL18eligibility_traces_3_address1,
        ce1 => p_ZL18eligibility_traces_3_ce1,
        we1 => p_ZL18eligibility_traces_3_we1,
        d1 => p_ZL18eligibility_traces_3_d1);

    p_ZL13weight_memory_0_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_0_address0,
        ce0 => p_ZL13weight_memory_0_ce0,
        q0 => p_ZL13weight_memory_0_q0,
        address1 => p_ZL13weight_memory_0_address1,
        ce1 => p_ZL13weight_memory_0_ce1,
        we1 => p_ZL13weight_memory_0_we1,
        d1 => p_ZL13weight_memory_0_d1);

    p_ZL13weight_memory_1_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_1_address0,
        ce0 => p_ZL13weight_memory_1_ce0,
        q0 => p_ZL13weight_memory_1_q0,
        address1 => p_ZL13weight_memory_1_address1,
        ce1 => p_ZL13weight_memory_1_ce1,
        we1 => p_ZL13weight_memory_1_we1,
        d1 => p_ZL13weight_memory_1_d1);

    p_ZL13weight_memory_2_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_2_address0,
        ce0 => p_ZL13weight_memory_2_ce0,
        q0 => p_ZL13weight_memory_2_q0,
        address1 => p_ZL13weight_memory_2_address1,
        ce1 => p_ZL13weight_memory_2_ce1,
        we1 => p_ZL13weight_memory_2_we1,
        d1 => p_ZL13weight_memory_2_d1);

    p_ZL13weight_memory_3_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_3_address0,
        ce0 => p_ZL13weight_memory_3_ce0,
        q0 => p_ZL13weight_memory_3_q0,
        address1 => p_ZL13weight_memory_3_address1,
        ce1 => p_ZL13weight_memory_3_ce1,
        we1 => p_ZL13weight_memory_3_we1,
        d1 => p_ZL13weight_memory_3_d1);

    p_ZL13weight_memory_4_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_4_address0,
        ce0 => p_ZL13weight_memory_4_ce0,
        q0 => p_ZL13weight_memory_4_q0,
        address1 => p_ZL13weight_memory_4_address1,
        ce1 => p_ZL13weight_memory_4_ce1,
        we1 => p_ZL13weight_memory_4_we1,
        d1 => p_ZL13weight_memory_4_d1);

    p_ZL13weight_memory_5_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_5_address0,
        ce0 => p_ZL13weight_memory_5_ce0,
        q0 => p_ZL13weight_memory_5_q0,
        address1 => p_ZL13weight_memory_5_address1,
        ce1 => p_ZL13weight_memory_5_ce1,
        we1 => p_ZL13weight_memory_5_we1,
        d1 => p_ZL13weight_memory_5_d1);

    p_ZL13weight_memory_6_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_6_address0,
        ce0 => p_ZL13weight_memory_6_ce0,
        q0 => p_ZL13weight_memory_6_q0,
        address1 => p_ZL13weight_memory_6_address1,
        ce1 => p_ZL13weight_memory_6_ce1,
        we1 => p_ZL13weight_memory_6_we1,
        d1 => p_ZL13weight_memory_6_d1);

    p_ZL13weight_memory_7_U : component snn_top_hls_p_ZL13weight_memory_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_7_address0,
        ce0 => p_ZL13weight_memory_7_ce0,
        q0 => p_ZL13weight_memory_7_q0,
        address1 => p_ZL13weight_memory_7_address1,
        ce1 => p_ZL13weight_memory_7_ce1,
        we1 => p_ZL13weight_memory_7_we1,
        d1 => p_ZL13weight_memory_7_d1);

    grp_snn_top_hls_Pipeline_RESET_PRE_fu_994 : component snn_top_hls_snn_top_hls_Pipeline_RESET_PRE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_ready,
        p_ZL15pre_spike_times_0_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_address0,
        p_ZL15pre_spike_times_0_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_ce0,
        p_ZL15pre_spike_times_0_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_we0,
        p_ZL15pre_spike_times_0_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_d0,
        p_ZL15pre_spike_times_1_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_address0,
        p_ZL15pre_spike_times_1_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_ce0,
        p_ZL15pre_spike_times_1_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_we0,
        p_ZL15pre_spike_times_1_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_d0,
        p_ZL15pre_spike_times_2_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_address0,
        p_ZL15pre_spike_times_2_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_ce0,
        p_ZL15pre_spike_times_2_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_we0,
        p_ZL15pre_spike_times_2_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_d0,
        p_ZL15pre_spike_times_3_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_address0,
        p_ZL15pre_spike_times_3_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_ce0,
        p_ZL15pre_spike_times_3_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_we0,
        p_ZL15pre_spike_times_3_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_d0,
        p_ZL15pre_spike_times_4_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_address0,
        p_ZL15pre_spike_times_4_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_ce0,
        p_ZL15pre_spike_times_4_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_we0,
        p_ZL15pre_spike_times_4_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_d0,
        p_ZL15pre_spike_times_5_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_address0,
        p_ZL15pre_spike_times_5_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_ce0,
        p_ZL15pre_spike_times_5_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_we0,
        p_ZL15pre_spike_times_5_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_d0,
        p_ZL15pre_spike_times_6_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_address0,
        p_ZL15pre_spike_times_6_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_ce0,
        p_ZL15pre_spike_times_6_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_we0,
        p_ZL15pre_spike_times_6_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_d0,
        p_ZL15pre_spike_times_7_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_address0,
        p_ZL15pre_spike_times_7_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_ce0,
        p_ZL15pre_spike_times_7_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_we0,
        p_ZL15pre_spike_times_7_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_d0,
        p_ZL16post_spike_times_0_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_address0,
        p_ZL16post_spike_times_0_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_ce0,
        p_ZL16post_spike_times_0_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_we0,
        p_ZL16post_spike_times_0_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_d0,
        p_ZL16post_spike_times_1_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_address0,
        p_ZL16post_spike_times_1_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_ce0,
        p_ZL16post_spike_times_1_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_we0,
        p_ZL16post_spike_times_1_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_d0,
        p_ZL16post_spike_times_2_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_address0,
        p_ZL16post_spike_times_2_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_ce0,
        p_ZL16post_spike_times_2_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_we0,
        p_ZL16post_spike_times_2_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_d0,
        p_ZL16post_spike_times_3_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_address0,
        p_ZL16post_spike_times_3_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_ce0,
        p_ZL16post_spike_times_3_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_we0,
        p_ZL16post_spike_times_3_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_d0,
        p_ZL16post_spike_times_4_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_address0,
        p_ZL16post_spike_times_4_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_ce0,
        p_ZL16post_spike_times_4_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_we0,
        p_ZL16post_spike_times_4_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_d0,
        p_ZL16post_spike_times_5_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_address0,
        p_ZL16post_spike_times_5_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_ce0,
        p_ZL16post_spike_times_5_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_we0,
        p_ZL16post_spike_times_5_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_d0,
        p_ZL16post_spike_times_6_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_address0,
        p_ZL16post_spike_times_6_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_ce0,
        p_ZL16post_spike_times_6_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_we0,
        p_ZL16post_spike_times_6_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_d0,
        p_ZL16post_spike_times_7_address0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_address0,
        p_ZL16post_spike_times_7_ce0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_ce0,
        p_ZL16post_spike_times_7_we0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_we0,
        p_ZL16post_spike_times_7_d0 => grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_d0);

    grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030 : component snn_top_hls_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_ready,
        p_ZL18eligibility_traces_0_address1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_address1,
        p_ZL18eligibility_traces_0_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_ce1,
        p_ZL18eligibility_traces_0_we1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_we1,
        p_ZL18eligibility_traces_0_d1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_d1,
        p_ZL18eligibility_traces_1_address1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_address1,
        p_ZL18eligibility_traces_1_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_ce1,
        p_ZL18eligibility_traces_1_we1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_we1,
        p_ZL18eligibility_traces_1_d1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_d1,
        p_ZL18eligibility_traces_2_address1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_address1,
        p_ZL18eligibility_traces_2_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_ce1,
        p_ZL18eligibility_traces_2_we1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_we1,
        p_ZL18eligibility_traces_2_d1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_d1,
        p_ZL18eligibility_traces_3_address1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_address1,
        p_ZL18eligibility_traces_3_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_ce1,
        p_ZL18eligibility_traces_3_we1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_we1,
        p_ZL18eligibility_traces_3_d1 => grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_d1);

    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042 : component snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_ready,
        p_ZL13weight_memory_0_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_address1,
        p_ZL13weight_memory_0_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_ce1,
        p_ZL13weight_memory_0_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_we1,
        p_ZL13weight_memory_0_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_d1,
        p_ZL13weight_memory_1_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_address1,
        p_ZL13weight_memory_1_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_ce1,
        p_ZL13weight_memory_1_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_we1,
        p_ZL13weight_memory_1_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_d1,
        p_ZL13weight_memory_2_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_address1,
        p_ZL13weight_memory_2_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_ce1,
        p_ZL13weight_memory_2_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_we1,
        p_ZL13weight_memory_2_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_d1,
        p_ZL13weight_memory_3_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_address1,
        p_ZL13weight_memory_3_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_ce1,
        p_ZL13weight_memory_3_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_we1,
        p_ZL13weight_memory_3_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_d1,
        p_ZL13weight_memory_4_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_address1,
        p_ZL13weight_memory_4_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_ce1,
        p_ZL13weight_memory_4_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_we1,
        p_ZL13weight_memory_4_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_d1,
        p_ZL13weight_memory_5_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_address1,
        p_ZL13weight_memory_5_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_ce1,
        p_ZL13weight_memory_5_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_we1,
        p_ZL13weight_memory_5_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_d1,
        p_ZL13weight_memory_6_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_address1,
        p_ZL13weight_memory_6_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_ce1,
        p_ZL13weight_memory_6_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_we1,
        p_ZL13weight_memory_6_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_d1,
        p_ZL13weight_memory_7_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_address1,
        p_ZL13weight_memory_7_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_ce1,
        p_ZL13weight_memory_7_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_we1,
        p_ZL13weight_memory_7_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_d1);

    grp_process_pre_spike_fu_1062 : component snn_top_hls_process_pre_spike
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_pre_spike_fu_1062_ap_start,
        ap_done => grp_process_pre_spike_fu_1062_ap_done,
        ap_idle => grp_process_pre_spike_fu_1062_ap_idle,
        ap_ready => grp_process_pre_spike_fu_1062_ap_ready,
        pre_id => pre_id_reg_2351,
        current_time => timestamp_loc_0_reg_873,
        params_a_plus_val => learning_params_a_plus_reg_2223,
        params_a_minus_val => learning_params_a_minus_reg_2229,
        params_tau_plus_val => learning_params_tau_plus_cast_reg_2235,
        params_tau_minus_val => learning_params_tau_minus_cast_reg_2241,
        params_stdp_window_val => learning_params_stdp_window_reg_2247,
        p_ZL15pre_spike_times_0_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_address0,
        p_ZL15pre_spike_times_0_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_ce0,
        p_ZL15pre_spike_times_0_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_we0,
        p_ZL15pre_spike_times_0_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_d0,
        p_ZL15pre_spike_times_1_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_address0,
        p_ZL15pre_spike_times_1_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_ce0,
        p_ZL15pre_spike_times_1_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_we0,
        p_ZL15pre_spike_times_1_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_d0,
        p_ZL15pre_spike_times_2_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_address0,
        p_ZL15pre_spike_times_2_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_ce0,
        p_ZL15pre_spike_times_2_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_we0,
        p_ZL15pre_spike_times_2_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_d0,
        p_ZL15pre_spike_times_3_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_address0,
        p_ZL15pre_spike_times_3_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_ce0,
        p_ZL15pre_spike_times_3_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_we0,
        p_ZL15pre_spike_times_3_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_d0,
        p_ZL15pre_spike_times_4_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_address0,
        p_ZL15pre_spike_times_4_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_ce0,
        p_ZL15pre_spike_times_4_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_we0,
        p_ZL15pre_spike_times_4_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_d0,
        p_ZL15pre_spike_times_5_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_address0,
        p_ZL15pre_spike_times_5_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_ce0,
        p_ZL15pre_spike_times_5_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_we0,
        p_ZL15pre_spike_times_5_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_d0,
        p_ZL15pre_spike_times_6_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_address0,
        p_ZL15pre_spike_times_6_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_ce0,
        p_ZL15pre_spike_times_6_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_we0,
        p_ZL15pre_spike_times_6_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_d0,
        p_ZL15pre_spike_times_7_address0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_address0,
        p_ZL15pre_spike_times_7_ce0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_ce0,
        p_ZL15pre_spike_times_7_we0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_we0,
        p_ZL15pre_spike_times_7_d0 => grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_d0,
        p_ZL16post_spike_times_7_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_address0,
        p_ZL16post_spike_times_7_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_ce0,
        p_ZL16post_spike_times_7_q0 => p_ZL16post_spike_times_7_q0,
        p_ZL16post_spike_times_6_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_address0,
        p_ZL16post_spike_times_6_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_ce0,
        p_ZL16post_spike_times_6_q0 => p_ZL16post_spike_times_6_q0,
        p_ZL16post_spike_times_5_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_address0,
        p_ZL16post_spike_times_5_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_ce0,
        p_ZL16post_spike_times_5_q0 => p_ZL16post_spike_times_5_q0,
        p_ZL16post_spike_times_4_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_address0,
        p_ZL16post_spike_times_4_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_ce0,
        p_ZL16post_spike_times_4_q0 => p_ZL16post_spike_times_4_q0,
        p_ZL16post_spike_times_3_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_address0,
        p_ZL16post_spike_times_3_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_ce0,
        p_ZL16post_spike_times_3_q0 => p_ZL16post_spike_times_3_q0,
        p_ZL16post_spike_times_2_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_address0,
        p_ZL16post_spike_times_2_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_ce0,
        p_ZL16post_spike_times_2_q0 => p_ZL16post_spike_times_2_q0,
        p_ZL16post_spike_times_1_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_address0,
        p_ZL16post_spike_times_1_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_ce0,
        p_ZL16post_spike_times_1_q0 => p_ZL16post_spike_times_1_q0,
        p_ZL16post_spike_times_0_address0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_address0,
        p_ZL16post_spike_times_0_ce0 => grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_ce0,
        p_ZL16post_spike_times_0_q0 => p_ZL16post_spike_times_0_q0,
        weight_update_fifo_din => grp_process_pre_spike_fu_1062_weight_update_fifo_din,
        weight_update_fifo_full_n => weight_update_fifo_full_n,
        weight_update_fifo_write => grp_process_pre_spike_fu_1062_weight_update_fifo_write);

    grp_process_post_spike_fu_1108 : component snn_top_hls_process_post_spike
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_post_spike_fu_1108_ap_start,
        ap_done => grp_process_post_spike_fu_1108_ap_done,
        ap_idle => grp_process_post_spike_fu_1108_ap_idle,
        ap_ready => grp_process_post_spike_fu_1108_ap_ready,
        post_id => spike_out_neuron_id_read_reg_2106,
        current_time => timestamp_loc_0_reg_873,
        params_a_plus_val => learning_params_a_plus_reg_2223,
        params_a_minus_val => learning_params_a_minus_reg_2229,
        params_tau_plus_val => learning_params_tau_plus_cast_reg_2235,
        params_tau_minus_val => learning_params_tau_minus_cast_reg_2241,
        params_stdp_window_val => learning_params_stdp_window_reg_2247,
        p_ZL16post_spike_times_0_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_address0,
        p_ZL16post_spike_times_0_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_ce0,
        p_ZL16post_spike_times_0_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_we0,
        p_ZL16post_spike_times_0_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_d0,
        p_ZL16post_spike_times_1_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_address0,
        p_ZL16post_spike_times_1_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_ce0,
        p_ZL16post_spike_times_1_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_we0,
        p_ZL16post_spike_times_1_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_d0,
        p_ZL16post_spike_times_2_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_address0,
        p_ZL16post_spike_times_2_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_ce0,
        p_ZL16post_spike_times_2_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_we0,
        p_ZL16post_spike_times_2_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_d0,
        p_ZL16post_spike_times_3_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_address0,
        p_ZL16post_spike_times_3_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_ce0,
        p_ZL16post_spike_times_3_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_we0,
        p_ZL16post_spike_times_3_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_d0,
        p_ZL16post_spike_times_4_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_address0,
        p_ZL16post_spike_times_4_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_ce0,
        p_ZL16post_spike_times_4_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_we0,
        p_ZL16post_spike_times_4_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_d0,
        p_ZL16post_spike_times_5_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_address0,
        p_ZL16post_spike_times_5_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_ce0,
        p_ZL16post_spike_times_5_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_we0,
        p_ZL16post_spike_times_5_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_d0,
        p_ZL16post_spike_times_6_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_address0,
        p_ZL16post_spike_times_6_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_ce0,
        p_ZL16post_spike_times_6_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_we0,
        p_ZL16post_spike_times_6_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_d0,
        p_ZL16post_spike_times_7_address0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_address0,
        p_ZL16post_spike_times_7_ce0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_ce0,
        p_ZL16post_spike_times_7_we0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_we0,
        p_ZL16post_spike_times_7_d0 => grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_d0,
        p_ZL15pre_spike_times_7_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_address0,
        p_ZL15pre_spike_times_7_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_ce0,
        p_ZL15pre_spike_times_7_q0 => p_ZL15pre_spike_times_7_q0,
        p_ZL15pre_spike_times_6_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_address0,
        p_ZL15pre_spike_times_6_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_ce0,
        p_ZL15pre_spike_times_6_q0 => p_ZL15pre_spike_times_6_q0,
        p_ZL15pre_spike_times_5_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_address0,
        p_ZL15pre_spike_times_5_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_ce0,
        p_ZL15pre_spike_times_5_q0 => p_ZL15pre_spike_times_5_q0,
        p_ZL15pre_spike_times_4_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_address0,
        p_ZL15pre_spike_times_4_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_ce0,
        p_ZL15pre_spike_times_4_q0 => p_ZL15pre_spike_times_4_q0,
        p_ZL15pre_spike_times_3_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_address0,
        p_ZL15pre_spike_times_3_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_ce0,
        p_ZL15pre_spike_times_3_q0 => p_ZL15pre_spike_times_3_q0,
        p_ZL15pre_spike_times_2_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_address0,
        p_ZL15pre_spike_times_2_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_ce0,
        p_ZL15pre_spike_times_2_q0 => p_ZL15pre_spike_times_2_q0,
        p_ZL15pre_spike_times_1_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_address0,
        p_ZL15pre_spike_times_1_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_ce0,
        p_ZL15pre_spike_times_1_q0 => p_ZL15pre_spike_times_1_q0,
        p_ZL15pre_spike_times_0_address0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_address0,
        p_ZL15pre_spike_times_0_ce0 => grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_ce0,
        p_ZL15pre_spike_times_0_q0 => p_ZL15pre_spike_times_0_q0,
        weight_update_fifo_din => grp_process_post_spike_fu_1108_weight_update_fifo_din,
        weight_update_fifo_full_n => weight_update_fifo_full_n,
        weight_update_fifo_write => grp_process_post_spike_fu_1108_weight_update_fifo_write);

    grp_apply_weight_updates_fu_1154 : component snn_top_hls_apply_weight_updates
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_weight_updates_fu_1154_ap_start,
        ap_done => grp_apply_weight_updates_fu_1154_ap_done,
        ap_idle => grp_apply_weight_updates_fu_1154_ap_idle,
        ap_ready => grp_apply_weight_updates_fu_1154_ap_ready,
        params_learning_rate_val => learning_params_learning_rate_reg_2253,
        params_rstdp_enable_val => learning_params_rstdp_enable_reg_2259,
        params_trace_decay_val => learning_params_trace_decay_reg_2267,
        reward_signal => select_ln462_reg_2371,
        weight_update_fifo_dout => weight_update_fifo_dout,
        weight_update_fifo_empty_n => weight_update_fifo_empty_n,
        weight_update_fifo_read => grp_apply_weight_updates_fu_1154_weight_update_fifo_read,
        p_ZL13weight_memory_0_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_0_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address1,
        p_ZL13weight_memory_0_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce1,
        p_ZL13weight_memory_0_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_we1,
        p_ZL13weight_memory_0_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_d1,
        p_ZL13weight_memory_1_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_1_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address1,
        p_ZL13weight_memory_1_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce1,
        p_ZL13weight_memory_1_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_we1,
        p_ZL13weight_memory_1_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_d1,
        p_ZL13weight_memory_2_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_2_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address1,
        p_ZL13weight_memory_2_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce1,
        p_ZL13weight_memory_2_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_we1,
        p_ZL13weight_memory_2_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_d1,
        p_ZL13weight_memory_3_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_3_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address1,
        p_ZL13weight_memory_3_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce1,
        p_ZL13weight_memory_3_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_we1,
        p_ZL13weight_memory_3_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_d1,
        p_ZL13weight_memory_4_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_4_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address1,
        p_ZL13weight_memory_4_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce1,
        p_ZL13weight_memory_4_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_we1,
        p_ZL13weight_memory_4_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_d1,
        p_ZL13weight_memory_5_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_5_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address1,
        p_ZL13weight_memory_5_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce1,
        p_ZL13weight_memory_5_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_we1,
        p_ZL13weight_memory_5_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_d1,
        p_ZL13weight_memory_6_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_6_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address1,
        p_ZL13weight_memory_6_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce1,
        p_ZL13weight_memory_6_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_we1,
        p_ZL13weight_memory_6_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_d1,
        p_ZL13weight_memory_7_address0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0,
        p_ZL13weight_memory_7_address1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address1,
        p_ZL13weight_memory_7_ce1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce1,
        p_ZL13weight_memory_7_we1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_we1,
        p_ZL13weight_memory_7_d1 => grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_d1,
        p_ZL18eligibility_traces_0_address0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address0,
        p_ZL18eligibility_traces_0_ce0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce0,
        p_ZL18eligibility_traces_0_q0 => p_ZL18eligibility_traces_0_q0,
        p_ZL18eligibility_traces_0_address1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address1,
        p_ZL18eligibility_traces_0_ce1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce1,
        p_ZL18eligibility_traces_0_we1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_we1,
        p_ZL18eligibility_traces_0_d1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_d1,
        p_ZL18eligibility_traces_1_address0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address0,
        p_ZL18eligibility_traces_1_ce0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce0,
        p_ZL18eligibility_traces_1_q0 => p_ZL18eligibility_traces_1_q0,
        p_ZL18eligibility_traces_1_address1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address1,
        p_ZL18eligibility_traces_1_ce1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce1,
        p_ZL18eligibility_traces_1_we1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_we1,
        p_ZL18eligibility_traces_1_d1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_d1,
        p_ZL18eligibility_traces_2_address0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address0,
        p_ZL18eligibility_traces_2_ce0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce0,
        p_ZL18eligibility_traces_2_q0 => p_ZL18eligibility_traces_2_q0,
        p_ZL18eligibility_traces_2_address1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address1,
        p_ZL18eligibility_traces_2_ce1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce1,
        p_ZL18eligibility_traces_2_we1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_we1,
        p_ZL18eligibility_traces_2_d1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_d1,
        p_ZL18eligibility_traces_3_address0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address0,
        p_ZL18eligibility_traces_3_ce0 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce0,
        p_ZL18eligibility_traces_3_q0 => p_ZL18eligibility_traces_3_q0,
        p_ZL18eligibility_traces_3_address1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address1,
        p_ZL18eligibility_traces_3_ce1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce1,
        p_ZL18eligibility_traces_3_we1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_we1,
        p_ZL18eligibility_traces_3_d1 => grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_d1);

    grp_apply_reward_signal_fu_1188 : component snn_top_hls_apply_reward_signal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_reward_signal_fu_1188_ap_start,
        ap_done => grp_apply_reward_signal_fu_1188_ap_done,
        ap_idle => grp_apply_reward_signal_fu_1188_ap_idle,
        ap_ready => grp_apply_reward_signal_fu_1188_ap_ready,
        reward_signal => reward_signal_read_reg_2121,
        params_learning_rate_val => learning_params_learning_rate_reg_2253,
        p_ZL18eligibility_traces_0_address0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_address0,
        p_ZL18eligibility_traces_0_ce0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_ce0,
        p_ZL18eligibility_traces_0_q0 => p_ZL18eligibility_traces_0_q0,
        p_ZL18eligibility_traces_1_address0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_address0,
        p_ZL18eligibility_traces_1_ce0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_ce0,
        p_ZL18eligibility_traces_1_q0 => p_ZL18eligibility_traces_1_q0,
        p_ZL18eligibility_traces_2_address0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_address0,
        p_ZL18eligibility_traces_2_ce0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_ce0,
        p_ZL18eligibility_traces_2_q0 => p_ZL18eligibility_traces_2_q0,
        p_ZL18eligibility_traces_3_address0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_address0,
        p_ZL18eligibility_traces_3_ce0 => grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_ce0,
        p_ZL18eligibility_traces_3_q0 => p_ZL18eligibility_traces_3_q0,
        p_ZL13weight_memory_0_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_0_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address1,
        p_ZL13weight_memory_0_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce1,
        p_ZL13weight_memory_0_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_we1,
        p_ZL13weight_memory_0_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_d1,
        p_ZL13weight_memory_1_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_1_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address1,
        p_ZL13weight_memory_1_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce1,
        p_ZL13weight_memory_1_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_we1,
        p_ZL13weight_memory_1_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_d1,
        p_ZL13weight_memory_2_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_2_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address1,
        p_ZL13weight_memory_2_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce1,
        p_ZL13weight_memory_2_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_we1,
        p_ZL13weight_memory_2_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_d1,
        p_ZL13weight_memory_3_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_3_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address1,
        p_ZL13weight_memory_3_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce1,
        p_ZL13weight_memory_3_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_we1,
        p_ZL13weight_memory_3_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_d1,
        p_ZL13weight_memory_4_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_4_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address1,
        p_ZL13weight_memory_4_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce1,
        p_ZL13weight_memory_4_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_we1,
        p_ZL13weight_memory_4_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_d1,
        p_ZL13weight_memory_5_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_5_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address1,
        p_ZL13weight_memory_5_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce1,
        p_ZL13weight_memory_5_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_we1,
        p_ZL13weight_memory_5_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_d1,
        p_ZL13weight_memory_6_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_6_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address1,
        p_ZL13weight_memory_6_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce1,
        p_ZL13weight_memory_6_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_we1,
        p_ZL13weight_memory_6_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_d1,
        p_ZL13weight_memory_7_address0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0,
        p_ZL13weight_memory_7_address1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address1,
        p_ZL13weight_memory_7_ce1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce1,
        p_ZL13weight_memory_7_we1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_we1,
        p_ZL13weight_memory_7_d1 => grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_d1);

    grp_decay_eligibility_traces_fu_1218 : component snn_top_hls_decay_eligibility_traces
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_decay_eligibility_traces_fu_1218_ap_start,
        ap_done => grp_decay_eligibility_traces_fu_1218_ap_done,
        ap_idle => grp_decay_eligibility_traces_fu_1218_ap_idle,
        ap_ready => grp_decay_eligibility_traces_fu_1218_ap_ready,
        params_trace_decay_val => learning_params_trace_decay_reg_2267,
        p_ZL18eligibility_traces_0_address0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address0,
        p_ZL18eligibility_traces_0_ce0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce0,
        p_ZL18eligibility_traces_0_q0 => p_ZL18eligibility_traces_0_q0,
        p_ZL18eligibility_traces_0_address1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address1,
        p_ZL18eligibility_traces_0_ce1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce1,
        p_ZL18eligibility_traces_0_we1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_we1,
        p_ZL18eligibility_traces_0_d1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_d1,
        p_ZL18eligibility_traces_1_address0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address0,
        p_ZL18eligibility_traces_1_ce0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce0,
        p_ZL18eligibility_traces_1_q0 => p_ZL18eligibility_traces_1_q0,
        p_ZL18eligibility_traces_1_address1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address1,
        p_ZL18eligibility_traces_1_ce1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce1,
        p_ZL18eligibility_traces_1_we1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_we1,
        p_ZL18eligibility_traces_1_d1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_d1,
        p_ZL18eligibility_traces_2_address0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address0,
        p_ZL18eligibility_traces_2_ce0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce0,
        p_ZL18eligibility_traces_2_q0 => p_ZL18eligibility_traces_2_q0,
        p_ZL18eligibility_traces_2_address1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address1,
        p_ZL18eligibility_traces_2_ce1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce1,
        p_ZL18eligibility_traces_2_we1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_we1,
        p_ZL18eligibility_traces_2_d1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_d1,
        p_ZL18eligibility_traces_3_address0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address0,
        p_ZL18eligibility_traces_3_ce0 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce0,
        p_ZL18eligibility_traces_3_q0 => p_ZL18eligibility_traces_3_q0,
        p_ZL18eligibility_traces_3_address1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address1,
        p_ZL18eligibility_traces_3_ce1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce1,
        p_ZL18eligibility_traces_3_we1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_we1,
        p_ZL18eligibility_traces_3_d1 => grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_d1);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_ready,
        weight_sum_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_weight_sum_out,
        weight_sum_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_weight_sum_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_ready,
        sext_ln529 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_weight_sum_out,
        weight_sum_2_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_weight_sum_2_out,
        weight_sum_2_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_weight_sum_2_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_ready,
        sext_ln529_1 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_weight_sum_2_out,
        weight_sum_4_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_weight_sum_4_out,
        weight_sum_4_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_weight_sum_4_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_ready,
        weight_sum_4_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_weight_sum_4_out,
        weight_sum_6_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_weight_sum_6_out,
        weight_sum_6_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_weight_sum_6_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_ready,
        sext_ln529_2 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_weight_sum_6_out,
        weight_sum_8_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_weight_sum_8_out,
        weight_sum_8_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_weight_sum_8_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_ready,
        weight_sum_8_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_weight_sum_8_out,
        weight_sum_10_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_weight_sum_10_out,
        weight_sum_10_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_weight_sum_10_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_ready,
        weight_sum_10_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_weight_sum_10_out,
        weight_sum_12_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_weight_sum_12_out,
        weight_sum_12_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_weight_sum_12_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_ready,
        weight_sum_12_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_weight_sum_12_out,
        weight_sum_14_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_weight_sum_14_out,
        weight_sum_14_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_weight_sum_14_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_ready,
        sext_ln529_3 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_weight_sum_14_out,
        weight_sum_16_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_weight_sum_16_out,
        weight_sum_16_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_weight_sum_16_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_ready,
        weight_sum_16_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_weight_sum_16_out,
        weight_sum_18_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_weight_sum_18_out,
        weight_sum_18_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_weight_sum_18_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_110
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_ready,
        weight_sum_18_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_weight_sum_18_out,
        weight_sum_20_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_weight_sum_20_out,
        weight_sum_20_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_weight_sum_20_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_111
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_ready,
        weight_sum_20_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_weight_sum_20_out,
        weight_sum_22_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_weight_sum_22_out,
        weight_sum_22_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_weight_sum_22_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_112
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_ready,
        weight_sum_22_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_weight_sum_22_out,
        weight_sum_24_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_weight_sum_24_out,
        weight_sum_24_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_weight_sum_24_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_113
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_ready,
        weight_sum_24_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_weight_sum_24_out,
        weight_sum_26_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_weight_sum_26_out,
        weight_sum_26_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_weight_sum_26_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_114
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_ready,
        weight_sum_26_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_weight_sum_26_out,
        weight_sum_28_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_weight_sum_28_out,
        weight_sum_28_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_weight_sum_28_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560 : component snn_top_hls_snn_top_hls_Pipeline_VITIS_LOOP_529_115
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_ready,
        weight_sum_28_reload => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_weight_sum_28_out,
        weight_sum_31_out => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_weight_sum_31_out,
        weight_sum_31_out_ap_vld => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_weight_sum_31_out_ap_vld,
        p_ZL13weight_memory_0_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_address0,
        p_ZL13weight_memory_0_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_ce0,
        p_ZL13weight_memory_0_q0 => p_ZL13weight_memory_0_q0,
        p_ZL13weight_memory_1_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_address0,
        p_ZL13weight_memory_1_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_ce0,
        p_ZL13weight_memory_1_q0 => p_ZL13weight_memory_1_q0,
        p_ZL13weight_memory_2_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_address0,
        p_ZL13weight_memory_2_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_ce0,
        p_ZL13weight_memory_2_q0 => p_ZL13weight_memory_2_q0,
        p_ZL13weight_memory_3_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_address0,
        p_ZL13weight_memory_3_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_ce0,
        p_ZL13weight_memory_3_q0 => p_ZL13weight_memory_3_q0,
        p_ZL13weight_memory_4_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_address0,
        p_ZL13weight_memory_4_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_ce0,
        p_ZL13weight_memory_4_q0 => p_ZL13weight_memory_4_q0,
        p_ZL13weight_memory_5_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_address0,
        p_ZL13weight_memory_5_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_ce0,
        p_ZL13weight_memory_5_q0 => p_ZL13weight_memory_5_q0,
        p_ZL13weight_memory_6_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_address0,
        p_ZL13weight_memory_6_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_ce0,
        p_ZL13weight_memory_6_q0 => p_ZL13weight_memory_6_q0,
        p_ZL13weight_memory_7_address0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_address0,
        p_ZL13weight_memory_7_ce0 => grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_ce0,
        p_ZL13weight_memory_7_q0 => p_ZL13weight_memory_7_q0);

    ctrl_s_axi_U : component snn_top_hls_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ctrl_reg => ctrl_reg,
        config_reg => config_reg,
        learning_params => learning_params,
        status_reg => status_reg,
        status_reg_ap_vld => status_reg_ap_vld,
        spike_count_reg => spike_counter_loc_2_reg_971,
        spike_count_reg_ap_vld => spike_count_reg_ap_vld,
        weight_sum_reg => weight_sum_reg,
        weight_sum_reg_ap_vld => weight_sum_reg_ap_vld,
        version_reg => ap_const_lv32_20251205,
        version_reg_ap_vld => version_reg_ap_vld,
        reward_signal => reward_signal,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    sparsemux_17_3_8_1_1_U437 : component snn_top_hls_sparsemux_17_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        CASE5 => "101",
        din5_WIDTH => 8,
        CASE6 => "110",
        din6_WIDTH => 8,
        CASE7 => "111",
        din7_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL13weight_memory_0_q0,
        din1 => p_ZL13weight_memory_1_q0,
        din2 => p_ZL13weight_memory_2_q0,
        din3 => p_ZL13weight_memory_3_q0,
        din4 => p_ZL13weight_memory_4_q0,
        din5 => p_ZL13weight_memory_5_q0,
        din6 => p_ZL13weight_memory_6_q0,
        din7 => p_ZL13weight_memory_7_q0,
        def => tmp_s_fu_1850_p17,
        sel => trunc_ln484_reg_2390,
        dout => tmp_s_fu_1850_p19);

    weight_update_fifo_fifo_U : component snn_top_hls_fifo_w64_d64_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => weight_update_fifo_din,
        if_full_n => weight_update_fifo_full_n,
        if_write => weight_update_fifo_write,
        if_dout => weight_update_fifo_dout,
        if_empty_n => weight_update_fifo_empty_n,
        if_read => weight_update_fifo_read);

    regslice_both_s_axis_spikes_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TDATA,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_data_V_U_ack_in,
        data_out => s_axis_spikes_TDATA_int_regslice,
        vld_out => s_axis_spikes_TVALID_int_regslice,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_data_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TKEEP,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_keep_V_U_ack_in,
        data_out => s_axis_spikes_TKEEP_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_keep_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_keep_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TSTRB,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_strb_V_U_ack_in,
        data_out => s_axis_spikes_TSTRB_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_strb_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_strb_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TUSER,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_user_V_U_ack_in,
        data_out => s_axis_spikes_TUSER_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_user_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_user_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TLAST,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_last_V_U_ack_in,
        data_out => s_axis_spikes_TLAST_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_last_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_last_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TID,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_id_V_U_ack_in,
        data_out => s_axis_spikes_TID_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_id_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_id_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TDEST,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_dest_V_U_ack_in,
        data_out => s_axis_spikes_TDEST_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_dest_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_dest_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_spikes_TDATA_int_regslice,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => m_axis_spikes_TREADY_int_regslice,
        data_out => m_axis_spikes_TDATA,
        vld_out => regslice_both_m_axis_spikes_V_data_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_data_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TKEEP,
        vld_out => regslice_both_m_axis_spikes_V_keep_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TSTRB,
        vld_out => regslice_both_m_axis_spikes_V_strb_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_user_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TUSER,
        vld_out => regslice_both_m_axis_spikes_V_user_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_user_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_1,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_last_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TLAST,
        vld_out => regslice_both_m_axis_spikes_V_last_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_last_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_id_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TID,
        vld_out => regslice_both_m_axis_spikes_V_id_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_id_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TDEST,
        vld_out => regslice_both_m_axis_spikes_V_dest_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_dest_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_weights_TDATA_int_regslice,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => m_axis_weights_TREADY_int_regslice,
        data_out => m_axis_weights_TDATA,
        vld_out => regslice_both_m_axis_weights_V_data_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_data_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_weights_TKEEP,
        vld_out => regslice_both_m_axis_weights_V_keep_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_weights_TSTRB,
        vld_out => regslice_both_m_axis_weights_V_strb_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_user_V_U_ack_in_dummy,
        data_out => m_axis_weights_TUSER,
        vld_out => regslice_both_m_axis_weights_V_user_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_user_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_weights_TLAST_int_regslice,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_last_V_U_ack_in_dummy,
        data_out => m_axis_weights_TLAST,
        vld_out => regslice_both_m_axis_weights_V_last_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_last_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_id_V_U_ack_in_dummy,
        data_out => m_axis_weights_TID,
        vld_out => regslice_both_m_axis_weights_V_id_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_id_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_weights_TDEST,
        vld_out => regslice_both_m_axis_weights_V_dest_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_apply_reward_signal_fu_1188_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_reward_signal_fu_1188_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_apply_reward_signal_fu_1188_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_reward_signal_fu_1188_ap_ready = ap_const_logic_1)) then 
                    grp_apply_reward_signal_fu_1188_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_weight_updates_fu_1154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_weight_updates_fu_1154_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_apply_weight_updates_fu_1154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_weight_updates_fu_1154_ap_ready = ap_const_logic_1)) then 
                    grp_apply_weight_updates_fu_1154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decay_eligibility_traces_fu_1218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_decay_eligibility_traces_fu_1218_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_decay_eligibility_traces_fu_1218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decay_eligibility_traces_fu_1218_ap_ready = ap_const_logic_1)) then 
                    grp_decay_eligibility_traces_fu_1218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_post_spike_fu_1108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_post_spike_fu_1108_ap_start_reg <= ap_const_logic_0;
            else
                if (((learning_enable_reg_2292 = ap_const_lv1_1) and (m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_process_post_spike_fu_1108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_post_spike_fu_1108_ap_ready = ap_const_logic_1)) then 
                    grp_process_post_spike_fu_1108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_pre_spike_fu_1062_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_pre_spike_fu_1062_ap_start_reg <= ap_const_logic_0;
            else
                if (((learning_enable_reg_2292 = ap_const_lv1_1) and (tmp_nbreadreq_fu_550_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_ignore_call0))) then 
                    grp_process_pre_spike_fu_1062_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_pre_spike_fu_1062_ap_ready = ap_const_logic_1)) then 
                    grp_process_pre_spike_fu_1062_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg <= ap_const_logic_0;
            else
                if (((initialized_load_reg_2316 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15_ignore_call0))) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    leak_rate_out_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                leak_rate_out_preg <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                    leak_rate_out_preg <= leak_rate_reg_2311;
                end if; 
            end if;
        end if;
    end process;


    snn_enable_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                snn_enable_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                    snn_enable_preg <= enable_reg_2273;
                end if; 
            end if;
        end if;
    end process;


    snn_reset_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                snn_reset_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                    snn_reset_preg <= reset_reg_2281;
                end if; 
            end if;
        end if;
    end process;


    spike_in_neuron_id_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_neuron_id_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
                    spike_in_neuron_id_preg <= spike_in_neuron_id_local_0_reg_913;
                end if; 
            end if;
        end if;
    end process;


    spike_in_valid_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_valid_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
                    spike_in_valid_preg <= spike_in_valid_local_0_reg_896;
                end if; 
            end if;
        end if;
    end process;


    spike_in_weight_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_weight_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
                    spike_in_weight_preg <= spike_in_weight_local_0_reg_929;
                end if; 
            end if;
        end if;
    end process;


    spike_out_ready_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_out_ready_preg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    spike_out_ready_preg <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    threshold_out_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                threshold_out_preg <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                    threshold_out_preg <= threshold_reg_2306;
                end if; 
            end if;
        end if;
    end process;


    spike_counter_flag_2_reg_945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_counter_flag_2_reg_945 <= or_ln389_fu_1736_p2;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_counter_flag_2_reg_945 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    spike_counter_loc_0_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                spike_counter_loc_0_reg_885 <= spike_counter;
            elsif (((or_ln357_reg_2326 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                spike_counter_loc_0_reg_885 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    spike_counter_loc_2_reg_971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_counter_loc_2_reg_971 <= select_ln389_fu_1741_p3;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_counter_loc_2_reg_971 <= add_ln425_fu_1765_p2;
            end if; 
        end if;
    end process;

    spike_counter_new_2_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_counter_new_2_reg_957 <= ap_const_lv32_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_counter_new_2_reg_957 <= add_ln425_fu_1765_p2;
            end if; 
        end if;
    end process;

    spike_in_neuron_id_local_0_reg_913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_in_neuron_id_local_0_reg_913 <= ap_const_lv8_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_in_neuron_id_local_0_reg_913 <= pre_id_reg_2351;
            end if; 
        end if;
    end process;

    spike_in_valid_local_0_reg_896_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_in_valid_local_0_reg_896 <= ap_const_lv1_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_in_valid_local_0_reg_896 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    spike_in_weight_local_0_reg_929_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4) and (ap_const_lv1_0 = and_ln409_reg_2330)) or ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)))) then 
                spike_in_weight_local_0_reg_929 <= ap_const_lv8_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                spike_in_weight_local_0_reg_929 <= weight_reg_2357;
            end if; 
        end if;
    end process;

    timestamp_flag_0_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                timestamp_flag_0_reg_859 <= ap_const_lv1_0;
            elsif (((or_ln357_reg_2326 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                timestamp_flag_0_reg_859 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    timestamp_loc_0_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                timestamp_loc_0_reg_873 <= timestamp;
            elsif (((or_ln357_reg_2326 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                timestamp_loc_0_reg_873 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln409_reg_2330 <= and_ln409_fu_1732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                and_ln468_reg_2376 <= and_ln468_fu_1798_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                apply_reward_reg_2301 <= ctrl_reg(5 downto 5);
                clear_counters_reg_2286 <= ctrl_reg(2 downto 2);
                enable_reg_2273 <= enable_fu_1646_p1;
                initialized_load_reg_2316 <= initialized;
                leak_rate_reg_2311 <= config_reg(31 downto 16);
                learning_enable_reg_2292 <= ctrl_reg(3 downto 3);
                learning_params_a_minus_reg_2229 <= learning_params(31 downto 16);
                learning_params_a_plus_reg_2223 <= learning_params_a_plus_fu_1582_p1;
                learning_params_learning_rate_reg_2253 <= learning_params(95 downto 80);
                learning_params_rstdp_enable_reg_2259 <= learning_params(96 downto 96);
                learning_params_stdp_window_reg_2247 <= learning_params(79 downto 64);
                learning_params_tau_minus_cast_reg_2241 <= learning_params(55 downto 48);
                learning_params_tau_plus_cast_reg_2235 <= learning_params(39 downto 32);
                learning_params_trace_decay_reg_2267 <= learning_params(127 downto 112);
                or_ln357_reg_2326 <= or_ln357_fu_1720_p2;
                reset_reg_2281 <= ctrl_reg(1 downto 1);
                reward_signal_read_reg_2121 <= reward_signal;
                snn_busy_read_reg_2091 <= snn_busy;
                snn_ready_read_reg_2096 <= snn_ready;
                spike_in_ready_read_reg_2116 <= spike_in_ready;
                spike_out_neuron_id_read_reg_2106 <= spike_out_neuron_id;
                spike_out_valid_read_reg_2112 <= spike_out_valid;
                spike_out_weight_read_reg_2101 <= spike_out_weight;
                threshold_reg_2306 <= threshold_fu_1690_p1;
                weight_read_mode_reg_2297 <= ctrl_reg(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln357_reg_2326 = ap_const_lv1_1) and (initialized_load_reg_2316 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                initialized <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                pre_id_reg_2351 <= pre_id_fu_1752_p1;
                select_ln389_reg_2340 <= select_ln389_fu_1741_p3;
                tmp_reg_2347 <= tmp_nbreadreq_fu_550_p9;
                weight_reg_2357 <= s_axis_spikes_TDATA_int_regslice(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_2380 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then
                read_col <= ap_phi_mux_read_col_new_0_phi_fu_987_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_reg_2380 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_11_fu_1938_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state15))) then
                read_row <= select_ln497_fu_1964_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                select_ln462_reg_2371 <= select_ln462_fu_1791_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6 = ap_const_lv1_1))) then
                spike_counter <= ap_phi_mux_spike_counter_new_2_phi_fu_961_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln506_fu_1990_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then
                timestamp <= select_ln506_fu_1995_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp_4_reg_2362 <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp_7_reg_2380 <= (0=>m_axis_weights_TREADY_int_regslice, others=>'-');
                trunc_ln484_reg_2390 <= trunc_ln484_fu_1810_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, spike_out_valid_read_reg_2112, grp_nbwritereq_fu_588_p9, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state15, weight_read_mode_reg_2297, learning_enable_reg_2292, or_ln357_fu_1720_p2, ap_CS_fsm_state3, and_ln468_fu_1798_p2, ap_CS_fsm_state9, tmp_7_nbwritereq_fu_647_p9, ap_CS_fsm_state13, grp_apply_reward_signal_fu_1188_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done, ap_block_state3_on_subcall_done, ap_block_state5, ap_block_state5_on_subcall_done, ap_block_state4, ap_block_state15, ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_block_state47, ap_block_state13_on_subcall_done, ap_block_state7_on_subcall_done, ap_block_state9_on_subcall_done, m_axis_spikes_TREADY_int_regslice, m_axis_weights_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (or_ln357_fu_1720_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (grp_nbwritereq_fu_588_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5) and ((grp_nbwritereq_fu_588_p9 = ap_const_lv1_0) or (spike_out_valid_read_reg_2112 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((learning_enable_reg_2292 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done) and (ap_const_lv1_0 = and_ln468_fu_1798_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((ap_const_lv1_1 = and_ln468_fu_1798_p2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_apply_reward_signal_fu_1188_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((tmp_7_nbwritereq_fu_647_p9 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and ((tmp_7_nbwritereq_fu_647_p9 = ap_const_lv1_0) or (weight_read_mode_reg_2297 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((m_axis_weights_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln425_fu_1765_p2 <= std_logic_vector(unsigned(select_ln389_reg_2340) + unsigned(ap_const_lv32_1));
    add_ln493_fu_1927_p2 <= std_logic_vector(unsigned(zext_ln484_1_fu_1924_p1) + unsigned(ap_const_lv7_1));
    add_ln496_fu_1946_p2 <= std_logic_vector(unsigned(zext_ln483_1_fu_1921_p1) + unsigned(ap_const_lv7_1));
    add_ln507_fu_1984_p2 <= std_logic_vector(unsigned(timestamp_loc_0_reg_873) + unsigned(ap_const_lv32_1));
    and_ln409_fu_1732_p2 <= (spike_in_ready_read_reg_2116 and enable_reg_2273);
    and_ln468_fu_1798_p2 <= (learning_params_rstdp_enable_reg_2259 and apply_reward_reg_2301);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_apply_reward_signal_fu_1188_ap_done)
    begin
        if ((grp_apply_reward_signal_fu_1188_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(m_axis_weights_TREADY_int_regslice)
    begin
        if ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15)
    begin
        if ((ap_const_boolean_1 = ap_block_state15)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state40_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47)
    begin
        if ((ap_const_boolean_1 = ap_block_state47)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5, ap_block_state5_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(m_axis_spikes_TREADY_int_regslice)
    begin
        if ((m_axis_spikes_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(ap_block_state9_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state9_on_subcall_done)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state13_on_subcall_done_assign_proc : process(and_ln468_reg_2376, grp_decay_eligibility_traces_fu_1218_ap_done)
    begin
                ap_block_state13_on_subcall_done <= ((grp_decay_eligibility_traces_fu_1218_ap_done = ap_const_logic_0) and (ap_const_lv1_1 = and_ln468_reg_2376));
    end process;


    ap_block_state15_assign_proc : process(ap_predicate_op319_write_state15, m_axis_weights_TREADY_int_regslice)
    begin
                ap_block_state15 <= ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op319_write_state15 = ap_const_boolean_1));
    end process;


    ap_block_state15_ignore_call0_assign_proc : process(ap_predicate_op319_write_state15, m_axis_weights_TREADY_int_regslice)
    begin
                ap_block_state15_ignore_call0 <= ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op319_write_state15 = ap_const_boolean_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_done, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_done = ap_const_logic_0) or (grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_done = ap_const_logic_0));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_done, ap_predicate_op213_call_state3)
    begin
                ap_block_state3_on_subcall_done <= ((grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_done = ap_const_logic_0) and (ap_predicate_op213_call_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_assign_proc : process(ap_predicate_op230_read_state4, s_axis_spikes_TVALID_int_regslice)
    begin
                ap_block_state4 <= ((s_axis_spikes_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op230_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state47_assign_proc : process(regslice_both_m_axis_spikes_V_data_V_U_apdone_blk, regslice_both_m_axis_weights_V_data_V_U_apdone_blk)
    begin
                ap_block_state47 <= ((regslice_both_m_axis_weights_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_spikes_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state4_ignore_call0_assign_proc : process(ap_predicate_op230_read_state4, s_axis_spikes_TVALID_int_regslice)
    begin
                ap_block_state4_ignore_call0 <= ((s_axis_spikes_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op230_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_assign_proc : process(ap_predicate_op256_write_state5, m_axis_spikes_TREADY_int_regslice)
    begin
                ap_block_state5 <= ((m_axis_spikes_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op256_write_state5 = ap_const_boolean_1));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_process_pre_spike_fu_1062_ap_done, ap_predicate_op236_call_state5)
    begin
                ap_block_state5_on_subcall_done <= ((grp_process_pre_spike_fu_1062_ap_done = ap_const_logic_0) and (ap_predicate_op236_call_state5 = ap_const_boolean_1));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_process_post_spike_fu_1108_ap_done, ap_predicate_op260_call_state7)
    begin
                ap_block_state7_on_subcall_done <= ((grp_process_post_spike_fu_1108_ap_done = ap_const_logic_0) and (ap_predicate_op260_call_state7 = ap_const_boolean_1));
    end process;


    ap_block_state9_on_subcall_done_assign_proc : process(learning_enable_reg_2292, grp_apply_weight_updates_fu_1154_ap_done)
    begin
                ap_block_state9_on_subcall_done <= ((grp_apply_weight_updates_fu_1154_ap_done = ap_const_logic_0) and (learning_enable_reg_2292 = ap_const_lv1_1));
    end process;


    ap_condition_439_assign_proc : process(ap_CS_fsm_state15, weight_read_mode_reg_2297, tmp_7_reg_2380)
    begin
                ap_condition_439 <= ((tmp_7_reg_2380 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state47, ap_block_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_read_col_new_0_phi_fu_987_p4_assign_proc : process(tmp_11_fu_1938_p3, trunc_ln494_fu_1933_p1, ap_condition_439)
    begin
        if ((ap_const_boolean_1 = ap_condition_439)) then
            if ((tmp_11_fu_1938_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_read_col_new_0_phi_fu_987_p4 <= trunc_ln494_fu_1933_p1;
            elsif ((tmp_11_fu_1938_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_read_col_new_0_phi_fu_987_p4 <= ap_const_lv6_0;
            else 
                ap_phi_mux_read_col_new_0_phi_fu_987_p4 <= "XXXXXX";
            end if;
        else 
            ap_phi_mux_read_col_new_0_phi_fu_987_p4 <= "XXXXXX";
        end if; 
    end process;


    ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6_assign_proc : process(and_ln409_reg_2330, ap_CS_fsm_state5, tmp_reg_2347, spike_counter_flag_2_reg_945)
    begin
        if (((tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_spike_counter_flag_2_phi_fu_948_p6 <= spike_counter_flag_2_reg_945;
        end if; 
    end process;


    ap_phi_mux_spike_counter_new_2_phi_fu_961_p6_assign_proc : process(and_ln409_reg_2330, ap_CS_fsm_state5, tmp_reg_2347, add_ln425_fu_1765_p2, spike_counter_new_2_reg_957)
    begin
        if (((tmp_reg_2347 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_spike_counter_new_2_phi_fu_961_p6 <= add_ln425_fu_1765_p2;
        else 
            ap_phi_mux_spike_counter_new_2_phi_fu_961_p6 <= spike_counter_new_2_reg_957;
        end if; 
    end process;


    ap_predicate_op213_call_state3_assign_proc : process(initialized_load_reg_2316, or_ln357_reg_2326)
    begin
                ap_predicate_op213_call_state3 <= ((or_ln357_reg_2326 = ap_const_lv1_1) and (initialized_load_reg_2316 = ap_const_lv1_0));
    end process;


    ap_predicate_op230_read_state4_assign_proc : process(and_ln409_reg_2330, tmp_nbreadreq_fu_550_p9)
    begin
                ap_predicate_op230_read_state4 <= ((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330));
    end process;


    ap_predicate_op236_call_state5_assign_proc : process(and_ln409_reg_2330, learning_enable_reg_2292, tmp_reg_2347)
    begin
                ap_predicate_op236_call_state5 <= ((tmp_reg_2347 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330));
    end process;


    ap_predicate_op256_write_state5_assign_proc : process(spike_out_valid_read_reg_2112, grp_nbwritereq_fu_588_p9)
    begin
                ap_predicate_op256_write_state5 <= ((grp_nbwritereq_fu_588_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1));
    end process;


    ap_predicate_op260_call_state7_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362)
    begin
                ap_predicate_op260_call_state7 <= ((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1));
    end process;


    ap_predicate_op319_write_state15_assign_proc : process(weight_read_mode_reg_2297, tmp_7_reg_2380)
    begin
                ap_predicate_op319_write_state15 <= ((tmp_7_reg_2380 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state47, ap_block_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    enable_fu_1646_p1 <= ctrl_reg(1 - 1 downto 0);
    grp_apply_reward_signal_fu_1188_ap_start <= grp_apply_reward_signal_fu_1188_ap_start_reg;
    grp_apply_weight_updates_fu_1154_ap_start <= grp_apply_weight_updates_fu_1154_ap_start_reg;
    grp_decay_eligibility_traces_fu_1218_ap_start <= grp_decay_eligibility_traces_fu_1218_ap_start_reg;
    grp_nbwritereq_fu_588_p9 <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
    grp_process_post_spike_fu_1108_ap_start <= grp_process_post_spike_fu_1108_ap_start_reg;
    grp_process_pre_spike_fu_1062_ap_start <= grp_process_pre_spike_fu_1062_ap_start_reg;
    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_ap_start_reg;
    grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_ap_start_reg;
    grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_ap_start_reg;
    grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_ap_start_reg;
    icmp_ln487_1_fu_1909_p2 <= "1" when (read_col = ap_const_lv6_3F) else "0";
    icmp_ln487_fu_1904_p2 <= "1" when (read_row = ap_const_lv6_3F) else "0";

    leak_rate_out_assign_proc : process(leak_rate_reg_2311, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, leak_rate_out_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            leak_rate_out <= leak_rate_reg_2311;
        else 
            leak_rate_out <= leak_rate_out_preg;
        end if; 
    end process;

    learning_params_a_plus_fu_1582_p1 <= learning_params(16 - 1 downto 0);
    lshr_ln3_fu_1814_p4 <= read_col(5 downto 3);

    m_axis_spikes_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, grp_nbwritereq_fu_588_p9, ap_CS_fsm_state6, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((grp_nbwritereq_fu_588_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            m_axis_spikes_TDATA_blk_n <= m_axis_spikes_TREADY_int_regslice;
        else 
            m_axis_spikes_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_spikes_TDATA_int_regslice <= ((trunc_ln442_fu_1778_p1 & spike_out_weight_read_reg_2101) & spike_out_neuron_id_read_reg_2106);
    m_axis_spikes_TVALID <= regslice_both_m_axis_spikes_V_data_V_U_vld_out;

    m_axis_spikes_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state5, ap_predicate_op256_write_state5, ap_block_state5, ap_block_state5_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op256_write_state5 = ap_const_boolean_1))) then 
            m_axis_spikes_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_spikes_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    m_axis_weights_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state15, weight_read_mode_reg_2297, tmp_7_reg_2380, m_axis_weights_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((tmp_7_reg_2380 = ap_const_lv1_1) and (weight_read_mode_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            m_axis_weights_TDATA_blk_n <= m_axis_weights_TREADY_int_regslice;
        else 
            m_axis_weights_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_weights_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_pkt_data_fu_1889_p4),32));
    m_axis_weights_TLAST_int_regslice <= (icmp_ln487_fu_1904_p2 and icmp_ln487_1_fu_1909_p2);
    m_axis_weights_TVALID <= regslice_both_m_axis_weights_V_data_V_U_vld_out;

    m_axis_weights_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state14, m_axis_weights_TREADY_int_regslice)
    begin
        if (((m_axis_weights_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            m_axis_weights_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_weights_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln357_fu_1720_p2 <= (xor_ln357_fu_1714_p2 or reset_fu_1650_p3);
    or_ln389_fu_1736_p2 <= (timestamp_flag_0_reg_859 or clear_counters_reg_2286);
    or_ln506_fu_1990_p2 <= (timestamp_flag_0_reg_859 or enable_reg_2273);

    p_ZL13weight_memory_0_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_0_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address0;
        else 
            p_ZL13weight_memory_0_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_0_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_address1;
        else 
            p_ZL13weight_memory_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_0_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce0;
        else 
            p_ZL13weight_memory_0_ce0 <= p_ZL13weight_memory_0_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_0_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_ce1;
        else 
            p_ZL13weight_memory_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_d1;
        else 
            p_ZL13weight_memory_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_0_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_0_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_0_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_0_we1;
        else 
            p_ZL13weight_memory_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_1_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address0;
        else 
            p_ZL13weight_memory_1_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_1_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_address1;
        else 
            p_ZL13weight_memory_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_1_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce0;
        else 
            p_ZL13weight_memory_1_ce0 <= p_ZL13weight_memory_1_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_1_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_ce1;
        else 
            p_ZL13weight_memory_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_d1;
        else 
            p_ZL13weight_memory_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_1_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_1_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_1_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_1_we1;
        else 
            p_ZL13weight_memory_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_2_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address0;
        else 
            p_ZL13weight_memory_2_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_2_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_address1;
        else 
            p_ZL13weight_memory_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_2_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_2_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce0;
        else 
            p_ZL13weight_memory_2_ce0 <= p_ZL13weight_memory_2_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_2_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_ce1;
        else 
            p_ZL13weight_memory_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_d1;
        else 
            p_ZL13weight_memory_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_2_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_2_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_2_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_2_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_2_we1;
        else 
            p_ZL13weight_memory_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_3_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address0;
        else 
            p_ZL13weight_memory_3_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_3_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_address1;
        else 
            p_ZL13weight_memory_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_3_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_3_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce0;
        else 
            p_ZL13weight_memory_3_ce0 <= p_ZL13weight_memory_3_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_3_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_ce1;
        else 
            p_ZL13weight_memory_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_d1;
        else 
            p_ZL13weight_memory_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_3_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_3_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_3_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_3_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_3_we1;
        else 
            p_ZL13weight_memory_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_4_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_4_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address0;
        else 
            p_ZL13weight_memory_4_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_4_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_4_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_address1;
        else 
            p_ZL13weight_memory_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_4_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_4_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_4_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce0;
        else 
            p_ZL13weight_memory_4_ce0 <= p_ZL13weight_memory_4_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_4_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_4_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_4_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_ce1;
        else 
            p_ZL13weight_memory_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_4_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_4_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_d1;
        else 
            p_ZL13weight_memory_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_4_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_4_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_4_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_4_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_4_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_4_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_4_we1;
        else 
            p_ZL13weight_memory_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_5_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_5_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address0;
        else 
            p_ZL13weight_memory_5_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_5_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_5_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_address1;
        else 
            p_ZL13weight_memory_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_5_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_5_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_5_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce0;
        else 
            p_ZL13weight_memory_5_ce0 <= p_ZL13weight_memory_5_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_5_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_5_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_5_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_ce1;
        else 
            p_ZL13weight_memory_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_5_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_5_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_d1;
        else 
            p_ZL13weight_memory_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_5_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_5_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_5_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_5_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_5_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_5_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_5_we1;
        else 
            p_ZL13weight_memory_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_6_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_6_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address0;
        else 
            p_ZL13weight_memory_6_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_6_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_6_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_address1;
        else 
            p_ZL13weight_memory_6_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_6_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_6_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_6_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce0;
        else 
            p_ZL13weight_memory_6_ce0 <= p_ZL13weight_memory_6_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_6_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_6_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_6_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_ce1;
        else 
            p_ZL13weight_memory_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_6_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_6_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_d1;
        else 
            p_ZL13weight_memory_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_6_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_6_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_6_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_6_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_6_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_6_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_6_we1;
        else 
            p_ZL13weight_memory_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_7_address0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_address0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_address0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, zext_ln484_2_fu_1832_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_7_address0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_address0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_address0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address0;
        else 
            p_ZL13weight_memory_7_address0 <= zext_ln484_2_fu_1832_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_7_address1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_address1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_address1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_address1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_7_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_address1;
        else 
            p_ZL13weight_memory_7_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_7_ce0_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce0, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_ce0, grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_ce0, ap_CS_fsm_state11, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, ap_CS_fsm_state40, ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state46, p_ZL13weight_memory_7_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_ZL13weight_memory_7_ce0 <= grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231_p_ZL13weight_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce0;
        else 
            p_ZL13weight_memory_7_ce0 <= p_ZL13weight_memory_7_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_7_ce0_local_assign_proc : process(ap_CS_fsm_state13, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
            p_ZL13weight_memory_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_7_ce1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_ce1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_ce1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_7_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_ce1;
        else 
            p_ZL13weight_memory_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_7_d1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_d1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_d1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_d1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_d1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_d1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_7_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_d1;
        else 
            p_ZL13weight_memory_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_7_we1_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state3, ap_CS_fsm_state9, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_we1, grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_we1, grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_we1, ap_predicate_op213_call_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL13weight_memory_7_we1 <= grp_apply_reward_signal_fu_1188_p_ZL13weight_memory_7_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL13weight_memory_7_we1 <= grp_apply_weight_updates_fu_1154_p_ZL13weight_memory_7_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op213_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_7_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042_p_ZL13weight_memory_7_we1;
        else 
            p_ZL13weight_memory_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_0_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_0_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_0_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_0_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_address0;
        else 
            p_ZL15pre_spike_times_0_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_0_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_0_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_0_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_0_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_ce0;
        else 
            p_ZL15pre_spike_times_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_0_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_0_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_0_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_d0;
        else 
            p_ZL15pre_spike_times_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_0_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_0_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_0_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_0_we0;
        else 
            p_ZL15pre_spike_times_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_1_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_1_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_1_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_1_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_address0;
        else 
            p_ZL15pre_spike_times_1_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_1_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_1_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_1_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_1_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_ce0;
        else 
            p_ZL15pre_spike_times_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_1_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_1_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_1_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_d0;
        else 
            p_ZL15pre_spike_times_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_1_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_1_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_1_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_1_we0;
        else 
            p_ZL15pre_spike_times_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_2_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_2_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_2_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_2_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_address0;
        else 
            p_ZL15pre_spike_times_2_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_2_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_2_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_2_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_2_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_ce0;
        else 
            p_ZL15pre_spike_times_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_2_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_2_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_2_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_d0;
        else 
            p_ZL15pre_spike_times_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_2_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_2_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_2_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_2_we0;
        else 
            p_ZL15pre_spike_times_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_3_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_3_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_3_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_3_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_address0;
        else 
            p_ZL15pre_spike_times_3_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_3_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_3_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_3_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_3_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_ce0;
        else 
            p_ZL15pre_spike_times_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_3_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_3_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_3_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_d0;
        else 
            p_ZL15pre_spike_times_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_3_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_3_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_3_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_3_we0;
        else 
            p_ZL15pre_spike_times_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_4_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_4_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_4_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_4_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_address0;
        else 
            p_ZL15pre_spike_times_4_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_4_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_4_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_4_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_4_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_ce0;
        else 
            p_ZL15pre_spike_times_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_4_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_4_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_4_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_d0;
        else 
            p_ZL15pre_spike_times_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_4_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_4_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_4_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_4_we0;
        else 
            p_ZL15pre_spike_times_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_5_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_5_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_5_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_5_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_address0;
        else 
            p_ZL15pre_spike_times_5_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_5_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_5_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_5_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_5_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_ce0;
        else 
            p_ZL15pre_spike_times_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_5_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_5_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_5_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_d0;
        else 
            p_ZL15pre_spike_times_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_5_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_5_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_5_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_5_we0;
        else 
            p_ZL15pre_spike_times_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_6_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_6_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_6_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_6_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_address0;
        else 
            p_ZL15pre_spike_times_6_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_6_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_6_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_6_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_6_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_ce0;
        else 
            p_ZL15pre_spike_times_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_6_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_6_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_6_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_d0;
        else 
            p_ZL15pre_spike_times_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_6_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_6_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_6_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_6_we0;
        else 
            p_ZL15pre_spike_times_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_7_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_address0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_address0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_7_address0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_7_address0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_7_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_address0;
        else 
            p_ZL15pre_spike_times_7_address0 <= "XXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_7_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_ce0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_ce0, grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL15pre_spike_times_7_ce0 <= grp_process_post_spike_fu_1108_p_ZL15pre_spike_times_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_7_ce0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_7_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_ce0;
        else 
            p_ZL15pre_spike_times_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_spike_times_7_d0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_d0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_d0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_7_d0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_7_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_d0;
        else 
            p_ZL15pre_spike_times_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL15pre_spike_times_7_we0_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_we0, grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_we0, ap_predicate_op236_call_state5, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL15pre_spike_times_7_we0 <= grp_process_pre_spike_fu_1062_p_ZL15pre_spike_times_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_spike_times_7_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL15pre_spike_times_7_we0;
        else 
            p_ZL15pre_spike_times_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_0_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_0_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_0_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_0_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_address0;
        else 
            p_ZL16post_spike_times_0_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_0_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_0_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_0_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_0_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_ce0;
        else 
            p_ZL16post_spike_times_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_0_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_0_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_0_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_d0;
        else 
            p_ZL16post_spike_times_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_0_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_0_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_0_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_0_we0;
        else 
            p_ZL16post_spike_times_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_1_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_1_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_1_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_1_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_address0;
        else 
            p_ZL16post_spike_times_1_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_1_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_1_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_1_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_1_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_ce0;
        else 
            p_ZL16post_spike_times_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_1_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_1_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_1_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_d0;
        else 
            p_ZL16post_spike_times_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_1_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_1_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_1_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_1_we0;
        else 
            p_ZL16post_spike_times_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_2_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_2_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_2_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_2_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_address0;
        else 
            p_ZL16post_spike_times_2_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_2_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_2_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_2_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_2_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_ce0;
        else 
            p_ZL16post_spike_times_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_2_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_2_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_2_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_d0;
        else 
            p_ZL16post_spike_times_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_2_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_2_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_2_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_2_we0;
        else 
            p_ZL16post_spike_times_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_3_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_3_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_3_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_3_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_address0;
        else 
            p_ZL16post_spike_times_3_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_3_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_3_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_3_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_3_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_ce0;
        else 
            p_ZL16post_spike_times_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_3_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_3_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_3_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_d0;
        else 
            p_ZL16post_spike_times_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_3_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_3_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_3_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_3_we0;
        else 
            p_ZL16post_spike_times_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_4_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_4_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_4_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_4_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_address0;
        else 
            p_ZL16post_spike_times_4_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_4_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_4_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_4_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_4_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_ce0;
        else 
            p_ZL16post_spike_times_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_4_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_4_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_4_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_d0;
        else 
            p_ZL16post_spike_times_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_4_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_4_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_4_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_4_we0;
        else 
            p_ZL16post_spike_times_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_5_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_5_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_5_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_5_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_address0;
        else 
            p_ZL16post_spike_times_5_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_5_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_5_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_5_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_5_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_ce0;
        else 
            p_ZL16post_spike_times_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_5_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_5_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_5_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_d0;
        else 
            p_ZL16post_spike_times_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_5_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_5_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_5_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_5_we0;
        else 
            p_ZL16post_spike_times_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_6_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_6_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_6_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_6_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_address0;
        else 
            p_ZL16post_spike_times_6_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_6_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_6_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_6_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_6_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_ce0;
        else 
            p_ZL16post_spike_times_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_6_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_6_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_6_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_d0;
        else 
            p_ZL16post_spike_times_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_6_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_6_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_6_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_6_we0;
        else 
            p_ZL16post_spike_times_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_7_address0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_address0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_address0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_address0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_7_address0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_7_address0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_7_address0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_address0;
        else 
            p_ZL16post_spike_times_7_address0 <= "XXX";
        end if; 
    end process;


    p_ZL16post_spike_times_7_ce0_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_ce0, grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_ce0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_ce0, ap_predicate_op236_call_state5, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_7_ce0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            p_ZL16post_spike_times_7_ce0 <= grp_process_pre_spike_fu_1062_p_ZL16post_spike_times_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_7_ce0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_ce0;
        else 
            p_ZL16post_spike_times_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_spike_times_7_d0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_d0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_7_d0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_7_d0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_d0;
        else 
            p_ZL16post_spike_times_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL16post_spike_times_7_we0_assign_proc : process(spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_we0, grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_spike_times_7_we0 <= grp_process_post_spike_fu_1108_p_ZL16post_spike_times_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_spike_times_7_we0 <= grp_snn_top_hls_Pipeline_RESET_PRE_fu_994_p_ZL16post_spike_times_7_we0;
        else 
            p_ZL16post_spike_times_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_0_address0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_address0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_address0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_0_address0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_address0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address0;
        else 
            p_ZL18eligibility_traces_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_0_address1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_address1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_address1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_address1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_0_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_address1;
        else 
            p_ZL18eligibility_traces_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_0_ce0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_ce0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_ce0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_0_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_0_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce0;
        else 
            p_ZL18eligibility_traces_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_0_ce1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_ce1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_ce1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_ce1;
        else 
            p_ZL18eligibility_traces_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_0_d1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_d1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_d1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_d1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_d1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_0_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_d1;
        else 
            p_ZL18eligibility_traces_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_0_we1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_we1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_we1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_we1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_0_we1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_0_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_0_we1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_0_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_0_we1;
        else 
            p_ZL18eligibility_traces_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_1_address0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_address0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_address0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_1_address0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_address0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address0;
        else 
            p_ZL18eligibility_traces_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_1_address1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_address1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_address1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_address1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_1_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_address1;
        else 
            p_ZL18eligibility_traces_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_1_ce0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_ce0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_ce0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_1_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_1_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce0;
        else 
            p_ZL18eligibility_traces_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_1_ce1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_ce1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_ce1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_ce1;
        else 
            p_ZL18eligibility_traces_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_1_d1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_d1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_d1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_d1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_d1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_1_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_d1;
        else 
            p_ZL18eligibility_traces_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_1_we1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_we1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_we1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_we1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_1_we1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_1_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_1_we1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_1_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_1_we1;
        else 
            p_ZL18eligibility_traces_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_2_address0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_address0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_address0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_2_address0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_address0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address0;
        else 
            p_ZL18eligibility_traces_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_2_address1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_address1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_address1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_address1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_2_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_address1;
        else 
            p_ZL18eligibility_traces_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_2_ce0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_ce0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_ce0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_2_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_2_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce0;
        else 
            p_ZL18eligibility_traces_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_2_ce1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_ce1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_ce1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_ce1;
        else 
            p_ZL18eligibility_traces_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_2_d1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_d1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_d1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_d1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_d1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_2_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_d1;
        else 
            p_ZL18eligibility_traces_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_2_we1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_we1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_we1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_we1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_2_we1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_2_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_2_we1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_2_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_2_we1;
        else 
            p_ZL18eligibility_traces_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_3_address0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_address0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_address0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_3_address0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_address0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_address0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address0;
        else 
            p_ZL18eligibility_traces_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_3_address1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_address1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_address1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_address1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_address1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_3_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_address1;
        else 
            p_ZL18eligibility_traces_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_3_ce0_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce0, grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_ce0, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce0, ap_CS_fsm_state11)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_ce0 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_ZL18eligibility_traces_3_ce0 <= grp_apply_reward_signal_fu_1188_p_ZL18eligibility_traces_3_ce0;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_ce0 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce0;
        else 
            p_ZL18eligibility_traces_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_3_ce1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_ce1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_ce1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_ce1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_ce1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_ce1;
        else 
            p_ZL18eligibility_traces_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL18eligibility_traces_3_d1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_d1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_d1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_d1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_d1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_d1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_3_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_d1;
        else 
            p_ZL18eligibility_traces_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZL18eligibility_traces_3_we1_assign_proc : process(learning_enable_reg_2292, and_ln468_reg_2376, ap_CS_fsm_state9, ap_CS_fsm_state13, grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_we1, grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_we1, grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_we1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln468_reg_2376) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            p_ZL18eligibility_traces_3_we1 <= grp_decay_eligibility_traces_fu_1218_p_ZL18eligibility_traces_3_we1;
        elsif (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_ZL18eligibility_traces_3_we1 <= grp_apply_weight_updates_fu_1154_p_ZL18eligibility_traces_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL18eligibility_traces_3_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030_p_ZL18eligibility_traces_3_we1;
        else 
            p_ZL18eligibility_traces_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    pre_id_fu_1752_p1 <= s_axis_spikes_TDATA_int_regslice(8 - 1 downto 0);
    reset_fu_1650_p3 <= ctrl_reg(1 downto 1);

    s_axis_spikes_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, and_ln409_reg_2330, tmp_nbreadreq_fu_550_p9, s_axis_spikes_TVALID_int_regslice)
    begin
        if (((tmp_nbreadreq_fu_550_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln409_reg_2330) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            s_axis_spikes_TDATA_blk_n <= s_axis_spikes_TVALID_int_regslice;
        else 
            s_axis_spikes_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_spikes_TREADY <= regslice_both_s_axis_spikes_V_data_V_U_ack_in;

    s_axis_spikes_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state4, ap_predicate_op230_read_state4, ap_block_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op230_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_state4))) then 
            s_axis_spikes_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_spikes_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln389_fu_1741_p3 <= 
        ap_const_lv32_0 when (clear_counters_reg_2286(0) = '1') else 
        spike_counter_loc_0_reg_885;
    select_ln462_fu_1791_p3 <= 
        reward_signal_read_reg_2121 when (learning_params_rstdp_enable_reg_2259(0) = '1') else 
        ap_const_lv8_0;
    select_ln497_fu_1964_p3 <= 
        ap_const_lv6_0 when (tmp_12_fu_1956_p3(0) = '1') else 
        trunc_ln497_fu_1952_p1;
    select_ln506_fu_1995_p3 <= 
        add_ln507_fu_1984_p2 when (enable_reg_2273(0) = '1') else 
        ap_const_lv32_0;

    snn_enable_assign_proc : process(enable_reg_2273, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, snn_enable_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            snn_enable <= enable_reg_2273;
        else 
            snn_enable <= snn_enable_preg;
        end if; 
    end process;


    snn_reset_assign_proc : process(reset_reg_2281, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, snn_reset_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            snn_reset <= reset_reg_2281;
        else 
            snn_reset <= snn_reset_preg;
        end if; 
    end process;


    spike_count_reg_ap_vld_assign_proc : process(ap_CS_fsm_state15, ap_block_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            spike_count_reg_ap_vld <= ap_const_logic_1;
        else 
            spike_count_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    spike_in_neuron_id_assign_proc : process(ap_CS_fsm_state15, spike_in_neuron_id_local_0_reg_913, ap_block_state15, spike_in_neuron_id_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            spike_in_neuron_id <= spike_in_neuron_id_local_0_reg_913;
        else 
            spike_in_neuron_id <= spike_in_neuron_id_preg;
        end if; 
    end process;


    spike_in_valid_assign_proc : process(ap_CS_fsm_state15, spike_in_valid_local_0_reg_896, ap_block_state15, spike_in_valid_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            spike_in_valid <= spike_in_valid_local_0_reg_896;
        else 
            spike_in_valid <= spike_in_valid_preg;
        end if; 
    end process;


    spike_in_weight_assign_proc : process(ap_CS_fsm_state15, spike_in_weight_local_0_reg_929, ap_block_state15, spike_in_weight_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            spike_in_weight <= spike_in_weight_local_0_reg_929;
        else 
            spike_in_weight <= spike_in_weight_preg;
        end if; 
    end process;


    spike_out_ready_assign_proc : process(ap_CS_fsm_state5, ap_block_state5, ap_block_state5_on_subcall_done, spike_out_ready_preg, m_axis_spikes_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state5_on_subcall_done) or (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            spike_out_ready <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
        else 
            spike_out_ready <= spike_out_ready_preg;
        end if; 
    end process;

    status_fu_2002_p6 <= ((((learning_params_rstdp_enable_reg_2259 & tmp_1_nbreadreq_fu_697_p3) & learning_enable_reg_2292) & snn_busy_read_reg_2091) & snn_ready_read_reg_2096);
    status_reg <= std_logic_vector(IEEE.numeric_std.resize(unsigned(status_fu_2002_p6),32));

    status_reg_ap_vld_assign_proc : process(ap_CS_fsm_state15, ap_block_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            status_reg_ap_vld <= ap_const_logic_1;
        else 
            status_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    threshold_fu_1690_p1 <= config_reg(16 - 1 downto 0);

    threshold_out_assign_proc : process(threshold_reg_2306, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, threshold_out_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            threshold_out <= threshold_reg_2306;
        else 
            threshold_out <= threshold_out_preg;
        end if; 
    end process;

    tmp_11_fu_1938_p3 <= add_ln493_fu_1927_p2(6 downto 6);
    tmp_12_fu_1956_p3 <= add_ln496_fu_1946_p2(6 downto 6);
    tmp_1_nbreadreq_fu_697_p3 <= (0=>(weight_update_fifo_empty_n), others=>'-');
    tmp_7_nbwritereq_fu_647_p9 <= (0=>m_axis_weights_TREADY_int_regslice, others=>'-');
    tmp_9_fu_1824_p3 <= (read_row & lshr_ln3_fu_1814_p4);
    tmp_nbreadreq_fu_550_p9 <= (0=>(s_axis_spikes_TVALID_int_regslice), others=>'-');
    tmp_s_fu_1850_p17 <= "XXXXXXXX";
    trunc_ln442_fu_1778_p1 <= timestamp_loc_0_reg_873(16 - 1 downto 0);
    trunc_ln484_fu_1810_p1 <= read_col(3 - 1 downto 0);
    trunc_ln494_fu_1933_p1 <= add_ln493_fu_1927_p2(6 - 1 downto 0);
    trunc_ln497_fu_1952_p1 <= add_ln496_fu_1946_p2(6 - 1 downto 0);

    version_reg_ap_vld_assign_proc : process(ap_CS_fsm_state15, ap_block_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15))) then 
            version_reg_ap_vld <= ap_const_logic_1;
        else 
            version_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    w_pkt_data_fu_1889_p4 <= ((tmp_s_fu_1850_p19 & zext_ln484_fu_1847_p1) & zext_ln483_fu_1844_p1);
        weight_sum_reg <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560_weight_sum_31_out),32));


    weight_sum_reg_ap_vld_assign_proc : process(ap_CS_fsm_state47, ap_block_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47))) then 
            weight_sum_reg_ap_vld <= ap_const_logic_1;
        else 
            weight_sum_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    weight_update_fifo_din_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_process_pre_spike_fu_1062_weight_update_fifo_din, grp_process_post_spike_fu_1108_weight_update_fifo_din, ap_predicate_op236_call_state5, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weight_update_fifo_din <= grp_process_post_spike_fu_1108_weight_update_fifo_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            weight_update_fifo_din <= grp_process_pre_spike_fu_1062_weight_update_fifo_din;
        else 
            weight_update_fifo_din <= grp_process_post_spike_fu_1108_weight_update_fifo_din;
        end if; 
    end process;


    weight_update_fifo_read_assign_proc : process(learning_enable_reg_2292, ap_CS_fsm_state9, grp_apply_weight_updates_fu_1154_weight_update_fifo_read)
    begin
        if (((learning_enable_reg_2292 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            weight_update_fifo_read <= grp_apply_weight_updates_fu_1154_weight_update_fifo_read;
        else 
            weight_update_fifo_read <= ap_const_logic_0;
        end if; 
    end process;


    weight_update_fifo_write_assign_proc : process(ap_CS_fsm_state5, spike_out_valid_read_reg_2112, learning_enable_reg_2292, tmp_4_reg_2362, grp_process_pre_spike_fu_1062_weight_update_fifo_write, grp_process_post_spike_fu_1108_weight_update_fifo_write, ap_predicate_op236_call_state5, ap_CS_fsm_state7)
    begin
        if (((tmp_4_reg_2362 = ap_const_lv1_1) and (learning_enable_reg_2292 = ap_const_lv1_1) and (spike_out_valid_read_reg_2112 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            weight_update_fifo_write <= grp_process_post_spike_fu_1108_weight_update_fifo_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_predicate_op236_call_state5 = ap_const_boolean_1))) then 
            weight_update_fifo_write <= grp_process_pre_spike_fu_1062_weight_update_fifo_write;
        else 
            weight_update_fifo_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln357_fu_1714_p2 <= (initialized xor ap_const_lv1_1);
    zext_ln483_1_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_row),7));
    zext_ln483_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_row),8));
    zext_ln484_1_fu_1924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_col),7));
    zext_ln484_2_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1824_p3),64));
    zext_ln484_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_col),8));
end behav;
