
# ğŸ’¡ Verilog å®ç°å¥‡å¶åˆ†é¢‘çš„ä¸¤ç§æ–¹æ³•

åœ¨æ•°å­—è®¾è®¡ä¸­ï¼Œ**æ—¶é’Ÿåˆ†é¢‘å™¨**æ˜¯ä¸€ä¸ªéå¸¸å¸¸è§çš„æ¨¡å—ï¼Œç”¨äºç”Ÿæˆæ¯”ä¸»æ—¶é’Ÿæ›´ä½é¢‘ç‡çš„æ—¶é’Ÿä¿¡å·ã€‚  
ç‰¹åˆ«åœ°ï¼Œå½“åˆ†é¢‘ç³»æ•°ä¸º**å¥‡æ•°**æ—¶ï¼Œå¦‚ä½•ä¿æŒ**æ¥è¿‘ 50% å ç©ºæ¯”**æˆä¸ºä¸€ä¸ªæŒ‘æˆ˜ã€‚


## ğŸ“Œ åˆ†é¢‘åŸç†æ¦‚è¿°

```bash
è¾“å…¥æ—¶é’Ÿï¼š i_clk = x Hz
è¾“å‡ºæ—¶é’Ÿï¼š o_clk_div = i_clk / n

è¯´æ˜ï¼š
åˆ†é¢‘ç³»æ•° n è¡¨ç¤ºï¼šn ä¸ª i_clk å‘¨æœŸæ„æˆ o_clk_div çš„ä¸€ä¸ªå®Œæ•´å‘¨æœŸ
å½“ n ä¸ºå¶æ•°ï¼šo_clk_div å ç©ºæ¯”æ­£å¥½ä¸º 50%
å½“ n ä¸ºå¥‡æ•°ï¼šo_clk_div å ç©ºæ¯”åªèƒ½è¿‘ä¼¼ 50%ï¼Œ
æ¯”å¦‚é«˜ç”µå¹³ k æˆ– k+1 ä¸ªå‘¨æœŸ
```

# âœ… 1. ç®€å•å¶æ•°åˆ†é¢‘å™¨ï¼ˆä¸æ”¯æŒå¥‡æ•°ï¼‰

ğŸ“‚ **æ–‡ä»¶åï¼š** `clock_div.v`

```verilog
`timescale 1ns / 1ps
module clock_div#(
    parameter P_CLK_DIV_CNT = 2 //MAX = 65535
)(
    input    i_clk     ,
    input    i_rst_n     ,
    output   o_clk_div
    );
reg         ro_clk_div ;

reg  [15:0] r_cnt      ;
assign o_clk_div = ro_clk_div;

localparam L_COMPARE_CNT = P_CLK_DIV_CNT/2 - 1;

always @(posedge i_clk or negedge i_rst_n)begin
    if(!i_rst_n)
        r_cnt <= 'd0;
    else if(r_cnt == L_COMPARE_CNT)
        r_cnt <= 'd0;
    else
        r_cnt <= r_cnt + 1;
end

always @(posedge i_clk or negedge i_rst_n)begin
    if(!i_rst_n)
        ro_clk_div <= 'd0;
    else if(r_cnt == L_COMPARE_CNT)
        ro_clk_div <= ~ro_clk_div;
    else
        ro_clk_div <= ro_clk_div;
end

endmodule

```

#  âœ… 2. å¥‡å¶é€šç”¨åˆ†é¢‘å™¨ï¼ˆåŒæ²¿è¡¥å¿æ³•ï¼‰
ğŸ“‚ æ–‡ä»¶åï¼š clk_div_50duty.v
æ”¯æŒä»»æ„åˆ†é¢‘ï¼ˆå¥‡æ•°æˆ–å¶æ•°ï¼‰ï¼Œè‡ªåŠ¨åˆ‡æ¢é€»è¾‘ã€‚
```verilog
module clk_div_50duty #(
    parameter integer P_CLK_DIV_CNT = 3  // N â‰¥ 2
)(
    input  wire i_clk,       // è¾“å…¥æ—¶é’Ÿ
    input  wire i_rst_n,       // åŒæ­¥å¤ä½ï¼Œé«˜æœ‰æ•ˆ
    output wire o_clk_div    // è¾“å‡ºåˆ†é¢‘æ—¶é’Ÿï¼Œå ç©ºæ¯”çº¦ 50%
);

    // ----------------------------------------
    // åˆ¤å®šå¥‡å¶
    // ----------------------------------------
    localparam L_IS_ODD   = P_CLK_DIV_CNT[0];           // å¥‡æ•°ä¸º 1ï¼Œå¶æ•°ä¸º 0
    localparam L_HALF_CNT = (P_CLK_DIV_CNT >> 1);       // N/2ï¼Œç”¨äºå¶æ•°æƒ…å†µ

    // ----------------------------------------
    // å¶æ•°åˆ†é¢‘é€»è¾‘
    // ----------------------------------------
    reg [$clog2(P_CLK_DIV_CNT):0] r_cnt_even = 0;
    reg                           r_clk_even = 0;

    always @(posedge i_clk) begin
        if (!i_rst_n) begin
            r_cnt_even <= 0;
            r_clk_even <= 0;
        end else if (!L_IS_ODD) begin
            if (r_cnt_even == L_HALF_CNT - 1) begin
                r_cnt_even <= 0;
                r_clk_even <= ~r_clk_even;
            end else begin
                r_cnt_even <= r_cnt_even + 1;
            end
        end
    end

    // ----------------------------------------
    // å¥‡æ•°åˆ†é¢‘é€»è¾‘ï¼ˆåŒæ²¿äº’è¡¥æ³•ï¼‰
    // ----------------------------------------
    reg [$clog2(P_CLK_DIV_CNT):0] r_cnt_odd = 0;
    reg r_clk1 = 1, r_clk2 = 1;

    // ä¸Šå‡æ²¿ï¼šclk1
    always @(posedge i_clk) begin
        if (!i_rst_n) begin
            r_cnt_odd <= 0;
            r_clk1    <= 1;
        end else if (L_IS_ODD) begin
            if (r_cnt_odd == P_CLK_DIV_CNT - 1)
                r_cnt_odd <= 0;
            else
                r_cnt_odd <= r_cnt_odd + 1;

            if (r_cnt_odd == (P_CLK_DIV_CNT >> 1))
                r_clk1 <= 0;
            else if (r_cnt_odd == P_CLK_DIV_CNT - 1)
                r_clk1 <= 1;
        end
    end

    // ä¸‹é™æ²¿ï¼šclk2
    always @(negedge i_clk) begin
        if (!i_rst_n)
            r_clk2 <= 1;
        else if (L_IS_ODD) begin
            if (r_cnt_odd == (P_CLK_DIV_CNT >> 1))
                r_clk2 <= 0;
            else if (r_cnt_odd == P_CLK_DIV_CNT - 1)
                r_clk2 <= 1;
        end
    end

    // ----------------------------------------
    // è¾“å‡ºé€‰æ‹©
    // ----------------------------------------
    assign o_clk_div = (L_IS_ODD) ? (r_clk1 & r_clk2) : r_clk_even;

endmodule

```

# ğŸ§ª ä»¿çœŸæµ‹è¯• tb.v
ğŸ“‚ æ–‡ä»¶åï¼š tb.v
æ”¯æŒå¿«é€Ÿæµ‹è¯•ä»»æ„åˆ†é¢‘ç³»æ•°ã€‚
```verilog
`timescale 1ns / 1ps

module tb;

    // ---------------------------------
    // å‚æ•°ï¼šåˆ†é¢‘ç³»æ•°
    // å¯å°è¯• 3ï¼ˆå¥‡æ•°ï¼‰ï¼Œ4ï¼ˆå¶æ•°ï¼‰ï¼Œ5ï¼ˆå¥‡æ•°ï¼‰ç­‰
    // ---------------------------------
    parameter P_CLK_DIV_CNT = 2;

    // ---------------------------------
    // ä¿¡å·å£°æ˜
    // ---------------------------------
    reg  i_clk;
    reg  i_rstn;
    wire o_clk_div;

    // ---------------------------------
    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    // ---------------------------------
    clk_div_50duty #(
        .P_CLK_DIV_CNT(P_CLK_DIV_CNT)
    ) dut (
        .i_clk     (!i_clk),
        .i_rst_n     (i_rstn),
        .o_clk_div (o_clk_div)
    );

    // ---------------------------------
    // ç”Ÿæˆæ—¶é’Ÿï¼š50MHz (å‘¨æœŸ = 20ns)
    // ---------------------------------
    initial i_clk = 0;
    always #10 i_clk = ~i_clk;

    // ---------------------------------
    // å¤ä½è¿‡ç¨‹
    // ---------------------------------
    initial begin
        i_rst_n = 0;
        #100;           // ä¿æŒå¤ä½ 100ns
        i_rst_n = 1;
    end

    // ---------------------------------
    // ä»¿çœŸæ—¶é—´æ§åˆ¶
    // ---------------------------------
    initial begin
        $display("===== Start clk_div_50duty simulation (N = %0d) =====", P_CLK_DIV_CNT);
        #2000;          // ä»¿çœŸ 2000ns
        $display("===== End clk_div_50duty simulation =====");
        $stop;
    end

endmodule
```