
---------- Begin Simulation Statistics ----------
final_tick                               104258639935                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 266408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678484                       # Number of bytes of host memory used
host_op_rate                                   266931                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   375.36                       # Real time elapsed on the host
host_tick_rate                              277753463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104259                       # Number of seconds simulated
sim_ticks                                104258639935                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.563098                       # CPI: cycles per instruction
system.cpu.discardedOps                        191089                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24146869                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.639755                       # IPC: instructions per cycle
system.cpu.numCycles                        156309805                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132162936                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       450635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       902057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            264                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486568                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735625                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81015                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104626                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102546                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.901170                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65441                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              389                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51575974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51575974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51576895                       # number of overall hits
system.cpu.dcache.overall_hits::total        51576895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       465975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         465975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       473475                       # number of overall misses
system.cpu.dcache.overall_misses::total        473475                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  17601967919                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17601967919                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17601967919                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17601967919                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52041949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52041949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52050370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52050370                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008954                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009096                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37774.489874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37774.489874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37176.129508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37176.129508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       429071                       # number of writebacks
system.cpu.dcache.writebacks::total            429071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16811                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16811                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       449164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       449164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       451145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15280565131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15280565131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15478570751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15478570751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34020.013026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34020.013026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34309.525210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34309.525210                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40871885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40871885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5683983905                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5683983905                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41092884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41092884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25719.500563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25719.500563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5236711714                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5236711714                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23930.611180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23930.611180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10704089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10704089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11917984014                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11917984014                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022374                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48649.598385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48649.598385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       230335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       230335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10043853417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10043853417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021037                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43605.415664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43605.415664                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          921                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           921                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7500                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7500                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.890631                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.890631                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    198005620                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    198005620                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99952.357395                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99952.357395                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.892576                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451145                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.324599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227447                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.892576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833258281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833258281                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689018                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477175                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026857                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7523343                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7523343                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7523343                       # number of overall hits
system.cpu.icache.overall_hits::total         7523343                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30438545                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30438545                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30438545                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30438545                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7523622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7523622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7523622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7523622                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109098.727599                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109098.727599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109098.727599                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109098.727599                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30066359                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30066359                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30066359                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30066359                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107764.727599                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107764.727599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107764.727599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107764.727599                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7523343                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7523343                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30438545                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30438545                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7523622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7523622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109098.727599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109098.727599                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30066359                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30066359                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107764.727599                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107764.727599                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.968445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7523622                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26966.387097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.968445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.478454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.478454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120378231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120378231                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 104258639935                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               376859                       # number of demand (read+write) hits
system.l2.demand_hits::total                   376870                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              376859                       # number of overall hits
system.l2.overall_hits::total                  376870                       # number of overall hits
system.l2.demand_misses::.cpu.inst                268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74286                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               268                       # number of overall misses
system.l2.overall_misses::.cpu.data             74286                       # number of overall misses
system.l2.overall_misses::total                 74554                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29331992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9160483286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9189815278                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29331992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9160483286                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9189815278                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           451145                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               451424                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          451145                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              451424                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164661                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164661                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109447.731343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123313.723797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123263.879577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 109447.731343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123313.723797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123263.879577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40271                       # number of writebacks
system.l2.writebacks::total                     40271                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74547                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74547                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25226121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8143656272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8168882393                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25226121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8143656272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8168882393                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165137                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94835.041353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109633.099608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109580.296900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94835.041353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109633.099608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109580.296900                       # average overall mshr miss latency
system.l2.replacements                          58165                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       429071                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           429071                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       429071                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       429071                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            175319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                175319                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55016                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7102110614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7102110614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        230335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            230335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.238852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.238852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 129091.729933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129091.729933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6349921756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6349921756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.238852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115419.546241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115419.546241                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29331992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29331992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109447.731343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109447.731343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25226121                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25226121                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94835.041353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94835.041353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        201540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2058372672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2058372672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       220810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        220810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.087270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106817.471303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106817.471303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1793734516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1793734516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.087247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93108.461770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93108.461770                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15938.750759                       # Cycle average of tags in use
system.l2.tags.total_refs                      901938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.098593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.472411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.775995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15904.502353                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16004                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7290109                       # Number of tag accesses
system.l2.tags.data_accesses                  7290109                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    161084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    297108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005721905740                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9800                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9800                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              418941                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151485                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40271                       # Number of write requests accepted
system.mem_ctrls.readBursts                    298188                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161084                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                298188                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161084                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.425714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.885588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.838812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9797     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9800                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.274995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8648     88.24%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      0.96%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              128      1.31%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.54%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              765      7.81%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.23%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               50      0.51%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9800                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19084032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10309376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    183.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  104152517567                       # Total gap between requests
system.mem_ctrls.avgGap                     907109.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     19014912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10308416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 653144.910028122598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 182382122.113379180431                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 98873493.903495937586                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1064                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       297124                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       161084                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     43828608                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  16862300556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2410783927140                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     41192.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     56751.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14966004.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     19015936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19084032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10309376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        74281                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          74547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40271                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       653145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    182391944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        183045089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       653145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       653145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     98882702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        98882702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     98882702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       653145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    182391944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       281927791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               298172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              161069                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9984                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11315404164                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1490860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16906129164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37949.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           56699.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              268007                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             144857                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   633.750005                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   520.136381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.132847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          940      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1181      2.55%      4.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14340     30.92%     35.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1422      3.07%     38.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6378     13.75%     52.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1053      2.27%     54.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2771      5.97%     60.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          892      1.92%     62.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17400     37.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19083008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10308416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              183.035267                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               98.873494                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       167575800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        89068650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1069829040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     423597780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8230029600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  12946992540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29132587200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52059680610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.332052                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75571651471                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3481400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25205588464                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       163555980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        86932065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1059119040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     417182400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8230029600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  12814804410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29243903520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52015527015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.908551                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75861349945                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3481400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  24915889990                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40271                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17630                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       206995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 206995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29393408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29393408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74547                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74547    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74547                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           828866480                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1297721898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            221089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       469342                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           230335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          230335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       220810                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1352923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1353481                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    225335296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              225406720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           58165                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10309376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000742                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027225                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509211     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    378      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509589                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 104258639935                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2891194875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1676169                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2708226765                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
