Nitin Agrawal , Vijayan Prabhakaran , Ted Wobber , John D. Davis , Mark Manasse , Rina Panigrahy, Design tradeoffs for SSD performance, USENIX 2008 Annual Technical Conference on Annual Technical Conference, p.57-70, June 22-27, 2008, Boston, Massachusetts
Bucy, J. S., Schindler, J., Schlosser, S. W., and Ganger, G. R. 2008. The disksim simulation environment version 4.0 reference manual. http://www.pd/.cmu.edu/DiskSim/.
Li-Pin Chang, On efficient wear leveling for large-scale flash-memory storage systems, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea[doi>10.1145/1244002.1244248]
Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
Yuan-Hao Chang , Jen-Wei Hsieh , Tei-Wei Kuo, Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278533]
Yuan-Hao Chang , Tei-Wei Kuo, A Management Strategy for the Reliability and Performance Improvement of MLC-Based Flash-Memory Storage Systems, IEEE Transactions on Computers, v.60 n.3, p.305-320, March 2011[doi>10.1109/TC.2010.126]
Chi-Hao Chen , Pi-Cheng Hsiu , Tei-Wei Kuo , Chia-Lin Yang , Cheng-Yuan Michael Wang, Age-based PCM wear leveling with nearly zero search cost, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228439]
Feng Chen , David A. Koufaty , Xiaodong Zhang, Hystor: making the best use of solid state drives in high performance storage systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995902]
Chen, Y., Li, H., Wang, X., Zhu, W., Xu, W., and Zhang, T. 2012b. A 130 nm 1.2 v/3.3 v 16 kb spin-transfer torque random access memory with nondestructive self-reference sensing scheme. J. Solid-State Circuits, 560--573.
Seongcheol Hong , Dongkun Shin, NAND Flash-Based Disk Cache Using SLC/MLC Combined Flash Memory, Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os, p.21-30, May 03-03, 2010[doi>10.1109/SNAPI.2010.11]
Jen-Wei Hsieh , Tei-Wei Kuo , Po-Liang Wu , Yu-Chung Huang, Energy-efficient and performance-enhanced disks using flash-memory cache, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283851]
Xiao-Yu Hu , Evangelos Eleftheriou , Robert Haas , Ilias Iliadis , Roman Pletka, Write amplification analysis in flash-based solid state drives, Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference, May 04-April 06, 2009, Haifa, Israel[doi>10.1145/1534530.1534544]
Taeho Kgil , Trevor Mudge, FlashCache: a NAND flash memory file cache for low power web servers, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176774]
Taeho Kgil , David Roberts , Trevor Mudge, Improving NAND Flash Based Disk Caches, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.327-338, June 21-25, 2008[doi>10.1109/ISCA.2008.32]
Hyojun Kim , Seongjun Ahn, BPLRU: a buffer management scheme for improving random writes in flash storage, Proceedings of the 6th USENIX Conference on File and Storage Technologies, p.1-14, February 26-29, 2008, San Jose, California
Youngjae Kim , Aayush Gupta , Bhuvan Urgaonkar , Piotr Berman , Anand Sivasubramaniam, HybridStore: A Cost-Efficient, High-Performance Storage System Combining SSDs and HDDs, Proceedings of the 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems, p.227-236, July 25-27, 2011[doi>10.1109/MASCOTS.2011.64]
YoungHwan Kim , TaeHyoung Kim , Yuri Kim , Ah-Reum Kim, FMCM: a efficient flash memory cache management scheme for energy-efficient disks, Proceedings of the 2011 ACM Symposium on Applied Computing, March 21-24, 2011, TaiChung, Taiwan[doi>10.1145/1982185.1982320]
Kwang-Jin, L. and et al. 2008. A 90 nm 1.8 v 512 mb diode-switch pram with 266 mb/s read throughput. IEEE J. Solid-State Circuits 43, 1, 150--162.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007[doi>10.1145/1275986.1275990]
Li, J., Shi, L., Xue, C., Yang, C., and Xu, Y. 2011. Exploiting set-level write non-uniformity for energy-efficient nvm-based hybrid cache. In Proceeding of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 19--28.
Qingan Li , Jianhua Li , Liang Shi , Chun Jason Xue , Yanxiang He, MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333738]
Duo Liu , Tianzheng Wang , Yi Wang , Zhiwei Qin , Zili Shao, PCM-FTL: A Write-Activity-Aware NAND Flash Memory Management Scheme for PCM-Based Embedded Systems, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium, p.357-366, November 29-December 02, 2011[doi>10.1109/RTSS.2011.40]
Liu, D., Wang, T., Wang, Y., Qin, Z., and Shao, Z. 2012. A block-level flash memory management scheme for reducing write activities in pcm-based embedded systems. In Proceedings of the Design, Automation Test in Europe Conference (DATE). 1447--1450.
Jeanna Matthews , Sanjeev Trika , Debra Hensgen , Rick Coulson , Knut Grimsrud, IntelÂ® Turbo Memory: Nonvolatile disk caches in the storage hierarchy of mainstream computer systems, ACM Transactions on Storage (TOS), v.4 n.2, p.1-24, May 2008[doi>10.1145/1367829.1367830]
Dushyanth Narayanan , Eno Thereska , Austin Donnelly , Sameh Elnikety , Antony Rowstron, Migrating server storage to SSDs: analysis of tradeoffs, Proceedings of the 4th ACM European conference on Computer systems, April 01-03, 2009, Nuremberg, Germany[doi>10.1145/1519065.1519081]
Nirschl, T., et al. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In Proceedings of the IEEE International Electron Devices Meeting. 461--464.
Seon-yeong Park , Dawoon Jung , Jeong-uk Kang , Jin-soo Kim , Joonwon Lee, CFLRU: a replacement algorithm for flash memory, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176789]
Youngwoo Park , Seung-Ho Lim , Chul Lee , Kyu Ho Park, PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash, Proceedings of the 2008 ACM symposium on Applied computing, March 16-20, 2008, Fortaleza, Ceara, Brazil[doi>10.1145/1363686.1364038]
Youngwoo Park , Kyu Ho Park, High-Performance Scalable Flash File System Using Virtual Metadata Storage with Phase-Change RAM, IEEE Transactions on Computers, v.60 n.3, p.321-334, March 2011[doi>10.1109/TC.2010.135]
Timothy Pritchett , Mithuna Thottethodi, SieveStore: a highly-selective, ensemble-level disk cache for cost-performance, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815982]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Repository, U. T. 2007. Oltp application i/o. http://traces.cs.umass.edu/.
Mohit Saxena , Michael M. Swift, FlashVM: virtual memory management on flash, Proceedings of the 2010 USENIX conference on USENIX annual technical conference, p.14-14, June 23-25, 2010, Boston, MA
Liang Shi , Jianhua Li , Chun Jason Xue , Chengmo Yang , Xuehai Zhou, ExLRU: a unified write buffer cache management for flash memory, Proceedings of the ninth ACM international conference on Embedded software, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038642.2038694]
Liang Shi , Chun Jason Xue , Xuehai Zhou, Cooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.147-156, April 11-14, 2011[doi>10.1109/RTAS.2011.22]
Liang Shi , Chun Jason Xue , Jingtong Hu , Wei-Che Tseng , Xuehai Zhou , Edwin H.-M. Sha, Write activity reduction on flash main memory via smart victim cache, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785503]
Shu, F. and Obr, N. 2007. Data set management proposal for ata-acs2. http://www.t13.org/documents/UploadedDocuments/docs2007.
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3d stacked mram l2 cache for cmps. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA). 239--249.
Sun, G., Joo, Y., Chen, Y., Niu, D., Xie, Y., Chen, Y., and Li, H. 2010. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'10). 1--12.
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Chun Jason Xue , Youtao Zhang , Yiran Chen , Guangyu Sun , J. Jianhua Yang , Hai Li, Emerging non-volatile memories: opportunities and challenges, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039420]
Qing Yang , Jin Ren, I-CASH: Intelligently Coupled Array of SSD and HDD, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.278-289, February 12-16, 2011
Yongseok Oh , Jongmoo Choi , Donghee Lee , Sam H. Noh, Caching less for better performance: balancing cache size and update cost of flash memory cache in hybrid storage systems, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.25-25, February 14-17, 2012, San Jose, CA
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
