<stg><name>mp_mul.385_Pipeline_VITIS_LOOP_144_2</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v_114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_114"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31

]]></Node>
<StgValue><ssdm name="indvars_iv31_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017

]]></Node>
<StgValue><ssdm name="v_017_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:7 %i_cast = zext i3 %i_read

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:8 %zext_ln143_cast = zext i4 %zext_ln143_read

]]></Node>
<StgValue><ssdm name="zext_ln143_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln139 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln140 = store i64 %v_017_read, i64 %v_114

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln140 = store i64 %zext_ln143_cast, i64 %u_86_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln140 = store i4 0, i4 %t_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %j_27 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_27"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln144 = icmp_eq  i4 %j_27, i4 %indvars_iv31_read

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln144 = add i4 %j_27, i4 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:89 %store_ln139 = store i4 %add_ln144, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:6 %trunc_ln145 = trunc i4 %j_27

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:7 %zext_ln145 = zext i3 %trunc_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:8 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:9 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:11 %sub_ln145 = sub i4 %i_cast, i4 %j_27

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="7">
<![CDATA[
for.inc.split:12 %bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i7, i4 %sub_ln145, i7 3

]]></Node>
<StgValue><ssdm name="bit_sel4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:13 %xor_ln145 = xor i1 %bit_sel4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:14 %trunc_ln145_14 = trunc i4 %sub_ln145

]]></Node>
<StgValue><ssdm name="trunc_ln145_14"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.split:15 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln145, i3 %trunc_ln145_14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:16 %zext_ln145_14 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln145_14"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln145_14

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:18 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:9 %a_load = load i3 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:10 %al = trunc i64 %a_load

]]></Node>
<StgValue><ssdm name="al"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:18 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:19 %bl = trunc i64 %coeff_load

]]></Node>
<StgValue><ssdm name="bl"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:21 %ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="ah"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:24 %bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %coeff_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:20 %zext_ln105 = zext i32 %al

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:22 %zext_ln110 = zext i32 %ah

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:23 %zext_ln105_103 = zext i32 %bl

]]></Node>
<StgValue><ssdm name="zext_ln105_103"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:25 %zext_ln112 = zext i32 %bh

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %albl = mul i64 %zext_ln105_103, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albl"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:28 %albh = mul i64 %zext_ln112, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albh"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %ahbl = mul i64 %zext_ln105_103, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbl"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:32 %ahbh = mul i64 %zext_ln112, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbh"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %albl = mul i64 %zext_ln105_103, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albl"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:27 %trunc_ln106 = trunc i64 %albl

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:28 %albh = mul i64 %zext_ln112, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="albh"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:29 %trunc_ln106_153 = trunc i64 %albh

]]></Node>
<StgValue><ssdm name="trunc_ln106_153"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:30 %ahbl = mul i64 %zext_ln105_103, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbl"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:31 %trunc_ln106_154 = trunc i64 %ahbl

]]></Node>
<StgValue><ssdm name="trunc_ln106_154"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:32 %ahbh = mul i64 %zext_ln112, i64 %zext_ln110

]]></Node>
<StgValue><ssdm name="ahbh"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:33 %trunc_ln106_155 = trunc i64 %ahbh

]]></Node>
<StgValue><ssdm name="trunc_ln106_155"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:34 %tmp_263 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:45 %tmp_265 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:47 %tmp_266 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:58 %tmp_267 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="34" op_0_bw="32">
<![CDATA[
for.inc.split:35 %zext_ln106 = zext i32 %tmp_263

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:36 %zext_ln123 = zext i32 %trunc_ln106_154

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:37 %zext_ln123_93 = zext i32 %trunc_ln106_153

]]></Node>
<StgValue><ssdm name="zext_ln123_93"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:38 %add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_93

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="34" op_0_bw="33">
<![CDATA[
for.inc.split:39 %zext_ln123_94 = zext i33 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_94"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc.split:40 %temp = add i34 %zext_ln123_94, i34 %zext_ln106

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:41 %tmp_264 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="34">
<![CDATA[
for.inc.split:43 %trunc_ln125 = trunc i34 %temp

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="2">
<![CDATA[
for.inc.split:42 %zext_ln106_118 = zext i2 %tmp_264

]]></Node>
<StgValue><ssdm name="zext_ln106_118"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:46 %zext_ln106_119 = zext i32 %tmp_265

]]></Node>
<StgValue><ssdm name="zext_ln106_119"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:48 %zext_ln106_120 = zext i32 %tmp_266

]]></Node>
<StgValue><ssdm name="zext_ln106_120"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:49 %zext_ln130 = zext i32 %trunc_ln106_155

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:50 %add_ln130_116 = add i32 %trunc_ln106_155, i32 %tmp_265

]]></Node>
<StgValue><ssdm name="add_ln130_116"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:51 %add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_119

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="34" op_0_bw="33">
<![CDATA[
for.inc.split:52 %zext_ln130_93 = zext i33 %add_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_93"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:53 %add_ln130_111 = add i33 %zext_ln106_120, i33 %zext_ln106_118

]]></Node>
<StgValue><ssdm name="add_ln130_111"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:54 %trunc_ln130 = trunc i33 %add_ln130_111

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="34" op_0_bw="33">
<![CDATA[
for.inc.split:55 %zext_ln130_94 = zext i33 %add_ln130_111

]]></Node>
<StgValue><ssdm name="zext_ln130_94"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_116

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc.split:57 %temp_50 = add i34 %zext_ln130_94, i34 %zext_ln130_93

]]></Node>
<StgValue><ssdm name="temp_50"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:60 %tmp_268 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_50, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:2 %v_114_load = load i64 %v_114

]]></Node>
<StgValue><ssdm name="v_114_load"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:44 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:59 %and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_267, i32 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.inc.split:61 %and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_268, i32 0

]]></Node>
<StgValue><ssdm name="and_ln133_s"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="34">
<![CDATA[
for.inc.split:62 %zext_ln133 = zext i34 %and_ln133_s

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %add_ln133 = add i64 %zext_ln133, i64 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:64 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:65 %v_146 = add i64 %or_ln, i64 %v_114_load

]]></Node>
<StgValue><ssdm name="v_146"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:66 %xor_ln105 = xor i64 %v_146, i64 %shl_ln

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:67 %xor_ln105_41 = xor i64 %shl_ln, i64 %v_114_load

]]></Node>
<StgValue><ssdm name="xor_ln105_41"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:68 %or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_41

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:69 %xor_ln105_42 = xor i64 %or_ln105, i64 %v_146

]]></Node>
<StgValue><ssdm name="xor_ln105_42"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:70 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_42, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:71 %zext_ln105_104 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105_104"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:72 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:73 %or_ln18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:74 %tempReg = add i64 %or_ln18, i64 %zext_ln105_104

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:90 %store_ln140 = store i64 %v_146, i64 %v_114

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %u_86_out_load = load i64 %u_86_out

]]></Node>
<StgValue><ssdm name="u_86_out_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:75 %v = add i64 %tempReg, i64 %u_86_out_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:91 %store_ln140 = store i64 %v, i64 %u_86_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc22.exitStub:0 %v_114_load_3 = load i64 %v_114

]]></Node>
<StgValue><ssdm name="v_114_load_3"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
for.inc22.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:0 %t_out_load = load i4 %t_out

]]></Node>
<StgValue><ssdm name="t_out_load"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:76 %xor_ln147 = xor i64 %v, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %xor_ln147_25 = xor i64 %tempReg, i64 %u_86_out_load

]]></Node>
<StgValue><ssdm name="xor_ln147_25"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:78 %or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_25

]]></Node>
<StgValue><ssdm name="or_ln147"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:79 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:80 %xor_ln147_28 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147_28"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split:81 %trunc_ln147 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.split:82 %xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_28, i63 %trunc_ln147

]]></Node>
<StgValue><ssdm name="xor_ln147_s"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:83 %and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:84 %xor_ln147_27 = xor i64 %or_ln147, i64 %v

]]></Node>
<StgValue><ssdm name="xor_ln147_27"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:85 %or_ln147_12 = or i64 %xor_ln147_27, i64 %and_ln147

]]></Node>
<StgValue><ssdm name="or_ln147_12"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:86 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1">
<![CDATA[
for.inc.split:87 %zext_ln148 = zext i1 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:88 %u = add i4 %zext_ln148, i4 %t_out_load

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:92 %store_ln140 = store i4 %u, i4 %t_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:93 %br_ln144 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="159" name="v_017" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_017"/></StgValue>
</port>
<port id="160" name="zext_ln143" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln143"/></StgValue>
</port>
<port id="161" name="indvars_iv31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv31"/></StgValue>
</port>
<port id="162" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="164" name="coeff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="v_114_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_114_out"/></StgValue>
</port>
<port id="166" name="u_86_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="u_86_out"/></StgValue>
</port>
<port id="167" name="t_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="t_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="169" from="StgValue_168" to="v_114" fromId="168" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_168" to="j" fromId="168" toId="14">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="171" toId="15">
</dataflow>
<dataflow id="173" from="coeff" to="specbramwithbyteenable_ln0" fromId="164" toId="15">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.i3" to="i_read" fromId="174" toId="16">
</dataflow>
<dataflow id="176" from="i" to="i_read" fromId="163" toId="16">
</dataflow>
<dataflow id="178" from="_ssdm_op_Read.ap_auto.i4" to="indvars_iv31_read" fromId="177" toId="17">
</dataflow>
<dataflow id="179" from="indvars_iv31" to="indvars_iv31_read" fromId="161" toId="17">
</dataflow>
<dataflow id="180" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln143_read" fromId="177" toId="18">
</dataflow>
<dataflow id="181" from="zext_ln143" to="zext_ln143_read" fromId="160" toId="18">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i64" to="v_017_read" fromId="182" toId="19">
</dataflow>
<dataflow id="184" from="v_017" to="v_017_read" fromId="159" toId="19">
</dataflow>
<dataflow id="185" from="i_read" to="i_cast" fromId="16" toId="20">
</dataflow>
<dataflow id="186" from="zext_ln143_read" to="zext_ln143_cast" fromId="18" toId="21">
</dataflow>
<dataflow id="188" from="StgValue_187" to="store_ln139" fromId="187" toId="22">
</dataflow>
<dataflow id="189" from="j" to="store_ln139" fromId="14" toId="22">
</dataflow>
<dataflow id="190" from="v_017_read" to="store_ln140" fromId="19" toId="23">
</dataflow>
<dataflow id="191" from="v_114" to="store_ln140" fromId="13" toId="23">
</dataflow>
<dataflow id="192" from="zext_ln143_cast" to="store_ln140" fromId="21" toId="24">
</dataflow>
<dataflow id="193" from="u_86_out" to="store_ln140" fromId="166" toId="24">
</dataflow>
<dataflow id="194" from="StgValue_187" to="store_ln140" fromId="187" toId="25">
</dataflow>
<dataflow id="195" from="t_out" to="store_ln140" fromId="167" toId="25">
</dataflow>
<dataflow id="196" from="j" to="j_27" fromId="14" toId="27">
</dataflow>
<dataflow id="197" from="j_27" to="icmp_ln144" fromId="27" toId="28">
</dataflow>
<dataflow id="198" from="indvars_iv31_read" to="icmp_ln144" fromId="17" toId="28">
</dataflow>
<dataflow id="199" from="j_27" to="add_ln144" fromId="27" toId="29">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln144" fromId="200" toId="29">
</dataflow>
<dataflow id="202" from="icmp_ln144" to="br_ln144" fromId="28" toId="30">
</dataflow>
<dataflow id="203" from="add_ln144" to="store_ln139" fromId="29" toId="31">
</dataflow>
<dataflow id="204" from="j" to="store_ln139" fromId="14" toId="31">
</dataflow>
<dataflow id="205" from="j_27" to="trunc_ln145" fromId="27" toId="32">
</dataflow>
<dataflow id="206" from="trunc_ln145" to="zext_ln145" fromId="32" toId="33">
</dataflow>
<dataflow id="207" from="a" to="a_addr" fromId="162" toId="34">
</dataflow>
<dataflow id="209" from="StgValue_208" to="a_addr" fromId="208" toId="34">
</dataflow>
<dataflow id="210" from="zext_ln145" to="a_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="211" from="a_addr" to="a_load" fromId="34" toId="35">
</dataflow>
<dataflow id="212" from="i_cast" to="sub_ln145" fromId="20" toId="36">
</dataflow>
<dataflow id="213" from="j_27" to="sub_ln145" fromId="27" toId="36">
</dataflow>
<dataflow id="215" from="_ssdm_op_BitSelect.i1.i4.i7" to="bit_sel4" fromId="214" toId="37">
</dataflow>
<dataflow id="216" from="sub_ln145" to="bit_sel4" fromId="36" toId="37">
</dataflow>
<dataflow id="218" from="StgValue_217" to="bit_sel4" fromId="217" toId="37">
</dataflow>
<dataflow id="219" from="bit_sel4" to="xor_ln145" fromId="37" toId="38">
</dataflow>
<dataflow id="221" from="StgValue_220" to="xor_ln145" fromId="220" toId="38">
</dataflow>
<dataflow id="222" from="sub_ln145" to="trunc_ln145_14" fromId="36" toId="39">
</dataflow>
<dataflow id="224" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp" fromId="223" toId="40">
</dataflow>
<dataflow id="225" from="xor_ln145" to="tmp" fromId="38" toId="40">
</dataflow>
<dataflow id="226" from="trunc_ln145_14" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="227" from="tmp" to="zext_ln145_14" fromId="40" toId="41">
</dataflow>
<dataflow id="228" from="coeff" to="coeff_addr" fromId="164" toId="42">
</dataflow>
<dataflow id="229" from="StgValue_208" to="coeff_addr" fromId="208" toId="42">
</dataflow>
<dataflow id="230" from="zext_ln145_14" to="coeff_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="231" from="coeff_addr" to="coeff_load" fromId="42" toId="43">
</dataflow>
<dataflow id="232" from="a_addr" to="a_load" fromId="34" toId="44">
</dataflow>
<dataflow id="233" from="a_load" to="al" fromId="44" toId="45">
</dataflow>
<dataflow id="234" from="coeff_addr" to="coeff_load" fromId="42" toId="46">
</dataflow>
<dataflow id="235" from="coeff_load" to="bl" fromId="46" toId="47">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="ah" fromId="236" toId="48">
</dataflow>
<dataflow id="238" from="a_load" to="ah" fromId="44" toId="48">
</dataflow>
<dataflow id="240" from="StgValue_239" to="ah" fromId="239" toId="48">
</dataflow>
<dataflow id="242" from="StgValue_241" to="ah" fromId="241" toId="48">
</dataflow>
<dataflow id="243" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="bh" fromId="236" toId="49">
</dataflow>
<dataflow id="244" from="coeff_load" to="bh" fromId="46" toId="49">
</dataflow>
<dataflow id="245" from="StgValue_239" to="bh" fromId="239" toId="49">
</dataflow>
<dataflow id="246" from="StgValue_241" to="bh" fromId="241" toId="49">
</dataflow>
<dataflow id="247" from="al" to="zext_ln105" fromId="45" toId="50">
</dataflow>
<dataflow id="248" from="ah" to="zext_ln110" fromId="48" toId="51">
</dataflow>
<dataflow id="249" from="bl" to="zext_ln105_103" fromId="47" toId="52">
</dataflow>
<dataflow id="250" from="bh" to="zext_ln112" fromId="49" toId="53">
</dataflow>
<dataflow id="251" from="zext_ln105_103" to="albl" fromId="52" toId="54">
</dataflow>
<dataflow id="252" from="zext_ln105" to="albl" fromId="50" toId="54">
</dataflow>
<dataflow id="253" from="zext_ln112" to="albh" fromId="53" toId="55">
</dataflow>
<dataflow id="254" from="zext_ln105" to="albh" fromId="50" toId="55">
</dataflow>
<dataflow id="255" from="zext_ln105_103" to="ahbl" fromId="52" toId="56">
</dataflow>
<dataflow id="256" from="zext_ln110" to="ahbl" fromId="51" toId="56">
</dataflow>
<dataflow id="257" from="zext_ln112" to="ahbh" fromId="53" toId="57">
</dataflow>
<dataflow id="258" from="zext_ln110" to="ahbh" fromId="51" toId="57">
</dataflow>
<dataflow id="259" from="zext_ln105_103" to="albl" fromId="52" toId="58">
</dataflow>
<dataflow id="260" from="zext_ln105" to="albl" fromId="50" toId="58">
</dataflow>
<dataflow id="261" from="albl" to="trunc_ln106" fromId="58" toId="59">
</dataflow>
<dataflow id="262" from="zext_ln112" to="albh" fromId="53" toId="60">
</dataflow>
<dataflow id="263" from="zext_ln105" to="albh" fromId="50" toId="60">
</dataflow>
<dataflow id="264" from="albh" to="trunc_ln106_153" fromId="60" toId="61">
</dataflow>
<dataflow id="265" from="zext_ln105_103" to="ahbl" fromId="52" toId="62">
</dataflow>
<dataflow id="266" from="zext_ln110" to="ahbl" fromId="51" toId="62">
</dataflow>
<dataflow id="267" from="ahbl" to="trunc_ln106_154" fromId="62" toId="63">
</dataflow>
<dataflow id="268" from="zext_ln112" to="ahbh" fromId="53" toId="64">
</dataflow>
<dataflow id="269" from="zext_ln110" to="ahbh" fromId="51" toId="64">
</dataflow>
<dataflow id="270" from="ahbh" to="trunc_ln106_155" fromId="64" toId="65">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_263" fromId="236" toId="66">
</dataflow>
<dataflow id="272" from="albl" to="tmp_263" fromId="58" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_239" to="tmp_263" fromId="239" toId="66">
</dataflow>
<dataflow id="274" from="StgValue_241" to="tmp_263" fromId="241" toId="66">
</dataflow>
<dataflow id="275" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_265" fromId="236" toId="67">
</dataflow>
<dataflow id="276" from="ahbl" to="tmp_265" fromId="62" toId="67">
</dataflow>
<dataflow id="277" from="StgValue_239" to="tmp_265" fromId="239" toId="67">
</dataflow>
<dataflow id="278" from="StgValue_241" to="tmp_265" fromId="241" toId="67">
</dataflow>
<dataflow id="279" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_266" fromId="236" toId="68">
</dataflow>
<dataflow id="280" from="albh" to="tmp_266" fromId="60" toId="68">
</dataflow>
<dataflow id="281" from="StgValue_239" to="tmp_266" fromId="239" toId="68">
</dataflow>
<dataflow id="282" from="StgValue_241" to="tmp_266" fromId="241" toId="68">
</dataflow>
<dataflow id="283" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_267" fromId="236" toId="69">
</dataflow>
<dataflow id="284" from="ahbh" to="tmp_267" fromId="64" toId="69">
</dataflow>
<dataflow id="285" from="StgValue_239" to="tmp_267" fromId="239" toId="69">
</dataflow>
<dataflow id="286" from="StgValue_241" to="tmp_267" fromId="241" toId="69">
</dataflow>
<dataflow id="287" from="tmp_263" to="zext_ln106" fromId="66" toId="70">
</dataflow>
<dataflow id="288" from="trunc_ln106_154" to="zext_ln123" fromId="63" toId="71">
</dataflow>
<dataflow id="289" from="trunc_ln106_153" to="zext_ln123_93" fromId="61" toId="72">
</dataflow>
<dataflow id="290" from="zext_ln123" to="add_ln123" fromId="71" toId="73">
</dataflow>
<dataflow id="291" from="zext_ln123_93" to="add_ln123" fromId="72" toId="73">
</dataflow>
<dataflow id="292" from="add_ln123" to="zext_ln123_94" fromId="73" toId="74">
</dataflow>
<dataflow id="293" from="zext_ln123_94" to="temp" fromId="74" toId="75">
</dataflow>
<dataflow id="294" from="zext_ln106" to="temp" fromId="70" toId="75">
</dataflow>
<dataflow id="296" from="_ssdm_op_PartSelect.i2.i34.i32.i32" to="tmp_264" fromId="295" toId="76">
</dataflow>
<dataflow id="297" from="temp" to="tmp_264" fromId="75" toId="76">
</dataflow>
<dataflow id="298" from="StgValue_239" to="tmp_264" fromId="239" toId="76">
</dataflow>
<dataflow id="300" from="StgValue_299" to="tmp_264" fromId="299" toId="76">
</dataflow>
<dataflow id="301" from="temp" to="trunc_ln125" fromId="75" toId="77">
</dataflow>
<dataflow id="302" from="tmp_264" to="zext_ln106_118" fromId="76" toId="78">
</dataflow>
<dataflow id="303" from="tmp_265" to="zext_ln106_119" fromId="67" toId="79">
</dataflow>
<dataflow id="304" from="tmp_266" to="zext_ln106_120" fromId="68" toId="80">
</dataflow>
<dataflow id="305" from="trunc_ln106_155" to="zext_ln130" fromId="65" toId="81">
</dataflow>
<dataflow id="306" from="trunc_ln106_155" to="add_ln130_116" fromId="65" toId="82">
</dataflow>
<dataflow id="307" from="tmp_265" to="add_ln130_116" fromId="67" toId="82">
</dataflow>
<dataflow id="308" from="zext_ln130" to="add_ln130" fromId="81" toId="83">
</dataflow>
<dataflow id="309" from="zext_ln106_119" to="add_ln130" fromId="79" toId="83">
</dataflow>
<dataflow id="310" from="add_ln130" to="zext_ln130_93" fromId="83" toId="84">
</dataflow>
<dataflow id="311" from="zext_ln106_120" to="add_ln130_111" fromId="80" toId="85">
</dataflow>
<dataflow id="312" from="zext_ln106_118" to="add_ln130_111" fromId="78" toId="85">
</dataflow>
<dataflow id="313" from="add_ln130_111" to="trunc_ln130" fromId="85" toId="86">
</dataflow>
<dataflow id="314" from="add_ln130_111" to="zext_ln130_94" fromId="85" toId="87">
</dataflow>
<dataflow id="315" from="trunc_ln130" to="add_ln105" fromId="86" toId="88">
</dataflow>
<dataflow id="316" from="add_ln130_116" to="add_ln105" fromId="82" toId="88">
</dataflow>
<dataflow id="317" from="zext_ln130_94" to="temp_50" fromId="87" toId="89">
</dataflow>
<dataflow id="318" from="zext_ln130_93" to="temp_50" fromId="84" toId="89">
</dataflow>
<dataflow id="319" from="_ssdm_op_PartSelect.i2.i34.i32.i32" to="tmp_268" fromId="295" toId="90">
</dataflow>
<dataflow id="320" from="temp_50" to="tmp_268" fromId="89" toId="90">
</dataflow>
<dataflow id="321" from="StgValue_239" to="tmp_268" fromId="239" toId="90">
</dataflow>
<dataflow id="322" from="StgValue_299" to="tmp_268" fromId="299" toId="90">
</dataflow>
<dataflow id="323" from="v_114" to="v_114_load" fromId="13" toId="91">
</dataflow>
<dataflow id="325" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="shl_ln" fromId="324" toId="92">
</dataflow>
<dataflow id="326" from="trunc_ln125" to="shl_ln" fromId="77" toId="92">
</dataflow>
<dataflow id="327" from="StgValue_208" to="shl_ln" fromId="208" toId="92">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="and_ln" fromId="324" toId="93">
</dataflow>
<dataflow id="329" from="tmp_267" to="and_ln" fromId="69" toId="93">
</dataflow>
<dataflow id="330" from="StgValue_208" to="and_ln" fromId="208" toId="93">
</dataflow>
<dataflow id="332" from="_ssdm_op_BitConcatenate.i34.i2.i32" to="and_ln133_s" fromId="331" toId="94">
</dataflow>
<dataflow id="333" from="tmp_268" to="and_ln133_s" fromId="90" toId="94">
</dataflow>
<dataflow id="334" from="StgValue_208" to="and_ln133_s" fromId="208" toId="94">
</dataflow>
<dataflow id="335" from="and_ln133_s" to="zext_ln133" fromId="94" toId="95">
</dataflow>
<dataflow id="336" from="zext_ln133" to="add_ln133" fromId="95" toId="96">
</dataflow>
<dataflow id="337" from="and_ln" to="add_ln133" fromId="93" toId="96">
</dataflow>
<dataflow id="338" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or_ln" fromId="324" toId="97">
</dataflow>
<dataflow id="339" from="trunc_ln125" to="or_ln" fromId="77" toId="97">
</dataflow>
<dataflow id="340" from="trunc_ln106" to="or_ln" fromId="59" toId="97">
</dataflow>
<dataflow id="341" from="or_ln" to="v_146" fromId="97" toId="98">
</dataflow>
<dataflow id="342" from="v_114_load" to="v_146" fromId="91" toId="98">
</dataflow>
<dataflow id="343" from="v_146" to="xor_ln105" fromId="98" toId="99">
</dataflow>
<dataflow id="344" from="shl_ln" to="xor_ln105" fromId="92" toId="99">
</dataflow>
<dataflow id="345" from="shl_ln" to="xor_ln105_41" fromId="92" toId="100">
</dataflow>
<dataflow id="346" from="v_114_load" to="xor_ln105_41" fromId="91" toId="100">
</dataflow>
<dataflow id="347" from="xor_ln105" to="or_ln105" fromId="99" toId="101">
</dataflow>
<dataflow id="348" from="xor_ln105_41" to="or_ln105" fromId="100" toId="101">
</dataflow>
<dataflow id="349" from="or_ln105" to="xor_ln105_42" fromId="101" toId="102">
</dataflow>
<dataflow id="350" from="v_146" to="xor_ln105_42" fromId="98" toId="102">
</dataflow>
<dataflow id="352" from="_ssdm_op_BitSelect.i1.i64.i32" to="carry" fromId="351" toId="103">
</dataflow>
<dataflow id="353" from="xor_ln105_42" to="carry" fromId="102" toId="103">
</dataflow>
<dataflow id="354" from="StgValue_241" to="carry" fromId="241" toId="103">
</dataflow>
<dataflow id="355" from="carry" to="zext_ln105_104" fromId="103" toId="104">
</dataflow>
<dataflow id="356" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_s" fromId="236" toId="105">
</dataflow>
<dataflow id="357" from="add_ln133" to="tmp_s" fromId="96" toId="105">
</dataflow>
<dataflow id="358" from="StgValue_239" to="tmp_s" fromId="239" toId="105">
</dataflow>
<dataflow id="359" from="StgValue_241" to="tmp_s" fromId="241" toId="105">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or_ln18" fromId="324" toId="106">
</dataflow>
<dataflow id="361" from="tmp_s" to="or_ln18" fromId="105" toId="106">
</dataflow>
<dataflow id="362" from="add_ln105" to="or_ln18" fromId="88" toId="106">
</dataflow>
<dataflow id="363" from="or_ln18" to="tempReg" fromId="106" toId="107">
</dataflow>
<dataflow id="364" from="zext_ln105_104" to="tempReg" fromId="104" toId="107">
</dataflow>
<dataflow id="365" from="v_146" to="store_ln140" fromId="98" toId="108">
</dataflow>
<dataflow id="366" from="v_114" to="store_ln140" fromId="13" toId="108">
</dataflow>
<dataflow id="367" from="u_86_out" to="u_86_out_load" fromId="166" toId="109">
</dataflow>
<dataflow id="368" from="tempReg" to="v" fromId="107" toId="110">
</dataflow>
<dataflow id="369" from="u_86_out_load" to="v" fromId="109" toId="110">
</dataflow>
<dataflow id="370" from="v" to="store_ln140" fromId="110" toId="111">
</dataflow>
<dataflow id="371" from="u_86_out" to="store_ln140" fromId="166" toId="111">
</dataflow>
<dataflow id="372" from="t_out" to="t_out_load" fromId="167" toId="112">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecPipeline" to="specpipeline_ln139" fromId="373" toId="113">
</dataflow>
<dataflow id="376" from="StgValue_375" to="specpipeline_ln139" fromId="375" toId="113">
</dataflow>
<dataflow id="377" from="StgValue_208" to="specpipeline_ln139" fromId="208" toId="113">
</dataflow>
<dataflow id="378" from="StgValue_208" to="specpipeline_ln139" fromId="208" toId="113">
</dataflow>
<dataflow id="379" from="StgValue_208" to="specpipeline_ln139" fromId="208" toId="113">
</dataflow>
<dataflow id="381" from="empty_44" to="specpipeline_ln139" fromId="380" toId="113">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln139" fromId="382" toId="114">
</dataflow>
<dataflow id="385" from="StgValue_384" to="speclooptripcount_ln139" fromId="384" toId="114">
</dataflow>
<dataflow id="387" from="StgValue_386" to="speclooptripcount_ln139" fromId="386" toId="114">
</dataflow>
<dataflow id="389" from="StgValue_388" to="speclooptripcount_ln139" fromId="388" toId="114">
</dataflow>
<dataflow id="391" from="_ssdm_op_SpecLoopName" to="specloopname_ln144" fromId="390" toId="115">
</dataflow>
<dataflow id="393" from="empty_29" to="specloopname_ln144" fromId="392" toId="115">
</dataflow>
<dataflow id="394" from="v" to="xor_ln147" fromId="110" toId="116">
</dataflow>
<dataflow id="395" from="tempReg" to="xor_ln147" fromId="107" toId="116">
</dataflow>
<dataflow id="396" from="tempReg" to="xor_ln147_25" fromId="107" toId="117">
</dataflow>
<dataflow id="397" from="u_86_out_load" to="xor_ln147_25" fromId="109" toId="117">
</dataflow>
<dataflow id="398" from="xor_ln147" to="or_ln147" fromId="116" toId="118">
</dataflow>
<dataflow id="399" from="xor_ln147_25" to="or_ln147" fromId="117" toId="118">
</dataflow>
<dataflow id="401" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="400" toId="119">
</dataflow>
<dataflow id="402" from="tempReg" to="bit_sel" fromId="107" toId="119">
</dataflow>
<dataflow id="404" from="StgValue_403" to="bit_sel" fromId="403" toId="119">
</dataflow>
<dataflow id="405" from="bit_sel" to="xor_ln147_28" fromId="119" toId="120">
</dataflow>
<dataflow id="406" from="StgValue_220" to="xor_ln147_28" fromId="220" toId="120">
</dataflow>
<dataflow id="407" from="tempReg" to="trunc_ln147" fromId="107" toId="121">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln147_s" fromId="408" toId="122">
</dataflow>
<dataflow id="410" from="xor_ln147_28" to="xor_ln147_s" fromId="120" toId="122">
</dataflow>
<dataflow id="411" from="trunc_ln147" to="xor_ln147_s" fromId="121" toId="122">
</dataflow>
<dataflow id="412" from="xor_ln147_s" to="and_ln147" fromId="122" toId="123">
</dataflow>
<dataflow id="413" from="add_ln133" to="and_ln147" fromId="96" toId="123">
</dataflow>
<dataflow id="414" from="or_ln147" to="xor_ln147_27" fromId="118" toId="124">
</dataflow>
<dataflow id="415" from="v" to="xor_ln147_27" fromId="110" toId="124">
</dataflow>
<dataflow id="416" from="xor_ln147_27" to="or_ln147_12" fromId="124" toId="125">
</dataflow>
<dataflow id="417" from="and_ln147" to="or_ln147_12" fromId="123" toId="125">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_134" fromId="351" toId="126">
</dataflow>
<dataflow id="419" from="or_ln147_12" to="tmp_134" fromId="125" toId="126">
</dataflow>
<dataflow id="420" from="StgValue_241" to="tmp_134" fromId="241" toId="126">
</dataflow>
<dataflow id="421" from="tmp_134" to="zext_ln148" fromId="126" toId="127">
</dataflow>
<dataflow id="422" from="zext_ln148" to="u" fromId="127" toId="128">
</dataflow>
<dataflow id="423" from="t_out_load" to="u" fromId="112" toId="128">
</dataflow>
<dataflow id="424" from="u" to="store_ln140" fromId="128" toId="129">
</dataflow>
<dataflow id="425" from="t_out" to="store_ln140" fromId="167" toId="129">
</dataflow>
<dataflow id="426" from="v_114" to="v_114_load_3" fromId="13" toId="131">
</dataflow>
<dataflow id="428" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="427" toId="132">
</dataflow>
<dataflow id="429" from="v_114_out" to="write_ln0" fromId="165" toId="132">
</dataflow>
<dataflow id="430" from="v_114_load_3" to="write_ln0" fromId="131" toId="132">
</dataflow>
<dataflow id="431" from="icmp_ln144" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="432" from="icmp_ln144" to="StgValue_10" fromId="28" toId="10">
</dataflow>
</dataflows>


</stg>
