
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 36 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8429473 heartbeat IPC: 1.78107 cumulative IPC: 1.78107 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14052754 heartbeat IPC: 1.77832 cumulative IPC: 1.77969 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19674399 heartbeat IPC: 1.77884 cumulative IPC: 1.77941 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25338126 heartbeat IPC: 1.76562 cumulative IPC: 1.77594 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30987165 heartbeat IPC: 1.77021 cumulative IPC: 1.77479 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36589081 heartbeat IPC: 1.7851 cumulative IPC: 1.7765 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42200783 heartbeat IPC: 1.78199 cumulative IPC: 1.77728 (Simulation time: 0 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47931969 heartbeat IPC: 1.74484 cumulative IPC: 1.77316 (Simulation time: 0 hr 7 min 36 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53544048 heartbeat IPC: 1.78187 cumulative IPC: 1.77413 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 59104952 heartbeat IPC: 1.79827 cumulative IPC: 1.77651 (Simulation time: 0 hr 9 min 11 sec) 
Finished CPU 0 instructions: 100000002 cycles: 56290089 cumulative IPC: 1.77651 (Simulation time: 0 hr 9 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77651 instructions: 100000002 cycles: 56290089
cpu0_DTLB TOTAL     ACCESS:   16101566  HIT:   15018491  MISS:    1083075
cpu0_DTLB LOAD      ACCESS:   10874821  HIT:    9809503  MISS:    1065318
cpu0_DTLB RFO       ACCESS:    5226745  HIT:    5208988  MISS:      17757
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5018 cycles
cpu0_ITLB TOTAL     ACCESS:    1803481  HIT:    1803481  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1803481  HIT:    1803481  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2749634  HIT:    2749634  MISS:          0
cpu0_L1I LOAD      ACCESS:    2749634  HIT:    2749634  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083075  HIT:    1076118  MISS:       6957
cpu0_STLB LOAD      ACCESS:    1065318  HIT:    1060414  MISS:       4904
cpu0_STLB RFO       ACCESS:      17757  HIT:      15704  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.981 cycles
cpu0_L1D TOTAL     ACCESS:   18598136  HIT:   17937332  MISS:     660804
cpu0_L1D LOAD      ACCESS:   10915521  HIT:   10434775  MISS:     480746
cpu0_L1D RFO       ACCESS:    7675979  HIT:    7500558  MISS:     175421
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6636  HIT:       1999  MISS:       4637
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.538 cycles
cpu0_L2C TOTAL     ACCESS:     838880  HIT:     409949  MISS:     428931
cpu0_L2C LOAD      ACCESS:     480718  HIT:     197410  MISS:     283308
cpu0_L2C RFO       ACCESS:     175374  HIT:      34918  MISS:     140456
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178151  HIT:     173218  MISS:       4933
cpu0_L2C TRANSLATION ACCESS:       4637  HIT:       4403  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.925 cycles
LLC TOTAL     ACCESS:     580547  HIT:     246118  MISS:     334429
LLC LOAD      ACCESS:     283308  HIT:      92772  MISS:     190536
LLC RFO       ACCESS:     140456  HIT:      63629  MISS:      76827
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156549  HIT:      89625  MISS:      66924
LLC TRANSLATION ACCESS:        234  HIT:         92  MISS:        142
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 223.382 cycles
OPTgen accesses: 7361
OPTgen hits: 2837
OPTgen hit rate: 38.541



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18476  ROW_BUFFER_MISS:     249027
 DBUS AVG_CONGESTED_CYCLE:    3.99887
 WQ ROW_BUFFER_HIT:       5387  ROW_BUFFER_MISS:      77393  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.618
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

