{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668819313462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668819313467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 08:55:13 2022 " "Processing started: Sat Nov 19 08:55:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668819313467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819313467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Giraffe_ADC -c Giraffe_ADC " "Command: quartus_sta Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668819313467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668819313588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668819313966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314017 ""}
{ "Info" "ISTA_SDC_FOUND" "Giraffe_ADC.out.sdc " "Reading SDC File: 'Giraffe_ADC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668819314571 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819314598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819314598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819314598 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819314598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819314598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819314598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819314598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819314598 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1668819314598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668819314599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668819314607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.511 " "Worst-case setup slack is 5.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.511               0.000 clk_50M  " "    5.511               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.053               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.053               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk_50M  " "    0.349               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.859 " "Worst-case recovery slack is 10.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.859               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.859               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.753               0.000 clk_50M  " "   13.753               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.128 " "Worst-case removal slack is 4.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.128               0.000 clk_50M  " "    4.128               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.823               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.823               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.621 " "Worst-case minimum pulse width slack is 9.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 clk_50M  " "    9.621               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819314792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819314792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819314949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668819314971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668819315336 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819315538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819315538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819315538 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819315538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819315538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819315538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819315538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819315538 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1668819315538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.793 " "Worst-case setup slack is 6.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.793               0.000 clk_50M  " "    6.793               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.187               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.187               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819315610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk_50M  " "    0.346               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819315639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.806 " "Worst-case recovery slack is 11.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.806               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.806               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.331               0.000 clk_50M  " "   14.331               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819315652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.887 " "Worst-case removal slack is 3.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.887               0.000 clk_50M  " "    3.887               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.239               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.239               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819315665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.641 " "Worst-case minimum pulse width slack is 9.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.641               0.000 clk_50M  " "    9.641               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.709               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.709               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819315669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819315669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668819315831 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819316015 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668819316015 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668819316015 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819316015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819316015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819316015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819316015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1668819316015 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1668819316015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.949 " "Worst-case setup slack is 10.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.949               0.000 clk_50M  " "   10.949               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.747               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.747               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819316043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 clk_50M  " "    0.024               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819316074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.797 " "Worst-case recovery slack is 13.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.797               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.797               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.387               0.000 clk_50M  " "   15.387               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819316087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.973 " "Worst-case removal slack is 2.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.973               0.000 clk_50M  " "    2.973               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.467               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.467               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819316102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk_50M  " "    9.371               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.779               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.779               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668819316107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668819316107 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819316606 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668819316606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668819316697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 08:55:16 2022 " "Processing ended: Sat Nov 19 08:55:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668819316697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668819316697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668819316697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668819316697 ""}
