<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA实验六：PWM信号调制器设计 - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="FPGA实验六：PWM信号调制器设计" />
<meta property="og:description" content="目录
一、实验目的
二、设计要求
三、实验代码
1.顶层文件代码
2.仿真文件部分代码
3.系统工程文件
四、实验结果及分析
1、引脚锁定
2、仿真波形及分析
3、下载测试结果及分析
五、实验心得
一、实验目的 （1）掌握通信信号调制过程及实现原理；
（2）了解设计中的优化方案；
（3）进一步学习复杂数字系统设计；
（4）培养工程思维及创新思维。
二、设计要求 （1）实现单路PWM 信号模块，可通过端口设置初始相位，频率，占空比；
（2）通过模块调用方法，实现三路PWM信号输出，分辨展示相位，频率，占空比可调；
（3）加入正弦波形VTH（t）实现SPWM波形；
三、实验代码 1.顶层文件代码 限于篇幅，此处仅给出顶层代码
`timescale 1ns / 1ps module PWM1( input clk, //systerm clock 50MHz input rst_n, input fclock,//频率设置信号 input xclock ,//相位设置信号 input zclock,//占空比设置信号 input[1:0]f, input[1:0]x, input[1:0]z, output pwm1, output pwm2, output pwm3, output pwm4, //output [7:0]CNT2, //output [7:0]CNT2, //output [7:0]CNT3, //output [7:0]CNT4 output [9:0]dataout ); wire [7:0]CNT1; wire[7:0]CNT2; wire [7:0]CNT3; wire [7:0]CNT4; //wire [9:0]dataout; reg [19:0]count=0; reg [30:0]count2=0; reg [2:0] sel=0; parameter T1MS=50000; //仿真 //wire clk1; //assign clk1=clk; //板子 reg clk1; always @(posedge clk) begin count2=count2&#43;1; if(count2/100000%2==1) begin clk1=1&#39;b1; count2=0;end else clk1=1&#39;b0; end //频率变换 pwm_gen U1(." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/0b330ac61e385ae5bd5eb1a12aaf3039/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-07-05T14:00:00+08:00" />
<meta property="article:modified_time" content="2023-07-05T14:00:00+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA实验六：PWM信号调制器设计</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p id="main-toc"><strong>目录</strong></p> 
<p id="%E4%B8%80%E3%80%81%E5%AE%9E%E9%AA%8C%E7%9B%AE%E7%9A%84-toc" style="margin-left:0px;"><a href="#%E4%B8%80%E3%80%81%E5%AE%9E%E9%AA%8C%E7%9B%AE%E7%9A%84" rel="nofollow">一、实验目的</a></p> 
<p id="%E4%BA%8C%E3%80%81%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82-toc" style="margin-left:0px;"><a href="#%E4%BA%8C%E3%80%81%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82" rel="nofollow">二、设计要求</a></p> 
<p id="%E4%B8%89%E3%80%81%E5%AE%9E%E9%AA%8C%E4%BB%A3%E7%A0%81-toc" style="margin-left:0px;"><a href="#%E4%B8%89%E3%80%81%E5%AE%9E%E9%AA%8C%E4%BB%A3%E7%A0%81" rel="nofollow">三、实验代码</a></p> 
<p id="1.%E9%A1%B6%E5%B1%82%E6%96%87%E4%BB%B6%E4%BB%A3%E7%A0%81-toc" style="margin-left:40px;"><a href="#1.%E9%A1%B6%E5%B1%82%E6%96%87%E4%BB%B6%E4%BB%A3%E7%A0%81" rel="nofollow">1.顶层文件代码</a></p> 
<p id="2.%E4%BB%BF%E7%9C%9F%E6%96%87%E4%BB%B6%E9%83%A8%E5%88%86%E4%BB%A3%E7%A0%81-toc" style="margin-left:40px;"><a href="#2.%E4%BB%BF%E7%9C%9F%E6%96%87%E4%BB%B6%E9%83%A8%E5%88%86%E4%BB%A3%E7%A0%81" rel="nofollow">2.仿真文件部分代码</a></p> 
<p id="3.%E7%B3%BB%E7%BB%9F%E5%B7%A5%E7%A8%8B%E6%96%87%E4%BB%B6-toc" style="margin-left:40px;"><a href="#3.%E7%B3%BB%E7%BB%9F%E5%B7%A5%E7%A8%8B%E6%96%87%E4%BB%B6" rel="nofollow">3.系统工程文件</a></p> 
<p id="%E5%9B%9B%E3%80%81%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90-toc" style="margin-left:0px;"><a href="#%E5%9B%9B%E3%80%81%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90" rel="nofollow">四、实验结果及分析</a></p> 
<p id="1%E3%80%81%E5%BC%95%E8%84%9A%E9%94%81%E5%AE%9A-toc" style="margin-left:40px;"><a href="#1%E3%80%81%E5%BC%95%E8%84%9A%E9%94%81%E5%AE%9A" rel="nofollow">1、引脚锁定</a></p> 
<p id="2%E3%80%81%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%8F%8A%E5%88%86%E6%9E%90-toc" style="margin-left:40px;"><a href="#2%E3%80%81%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%8F%8A%E5%88%86%E6%9E%90" rel="nofollow">2、仿真波形及分析</a></p> 
<p id="3%E3%80%81%E4%B8%8B%E8%BD%BD%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90-toc" style="margin-left:40px;"><a href="#3%E3%80%81%E4%B8%8B%E8%BD%BD%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90" rel="nofollow">3、下载测试结果及分析</a></p> 
<p id="%E4%BA%94%E3%80%81%E5%AE%9E%E9%AA%8C%E5%BF%83%E5%BE%97-toc" style="margin-left:0px;"><a href="#%E4%BA%94%E3%80%81%E5%AE%9E%E9%AA%8C%E5%BF%83%E5%BE%97" rel="nofollow">五、实验心得</a></p> 
<hr id="hr-toc"> 
<p></p> 
<h2 id="%E4%B8%80%E3%80%81%E5%AE%9E%E9%AA%8C%E7%9B%AE%E7%9A%84" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;"><strong>一、</strong></span><span style="color:#000000;"><strong>实验目的</strong></span></h2> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（1）掌握通信信号调制过程及实现原理；</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;"><span style="color:#0c0c0c;">（2）了解设计中的优化方案；</span></span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（3）进一步学习复杂数字系统设计；</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（4）培养工程思维及创新思维。</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"></p> 
<h2 id="%E4%BA%8C%E3%80%81%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;"><strong>二、</strong></span><span style="color:#000000;"><strong>设计要求</strong></span></h2> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（1）实现单路PWM 信号模块，可通过端口设置初始相位，频率，占空比；</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（2）通过模块调用方法，实现三路PWM信号输出，分辨展示相位，频率，占空比可调；</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（3）加入正弦波形VTH（t）实现SPWM波形；</span></p> 
<h2 id="%E4%B8%89%E3%80%81%E5%AE%9E%E9%AA%8C%E4%BB%A3%E7%A0%81" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;"><strong>三、实验</strong><strong>代码</strong></span></h2> 
<h3 id="1.%E9%A1%B6%E5%B1%82%E6%96%87%E4%BB%B6%E4%BB%A3%E7%A0%81" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">1.顶层文件代码</span></h3> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">限于篇幅，此处仅给出顶层代码</span></p> 
<ol><li style="text-align:left;"> <pre><code class="hljs">`timescale 1ns / 1ps

module PWM1(
                    input        clk,               //systerm clock  50MHz
     input       rst_n,
     input        fclock,//频率设置信号
     input        xclock ,//相位设置信号
     input        zclock,//占空比设置信号
        input[1:0]f,
        input[1:0]x,
        input[1:0]z,
     output    pwm1,
     output    pwm2,
     output    pwm3,
     output    pwm4,
     
     //output    [7:0]CNT2,
     //output    [7:0]CNT2,
     //output    [7:0]CNT3,
     //output    [7:0]CNT4
     output    [9:0]dataout
    );
    
wire [7:0]CNT1;
wire[7:0]CNT2;
wire [7:0]CNT3;
wire [7:0]CNT4;
//wire [9:0]dataout;
reg [19:0]count=0; 
reg [30:0]count2=0; 
reg [2:0] sel=0; 
parameter T1MS=50000;


//仿真
//wire clk1;
//assign clk1=clk;
//板子
reg clk1;
always @(posedge clk)
 begin count2=count2+1;
  if(count2/100000%2==1) begin clk1=1'b1; count2=0;end
  else clk1=1'b0;
 end
//频率变换
pwm_gen U1(.clk(clk),.rst_n(rst_n),.fclock(fclock),.xclock(0),.zclock(0),.f(f),.x(x),.z(z),.pwm(pwm1),.CNT(CNT1));
//相位变换
pwm_gen U2(.clk(clk),.rst_n(rst_n),.fclock(0),.xclock(xclock),.zclock(0),.f(f),.x(x),.z(z),.pwm(pwm2),.CNT(CNT2));
//占空比变换
pwmz U3(.clk(clk),.rst_n(rst_n),.fclock(0),.xclock(0),.zclock(zclock),.f(f),.x(x),.z(z),.pwm(pwm3),.CNT(CNT3));

//SPWM
SPWM U4(.clk(clk),.rst_n(rst_n),.fclock(0),.xclock(0),.zclock(0),.f(0),.z(0),.x(0),.pwm(pwm4),.CNT(CNT4),.dataout(dataout));

ila_0 U5 (
 .clk(clk), // input wire clk


 .probe0(pwm1), // input wire [0:0]  probe0  
 .probe1(pwm2), // input wire [0:0]  probe1 
 .probe2(pwm3), // input wire [0:0]  probe2 
 .probe3(pwm4), // input wire [0:0]  probe3
 .probe4(dataout)
);

endmodule</code></pre> <h3 id="2.%E4%BB%BF%E7%9C%9F%E6%96%87%E4%BB%B6%E9%83%A8%E5%88%86%E4%BB%A3%E7%A0%81">2.仿真文件部分代码</h3> <pre><code class="hljs">module gen_PWMTB(
    );
reg clk;
reg rst_n;
reg fclock;
reg xclock;
reg zclock;
reg [1:0]f;
reg [1:0]x;
reg [1:0]z;
wire pwm1;
wire pwm2;
wire pwm3;
wire pwm4;
//wire [7:0] CNT1;
//wire [7:0] CNT2;
//wire [7:0] CNT3;
wire [7:0] CNT4;
wire [9:0]dataout;

initial begin
rst_n=0;
clk=0;
fclock=0;
xclock=0;
zclock=0;
f&lt;=2'd0;
x&lt;=2'd0;
z&lt;=2'd0;
#2;
rst_n=1;
#2200;
fclock&lt;=1;
f&lt;=2'd1;
xclock&lt;=1;
x&lt;=2'd1;
zclock&lt;=1;
z&lt;=2'd1;
#
end
always #10 clk=~clk;
PWM1 U0(clk,rst_n,fclock,xclock,zclock,f,x,z,pwm1,pwm2,pwm3,pwm4,CNT4,dataout);
endmodule</code></pre> </li></ol> 
<h3 id="3.%E7%B3%BB%E7%BB%9F%E5%B7%A5%E7%A8%8B%E6%96%87%E4%BB%B6" style="margin-left:0;text-align:justify;"><span style="color:#000000;">3.系统工程文件</span></h3> 
<p style="margin-left:0;text-align:justify;"><img alt="" height="824" src="https://images2.imgbox.com/d3/c1/Uap0tw8U_o.gif" width="720"></p> 
<h2 id="%E5%9B%9B%E3%80%81%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90" style="margin-left:0;text-align:justify;"><span style="color:#000000;"><strong>四、实验</strong><strong>结果</strong><strong>及分析</strong></span></h2> 
<h3 id="1%E3%80%81%E5%BC%95%E8%84%9A%E9%94%81%E5%AE%9A" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">1、引脚锁定</span></h3> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets fclock]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets xclock]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets zclock]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W5 [get_ports clk]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN U16 [get_ports {dataout[0]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN E19 [get_ports {dataout[1]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN U19 [get_ports {dataout[2]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V19 [get_ports {dataout[3]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W18 [get_ports {dataout[4]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN U15 [get_ports {dataout[5]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN U14 [get_ports {dataout[6]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V14 [get_ports {dataout[7]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V13 [get_ports {dataout[8]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V3 [get_ports {dataout[9]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V17 [get_ports {f[0]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V16 [get_ports {f[1]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W16 [get_ports fclock]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN L1 [get_ports pwm1]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN P1 [get_ports pwm2]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN N3 [get_ports pwm3]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN P3 [get_ports pwm4]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN R2 [get_ports rst_n]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W17 [get_ports {x[0]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W15 [get_ports {x[1]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V15 [get_ports xclock]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W14 [get_ports {z[0]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN W13 [get_ports {z[1]}]</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">set_property PACKAGE_PIN V2 [get_ports zclock]</span></p> 
<h3 id="2%E3%80%81%E4%BB%BF%E7%9C%9F%E6%B3%A2%E5%BD%A2%E5%8F%8A%E5%88%86%E6%9E%90" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">2、仿真波形及分析</span></h3> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">波形如下</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">Pwm1表示pwm信号的频率</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">Pwm1表示pwm信号的相位</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">Pwm3表示pwm信号的占空比</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（1）可观察到在信号频率不变的情况下，相位的单独变化与占空比的对应变化</span></p> 
<p><img alt="" height="600" src="https://images2.imgbox.com/4b/69/CSc38bBB_o.gif" width="1200"></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（2）可观察到在信号相位不变的情况下，频率的单独变化与占空比的对应变化</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><img alt="" height="720" src="https://images2.imgbox.com/1f/d9/wt1c4L4V_o.gif" width="1138"></p> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">（3）SPWM功能验证</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><img alt="" height="529" src="https://images2.imgbox.com/a9/3a/hgz7B8ag_o.gif" width="1200"></p> 
<p style="margin-left:.0001pt;text-align:left;"><span style="color:#000000;"><span style="color:#000000;">如图实现了一个完整的周期，且输出波形的占空比随 </span><span style="color:#000000;">sin </span><span style="color:#000000;">波形变化。</span></span></p> 
<h3 id="3%E3%80%81%E4%B8%8B%E8%BD%BD%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%9C%E5%8F%8A%E5%88%86%E6%9E%90" style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">3、下载测试结果及分析</span></h3> 
<p style="margin-left:.0001pt;text-align:justify;"><span style="color:#000000;">开发板情况如下：</span></p> 
<p style="margin-left:.0001pt;text-align:justify;"><img alt="" height="720" src="https://images2.imgbox.com/69/de/mozi9bT9_o.gif" width="960"></p> 
<p><span style="color:#000000;">在使能端有效的情况下，用在线逻辑分析仪观察FPGA产生的信号导入后，可观察到波形</span></p> 
<p><img alt="" height="688" src="https://images2.imgbox.com/c6/3a/rraqTkdU_o.gif" width="1200"> </p> 
<p><img alt="" height="615" src="https://images2.imgbox.com/ef/5e/h6yVHQnt_o.gif" width="1200"> </p> 
<p> <span style="color:#000000;">两种不同比例的波形均可显示出信号频率、相位、占空比的可调。</span></p> 
<p></p> 
<h2 id="%E4%BA%94%E3%80%81%E5%AE%9E%E9%AA%8C%E5%BF%83%E5%BE%97" style="margin-left:0;text-align:justify;"><span style="color:#000000;"><strong>五、实验心得</strong></span></h2> 
<p style="margin-left:.0001pt;text-align:left;"><span style="color:#000000;"><span style="color:#000000;">本次实验着实很难，令人头疼，但好在最终也验收完成。因为前几个实验虽然分了模块，但事实上都可以在一个文件中运行仿真，这次实验我本来也是下意识地想在一个文件里编完程序，但实行起来却很困难，因为不同路有不同的点要照顾到。而且实验要求是通过模块调用法，实现多路</span><span style="color:#000000;">PWM </span><span style="color:#000000;">信号发生器，所以我这种写法肯定是错误的，这也意味着我又要去学习新的内容，比如如何调用其它文件的内容，如何更好地设计顶层文件。不过总还是差了那么一点点。其实老师的要求随课程的推进要更详细、更多了一些，这也说明设计时要更注重细节。在本次实验的进行之初，我连理顺实验要求都略显困难，到实验验收结束，我也能讲出如何编写如何操作以及各文件之间的联系和运用了。我感受到了自己的进步。</span><span style="color:#000000;">希望在大作业的设计和推进过程中能学到更多东西</span><span style="color:#000000;">，</span><span style="color:#000000;">取得更大的进步</span><span style="color:#000000;">！</span><span style="color:#000000;">也希望本次PWM信号调制器的设计能为综合设计打下坚实的基础</span><span style="color:#000000;">！</span></span></p> 
<p style="margin-left:.0001pt;text-align:left;"></p> 
<p style="margin-left:.0001pt;text-align:left;"><span style="color:#fe2c24;"><strong>2023-05-25</strong></span></p> 
<p style="margin-left:.0001pt;text-align:left;"></p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/169cc8b1c223b061797211966186c45e/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Java中 Objects.equals()和==的区别</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/7593b2acbb6ac297b79961aa7c938399/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">dpkg was interrupted, you must manually run ‘sudo dpkg --configure -a‘ to correct the problem.</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>