

================================================================
== Vitis HLS Report for 'calculateLayer34'
================================================================
* Date:           Thu Jan 15 17:49:30 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.042 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   187817|   187817|  3.756 ms|  3.756 ms|  187818|  187818|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                     |                           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |               Instance              |           Module          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_calculateLayer3_301_302_1_fu_86  |calculateLayer3_301_302_1  |   187644|   187644|  3.753 ms|  3.753 ms|  187644|  187644|     none|
        |grp_calculateLayer4_1_fu_112         |calculateLayer4_1          |      170|      170|  3.400 us|  3.400 us|     170|     170|     none|
        +-------------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |     1049|    80|   32049|   35141|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     288|    -|
|Register         |        -|     -|     294|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |     1049|    80|   32343|   35429|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       50|     2|       5|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_calculateLayer3_301_302_1_fu_86  |calculateLayer3_301_302_1       |       16|   0|  19044|  22813|    0|
    |grp_calculateLayer4_1_fu_112         |calculateLayer4_1               |     1024|   0|    982|    409|    0|
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    176|    296|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U82    |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|    275|    182|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U90    |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|    275|    182|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U79   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|    177|    198|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U83   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|    177|    198|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U84   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|    177|    198|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U85   |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|    177|    198|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U80    |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    138|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U86    |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    138|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U87    |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    138|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U88    |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    138|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U89    |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|    128|    138|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U81       |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|      0|      0|    0|
    |grp_generic_tanh_double_s_fu_147     |generic_tanh_double_s           |        5|  35|   8925|   8617|    0|
    |gmem0_m_axi_U                        |gmem0_m_axi                     |        2|   0|    512|    580|    0|
    |gmem1_m_axi_U                        |gmem1_m_axi                     |        2|   0|    512|    580|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |     1049|  80|  32049|  35141|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          5|    1|          5|
    |gmem0_ARVALID                              |   9|          2|    1|          2|
    |gmem0_RREADY                               |   9|          2|    1|          2|
    |gmem1_AWVALID                              |   9|          2|    1|          2|
    |gmem1_BREADY                               |   9|          2|    1|          2|
    |gmem1_WVALID                               |   9|          2|    1|          2|
    |grp_fu_154_ce                              |  13|          3|    1|          3|
    |grp_fu_154_p0                              |   9|          2|   32|         64|
    |grp_fu_154_p1                              |   9|          2|   32|         64|
    |grp_fu_158_ce                              |  13|          3|    1|          3|
    |grp_fu_158_p0                              |   9|          2|   32|         64|
    |grp_fu_158_p1                              |   9|          2|   32|         64|
    |grp_fu_162_ce                              |  13|          3|    1|          3|
    |grp_fu_162_p0                              |   9|          2|   64|        128|
    |grp_fu_165_ce                              |  13|          3|    1|          3|
    |grp_fu_165_p0                              |   9|          2|   64|        128|
    |grp_fu_165_p1                              |   9|          2|   64|        128|
    |grp_fu_169_ce                              |   9|          2|    1|          2|
    |grp_fu_173_ce                              |   9|          2|    1|          2|
    |grp_fu_177_ce                              |   9|          2|    1|          2|
    |grp_fu_181_ce                              |   9|          2|    1|          2|
    |grp_fu_185_ce                              |   9|          2|    1|          2|
    |grp_fu_189_ce                              |   9|          2|    1|          2|
    |grp_fu_193_ce                              |   9|          2|    1|          2|
    |grp_fu_197_ce                              |   9|          2|    1|          2|
    |grp_generic_tanh_double_s_fu_147_ap_ce     |  13|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_147_ap_start  |  13|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_147_t_in      |   9|          2|   64|        128|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 288|         65|  404|        817|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |Layer2_Neurons_CPU_read_reg_142                   |  64|   0|   64|          0|
    |Layer3_Neurons_CPU_622_1                          |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_623_0                          |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_623_1                          |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_624_0                          |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_624_1                          |  32|   0|   32|          0|
    |Layer4_Neurons_CPU_read_reg_137                   |  64|   0|   64|          0|
    |ap_CS_fsm                                         |   4|   0|    4|          0|
    |grp_calculateLayer3_301_302_1_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |grp_calculateLayer4_1_fu_112_ap_start_reg         |   1|   0|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 294|   0|  294|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  calculateLayer34|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  calculateLayer34|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  calculateLayer34|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|             gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|             gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|             gmem1|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%Layer4_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer4_Neurons_CPU" [../CoDesign/CoDesignSoft/src/funcLayers.h:108]   --->   Operation 5 'read' 'Layer4_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Neurons_CPU" [../CoDesign/CoDesignSoft/src/funcLayers.h:108]   --->   Operation 6 'read' 'Layer2_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln137 = call void @calculateLayer3.301.302.1, i32 %gmem0, i64 %Layer2_Neurons_CPU_read, i32 %Layer2_Weights_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i32 %Layer3_Neurons_CPU_622_1, i32 %Layer3_Neurons_CPU_623_0, i32 %Layer3_Neurons_CPU_623_1, i32 %Layer3_Neurons_CPU_624_0, i32 %Layer3_Neurons_CPU_624_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:137]   --->   Operation 7 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln137 = call void @calculateLayer3.301.302.1, i32 %gmem0, i64 %Layer2_Neurons_CPU_read, i32 %Layer2_Weights_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i32 %Layer3_Neurons_CPU_622_1, i32 %Layer3_Neurons_CPU_623_0, i32 %Layer3_Neurons_CPU_623_1, i32 %Layer3_Neurons_CPU_624_0, i32 %Layer3_Neurons_CPU_624_1" [../CoDesign/CoDesignSoft/src/funcLayers.h:137]   --->   Operation 8 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 9 [2/2] (14.6ns)   --->   "%call_ln138 = call void @calculateLayer4.1, i32 %gmem1, i64 %Layer4_Neurons_CPU_read, i32 %Layer3_Weights_CPU, i32 %Layer3_Neurons_CPU_622_1, i32 %Layer3_Neurons_CPU_623_0, i32 %Layer3_Neurons_CPU_623_1, i32 %Layer3_Neurons_CPU_624_0, i32 %Layer3_Neurons_CPU_624_1, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../CoDesign/CoDesignSoft/src/funcLayers.h:138]   --->   Operation 9 'call' 'call_ln138' <Predicate = true> <Delay = 14.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 1014, void @empty_8, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 100, void @empty_10, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, void @empty, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln138 = call void @calculateLayer4.1, i32 %gmem1, i64 %Layer4_Neurons_CPU_read, i32 %Layer3_Weights_CPU, i32 %Layer3_Neurons_CPU_622_1, i32 %Layer3_Neurons_CPU_623_0, i32 %Layer3_Neurons_CPU_623_1, i32 %Layer3_Neurons_CPU_624_0, i32 %Layer3_Neurons_CPU_624_1, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [../CoDesign/CoDesignSoft/src/funcLayers.h:138]   --->   Operation 21 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [../CoDesign/CoDesignSoft/src/funcLayers.h:139]   --->   Operation 22 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Layer2_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer4_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Layer3_Neurons_CPU_622_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Layer3_Neurons_CPU_623_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Layer3_Neurons_CPU_623_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Layer3_Neurons_CPU_624_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Layer3_Neurons_CPU_624_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Layer3_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Layer4_Neurons_CPU_read (read         ) [ 00111]
Layer2_Neurons_CPU_read (read         ) [ 00100]
call_ln137              (call         ) [ 00000]
spectopmodule_ln0       (spectopmodule) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specbitsmap_ln0         (specbitsmap  ) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specbitsmap_ln0         (specbitsmap  ) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
call_ln138              (call         ) [ 00000]
ret_ln139               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer2_Neurons_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer4_Neurons_CPU">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer4_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Layer3_Neurons_CPU_622_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU_622_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Layer3_Neurons_CPU_623_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU_623_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Layer3_Neurons_CPU_623_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU_623_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Layer3_Neurons_CPU_624_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU_624_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Layer3_Neurons_CPU_624_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU_624_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Layer3_Weights_CPU">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Weights_CPU"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculateLayer3.301.302.1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculateLayer4.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="Layer4_Neurons_CPU_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer4_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Layer2_Neurons_CPU_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer2_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_calculateLayer3_301_302_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="0" index="3" bw="32" slack="0"/>
<pin id="91" dir="0" index="4" bw="58" slack="0"/>
<pin id="92" dir="0" index="5" bw="26" slack="0"/>
<pin id="93" dir="0" index="6" bw="42" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="0" index="8" bw="32" slack="0"/>
<pin id="96" dir="0" index="9" bw="32" slack="0"/>
<pin id="97" dir="0" index="10" bw="32" slack="0"/>
<pin id="98" dir="0" index="11" bw="32" slack="0"/>
<pin id="99" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln137/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_calculateLayer4_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="2"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="0"/>
<pin id="119" dir="0" index="6" bw="32" slack="0"/>
<pin id="120" dir="0" index="7" bw="32" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="58" slack="0"/>
<pin id="123" dir="0" index="10" bw="26" slack="0"/>
<pin id="124" dir="0" index="11" bw="42" slack="0"/>
<pin id="125" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="Layer4_Neurons_CPU_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="2"/>
<pin id="139" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Layer4_Neurons_CPU_read "/>
</bind>
</comp>

<comp id="142" class="1005" name="Layer2_Neurons_CPU_read_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Neurons_CPU_read "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_generic_tanh_double_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="58" slack="2147483647"/>
<pin id="151" dir="0" index="3" bw="26" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="42" slack="2147483647"/>
<pin id="153" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/250 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add7/15 add8/18 add7_0_1/21 add9/22 add8_0_1/24 add1/25 add7_0_2/27 add9_0_1/28 add8_0_2/30 add1_0_1/31 add2/32 add7_0_3/33 add9_0_2/34 add2_0_1/35 add8_0_3/36 add1_0_2/37 add/38 add7_0_4/39 add9_0_3/40 add8_0_4/42 add2_0_2/43 add7_1/45 add3/46 add8_1/48 add1_0_3/49 add7_1_1/51 add9_1/52 add8_1_1/54 add1_1/55 add9_0_4/56 add7_1_2/57 add9_1_1/58 add8_1_2/60 add1_1_1/61 add2_1/62 add7_1_3/63 add9_1_2/64 add2_1_1/65 add8_1_3/66 add1_1_2/67 add2_0_3/68 add7_1_4/69 add9_1_3/70 add1_0_4/71 add8_1_4/72 add_1/73 add2_1_2/74 add7_2/75 add1_1_3/76 add4/77 add8_2/78 add9_1_4/79 add3_1/80 add7_2_1/81 add9_2/82 add8_2_1/84 add1_2/85 add7_2_2/87 add9_2_1/88 add2_2/89 add8_2_2/90 add1_2_1/91 add7_2_3/93 add9_2_2/94 add2_2_1/95 add8_2_3/96 add1_2_2/97 add2_0_4/98 add7_2_4/99 add9_2_3/100 add2_1_3/101 add8_2_4/102 add1_1_4/103 add_2/104 add7_3/105 add2_2_2/106 add1_2_3/107 add8_3/108 add9_2_4/109 add5/110 add7_3_1/111 add9_3/112 add4_1/113 add8_3_1/114 add1_3/115 add3_2/116 add7_3_2/117 add9_3_1/118 add2_3/119 add8_3_2/120 add1_3_1/121 somme_2/122 add7_3_3/123 add9_3_2/124 add2_3_1/125 add8_3_3/126 add1_3_2/127 add2_1_4/128 add7_3_4/129 add9_3_3/130 add2_2_3/131 add8_3_4/132 add1_2_4/133 add_3/134 add7_4/135 add2_3_2/136 add1_3_3/137 add8_4/138 add9_3_4/139 add5_1/140 add7_4_1/141 add9_4/142 add4_2/143 add8_4_1/144 add1_4/145 add3_3/146 add7_4_2/147 add9_4_1/148 add2_4/149 add8_4_2/150 add1_4_1/151 somme_2_1/152 add7_4_3/153 add9_4_2/154 add2_4_1/155 add8_4_3/156 add1_4_2/157 add2_2_4/158 add7_4_4/159 add9_4_3/160 add2_3_3/161 add8_4_4/162 add1_3_4/163 add_4/164 add2_4_2/166 add1_4_3/167 add9_4_4/169 add5_2/170 add4_3/173 add2_3_4/176 add3_4/179 add2_4_3/191 add1_4_4/194 somme_2_2/197 add5_3/200 add4_4/203 add2_4_4/209 somme_2_3/233 add5_4/236 somme_2_4/242 add23_le_le/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/12 mul3/13 mul4/14 mul5/15 mul2_0_1/18 mul3_0_1/19 mul4_0_1/20 mul5_0_1/21 mul6/22 mul6_0_1/23 mul2_0_2/24 mul3_0_2/25 mul4_0_2/26 mul5_0_2/27 mul7/29 mul2_0_3/30 mul3_0_3/31 mul4_0_3/32 mul7_0_1/33 mul6_0_2/34 mul5_0_3/35 mul2_0_4/36 mul3_0_4/37 mul4_0_4/38 mul7_0_2/41 mul2_1/42 mul3_1/43 mul4_1/44 mul5_1/45 mul6_1/46 mul6_0_3/47 mul2_1_1/48 mul3_1_1/49 mul4_1_1/50 mul5_1_1/51 mul6_1_1/52 mul5_0_4/53 mul2_1_2/54 mul3_1_2/55 mul4_1_2/56 mul5_1_2/57 mul7_1/58 mul7_1_1/59 mul2_1_3/60 mul3_1_3/61 mul4_1_3/62 mul6_1_2/63 mul5_1_3/64 mul7_0_3/65 mul2_1_4/66 mul3_1_4/67 mul4_1_4/68 mul6_0_4/69 mul7_1_2/70 mul6_1_3/71 mul2_2/72 mul3_2/73 mul4_2/74 mul5_2/75 mul6_2/76 mul5_1_4/77 mul2_2_1/78 mul3_2_1/79 mul4_2_1/80 mul5_2_1/81 mul6_2_1/82 mul7_2/83 mul2_2_2/84 mul3_2_2/85 mul4_2_2/86 mul5_2_2/87 mul7_2_1/88 mul6_2_2/89 mul2_2_3/90 mul3_2_3/91 mul4_2_3/92 mul5_2_3/93 mul7_0_4/94 mul7_1_3/95 mul2_2_4/96 mul3_2_4/97 mul4_2_4/98 mul6_1_4/99 mul7_2_2/100 mul6_2_3/101 mul2_3/102 mul3_3/103 mul4_3/104 mul5_3/105 mul6_3/106 mul5_2_4/107 mul2_3_1/108 mul3_3_1/109 mul4_3_1/110 mul5_3_1/111 mul6_3_1/112 mul7_3/113 mul2_3_2/114 mul3_3_2/115 mul4_3_2/116 mul5_3_2/117 mul7_3_1/118 mul6_3_2/119 mul2_3_3/120 mul3_3_3/121 mul4_3_3/122 mul5_3_3/123 mul7_1_4/124 mul7_2_3/125 mul2_3_4/126 mul3_3_4/127 mul4_3_4/128 mul6_2_4/129 mul7_3_2/130 mul6_3_3/131 mul2_4/132 mul3_4/133 mul4_4/134 mul5_4/135 mul6_4/136 mul5_3_4/137 mul2_4_1/138 mul3_4_1/139 mul4_4_1/140 mul5_4_1/141 mul6_4_1/142 mul7_4/143 mul2_4_2/144 mul3_4_2/145 mul4_4_2/146 mul5_4_2/147 mul7_4_1/148 mul6_4_2/149 mul2_4_3/150 mul3_4_3/151 mul4_4_3/152 mul5_4_3/153 mul7_2_4/154 mul7_3_3/155 mul2_4_4/156 mul3_4_4/157 mul4_4_4/158 mul6_3_4/159 mul7_4_2/160 mul6_4_3/161 mul5_4_4/166 mul7_3_4/167 mul7_4_3/178 mul6_4_4/189 mul7_4_4/190 mul1_49_4/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv2/293 conv1/65 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/246 mul/289 x_assign/18 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add25_le_le/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add27_le_le/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add29_le_le/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_49_4_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_49_4_2/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_49_4_3/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1_49_4_4/12 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="200" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="145"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 4 }
	Port: Layer3_Neurons_CPU_622_1 | {1 2 }
	Port: Layer3_Neurons_CPU_623_0 | {1 2 }
	Port: Layer3_Neurons_CPU_623_1 | {1 2 }
	Port: Layer3_Neurons_CPU_624_0 | {1 2 }
	Port: Layer3_Neurons_CPU_624_1 | {1 2 }
 - Input state : 
	Port: calculateLayer34 : gmem0 | {1 2 }
	Port: calculateLayer34 : Layer2_Neurons_CPU | {1 }
	Port: calculateLayer34 : Layer4_Neurons_CPU | {1 }
	Port: calculateLayer34 : Layer2_Weights_CPU | {1 2 }
	Port: calculateLayer34 : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {1 2 3 4 }
	Port: calculateLayer34 : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {1 2 3 4 }
	Port: calculateLayer34 : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {1 2 3 4 }
	Port: calculateLayer34 : Layer3_Neurons_CPU_622_1 | {3 4 }
	Port: calculateLayer34 : Layer3_Neurons_CPU_623_0 | {3 4 }
	Port: calculateLayer34 : Layer3_Neurons_CPU_623_1 | {3 4 }
	Port: calculateLayer34 : Layer3_Neurons_CPU_624_0 | {3 4 }
	Port: calculateLayer34 : Layer3_Neurons_CPU_624_1 | {3 4 }
	Port: calculateLayer34 : Layer3_Weights_CPU | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          | grp_calculateLayer3_301_302_1_fu_86 |    51   | 63.9482 |  26029  |  30473  |
|   call   |     grp_calculateLayer4_1_fu_112    |    80   | 29.0994 |   7442  |  10031  |
|          |   grp_generic_tanh_double_s_fu_147  |    35   | 10.4154 |   4448  |   7864  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_154             |    2    |    0    |   177   |   198   |
|   fadd   |              grp_fu_169             |    2    |    0    |   177   |   198   |
|          |              grp_fu_173             |    2    |    0    |   177   |   198   |
|          |              grp_fu_177             |    2    |    0    |   177   |   198   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_158             |    3    |    0    |   128   |   138   |
|          |              grp_fu_181             |    3    |    0    |   128   |   138   |
|   fmul   |              grp_fu_185             |    3    |    0    |   128   |   138   |
|          |              grp_fu_189             |    3    |    0    |   128   |   138   |
|          |              grp_fu_193             |    3    |    0    |   128   |   138   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dmul   |              grp_fu_165             |    11   |    0    |   275   |   182   |
|          |              grp_fu_197             |    11   |    0    |   275   |   182   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   read   |  Layer4_Neurons_CPU_read_read_fu_74 |    0    |    0    |    0    |    0    |
|          |  Layer2_Neurons_CPU_read_read_fu_80 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  fptrunc |              grp_fu_162             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   211   | 103.463 |  39817  |  50214  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------+--------+--------+--------+
|                      Layer2_Weights_CPU                     |   16   |    0   |    0   |
|                      Layer3_Weights_CPU                     |  1024  |    0   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V|    2   |    0   |    0   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    2   |    0   |    0   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    1   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+
|                            Total                            |  1045  |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|Layer2_Neurons_CPU_read_reg_142|   64   |
|Layer4_Neurons_CPU_read_reg_137|   64   |
+-------------------------------+--------+
|             Total             |   128  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
| grp_calculateLayer3_301_302_1_fu_86 |  p2  |   2  |  64  |   128  ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   128  ||  1.038  ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   211  |   103  |  39817 |  50214 |
|   Memory  |  1045  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1045  |   211  |   104  |  39945 |  50223 |
+-----------+--------+--------+--------+--------+--------+
