AR programcounter behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/programCounter.vhd sub00/vhpl39 1460318218
AR instr_mem instr_mem_a /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/Instr_Mem.vhd sub00/vhpl41 1460318220
EN instruction_memory_tl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/Instruction_Memory_TL.vhd sub00/vhpl50 1460318231
AR debug_ram debug_ram_a /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DEBUG_RAM.vhd sub00/vhpl31 1460318266
AR dc_ctl mixed /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DC_CTL.vhd sub00/vhpl55 1460318236
EN vga_debug NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_debug.vhd sub00/vhpl34 1460318269
EN alu_toplevel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/alu_toplevel.vhd sub00/vhpl48 1460318229
AR vga_buffer_ram vga_buffer_ram_a /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/VGA_BUFFER_RAM.vhd sub00/vhpl23 1460318258
EN reg_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/REG_CTL.vhd sub00/vhpl52 1460318233
AR alu structural "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_toplevel.vhd" sub00/vhpl29 1457561896
EN word_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/word_unit.vhd sub00/vhpl46 1460318227
AR word_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/word_unit.vhd sub00/vhpl47 1460318228
AR arith_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/arith_unit.vhd sub00/vhpl01 1460318222
AR data_ctl behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DATA_CTL.vhd sub00/vhpl57 1460318238
EN datamem NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DATAMEM.vhd sub00/vhpl36 1460318215
AR load_store_unit behavioral "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/load_store_unit.vhd" sub00/vhpl07 1457561874
AR reg_ctl dataflow /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/REG_CTL.vhd sub00/vhpl53 1460318234
EN data_decode NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/data_decoder.vhd sub00/vhpl32 1460318267
AR logical_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/logical_unit.vhd sub00/vhpl43 1460318224
EN logical_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/logical_unit.vhd sub00/vhpl42 1460318223
EN pipelineregisters NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/PipelineRegisters.vhd sub00/vhpl60 1460318241
EN vga_buffer_ram NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/VGA_BUFFER_RAM.vhd sub00/vhpl22 1460318257
EN registerbank NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/RegisterBank.vhd sub00/vhpl62 1460318243
AR vga_debug structural "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/vga_debug.vhd" sub00/vhpl35 1457561902
EN debounce NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/debounce.vhd sub00/vhpl10 1460318245
AR rgb behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/rgb.vhd sub00/vhpl17 1460318252
AR pipelineregisters behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/PipelineRegisters.vhd sub00/vhpl61 1460318242
AR alu_mux combinational "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_mux.vhd" sub00/vhpl09 1457561876
EN clk_25mhz NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/clk25MHz.vhd sub00/vhpl12 1460318247
AR debounce logic /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/debounce.vhd sub00/vhpl11 1460318246
EN data_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DATA_CTL.vhd sub00/vhpl56 1460318237
AR datamem datamem_a /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DATAMEM.vhd sub00/vhpl37 1460318216
AR logic_unit combinational "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_logic_unit.vhd" sub00/vhpl03 1457561870
AR vga_controller behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_controller.vhd sub00/vhpl15 1460318250
EN load_store_unit NULL "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/load_store_unit.vhd" sub00/vhpl06 1457561873
AR buttoncontrol structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/button_controller.vhd sub00/vhpl27 1460318262
AR vga_driver structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_driver.vhd sub00/vhpl25 1460318260
EN shift_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/shift_unit.vhd sub00/vhpl44 1460318225
EN programcounter NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/programCounter.vhd sub00/vhpl38 1460318217
EN arith_unit NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/arith_unit.vhd sub00/vhpl00 1460318221
EN logic_unit NULL "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_logic_unit.vhd" sub00/vhpl02 1457561869
EN vga_driver NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_driver.vhd sub00/vhpl24 1460318259
AR imsel dataflow /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/IMSEL.vhd sub00/vhpl59 1460318240
EN alu_shift_unit NULL "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_shift_unit.vhd" sub00/vhpl04 1457561871
EN dc_ctl NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/DC_CTL.vhd sub00/vhpl54 1460318235
AR data_decode structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/data_decoder.vhd sub00/vhpl33 1460318268
EN imsel NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/IMSEL.vhd sub00/vhpl58 1460318239
AR alu_shift_unit combinational "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_shift_unit.vhd" sub00/vhpl05 1457561872
AR font_rom arch /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/font_rom_ascii.vhd sub00/vhpl21 1460318256
EN font_rom NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/font_rom_ascii.vhd sub00/vhpl20 1460318255
EN debug_ram NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/DEBUG_RAM.vhd sub00/vhpl30 1460318265
EN buttoncontrol NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/button_controller.vhd sub00/vhpl26 1460318261
EN vga_controller NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/vga_controller.vhd sub00/vhpl14 1460318249
AR instruction_memory_tl structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/Instruction_Memory_TL.vhd sub00/vhpl51 1460318232
EN projlab01 NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ProjLab01.vhd sub00/vhpl64 1460318263
AR projlab01 structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ProjLab01.vhd sub00/vhpl65 1460318264
AR registerbank behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/RegisterBank.vhd sub00/vhpl63 1460318244
AR alu_toplevel structural /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/alu_toplevel.vhd sub00/vhpl49 1460318230
EN instr_mem NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/ipcore_dir/Instr_Mem.vhd sub00/vhpl40 1460318219
EN alu_mux NULL "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_mux.vhd" sub00/vhpl08 1457561875
AR clk_25mhz behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/clk25MHz.vhd sub00/vhpl13 1460318248
EN mux8to1 NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/mux8to1.vhd sub00/vhpl18 1460318253
EN rgb NULL /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/rgb.vhd sub00/vhpl16 1460318251
EN alu NULL "//vnx-cifs/coefs/eng/shared/tdoucette/ECE 368/Lab04/alu_toplevel.vhd" sub00/vhpl28 1457561895
AR mux8to1 behavioral /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/mux8to1.vhd sub00/vhpl19 1460318254
AR shift_unit combinational /home/robert/UMD_RISC-16G5/ProjectLab1/VGA_Debug_Unit/shift_unit.vhd sub00/vhpl45 1460318226
