

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_136_1_Pipeline_VITIS_LOOP_349_1132'
================================================================
* Date:           Tue May 20 14:34:00 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       17|       17|         3|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_175 = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 6 'alloca' 'i_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %c_offset"   --->   Operation 7 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i_175" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i39"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_175" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 12 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i39.split, void %memset.loop.i.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 13 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i4 %i" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 14 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %c_offset_read, i1 0, i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln350_21 = zext i7 %tmp_s" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 16 'zext' 'zext_ln350_21' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln350_21" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 17 'getelementptr' 'c_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%c_load = load i7 %c_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i_175" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 19 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%carry = phi i1 %tmp, void %for.inc.i.i39.split, i1 0, void %newFuncRoot" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 20 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load = load i7 %c_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 22 'load' 'c_load' <Predicate = (!icmp_ln349)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln350_7 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 23 'zext' 'zext_ln350_7' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%tempReg = add i64 %c_load, i64 %zext_ln350_7" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 24 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:159]   --->   Operation 25 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 26 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i3 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 27 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %c_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 28 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%t3_addr = getelementptr i64 %t3, i32 0, i32 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 29 'getelementptr' 't3_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t3_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 30 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_48)   --->   "%xor_ln350_46 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 31 'xor' 'xor_ln350_46' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_48)   --->   "%xor_ln350_47 = xor i64 %c_load, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 32 'xor' 'xor_ln350_47' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_48)   --->   "%or_ln350 = or i64 %xor_ln350_46, i64 %xor_ln350_47" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 33 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 34 'bitselect' 'bit_sel4' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%xor_ln350 = xor i1 %bit_sel4, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 35 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%trunc_ln350_19 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 36 'trunc' 'trunc_ln350_19' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%xor_ln350_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350, i63 %trunc_ln350_19" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 37 'bitconcatenate' 'xor_ln350_6' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_19)   --->   "%and_ln350 = and i64 %c_load, i64 %xor_ln350_6" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 38 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_48 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 39 'xor' 'xor_ln350_48' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_19 = or i64 %xor_ln350_48, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:159]   --->   Operation 40 'or' 'or_ln350_19' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_19, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i39" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:159]   --->   Operation 42 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_175                 (alloca           ) [ 0100]
c_offset_read         (read             ) [ 0000]
store_ln347           (store            ) [ 0000]
br_ln0                (br               ) [ 0111]
i                     (load             ) [ 0000]
icmp_ln349            (icmp             ) [ 0111]
add_ln349             (add              ) [ 0000]
br_ln349              (br               ) [ 0000]
trunc_ln350           (trunc            ) [ 0111]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln350_21         (zext             ) [ 0000]
c_addr                (getelementptr    ) [ 0010]
store_ln347           (store            ) [ 0000]
carry                 (phi              ) [ 0010]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
c_load                (load             ) [ 0101]
zext_ln350_7          (zext             ) [ 0000]
tempReg               (add              ) [ 0101]
specpipeline_ln347    (specpipeline     ) [ 0000]
specloopname_ln349    (specloopname     ) [ 0000]
zext_ln350            (zext             ) [ 0000]
add_ln350             (add              ) [ 0000]
t3_addr               (getelementptr    ) [ 0000]
store_ln350           (store            ) [ 0000]
xor_ln350_46          (xor              ) [ 0000]
xor_ln350_47          (xor              ) [ 0000]
or_ln350              (or               ) [ 0000]
bit_sel4              (bitselect        ) [ 0000]
xor_ln350             (xor              ) [ 0000]
trunc_ln350_19        (trunc            ) [ 0000]
xor_ln350_6           (bitconcatenate   ) [ 0000]
and_ln350             (and              ) [ 0000]
xor_ln350_48          (xor              ) [ 0000]
or_ln350_19           (or               ) [ 0000]
tmp                   (bitselect        ) [ 0111]
br_ln349              (br               ) [ 0111]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_175_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_175/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="c_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="3" slack="0"/>
<pin id="55" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="t3_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t3_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln350_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="carry_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="carry_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln347_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln349_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln349_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln350_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="0" index="3" bw="3" slack="0"/>
<pin id="124" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln350_21_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_21/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln347_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln350_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_7/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tempReg_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln350_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="2"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln350_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="64" slack="1"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln350_46_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="1"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_46/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln350_47_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_47/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln350_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="bit_sel4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln350_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln350_19_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350_19/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln350_6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="63" slack="0"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_6/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln350_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln350_48_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_48/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln350_19_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_19/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_175_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_175 "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln349_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln350_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="2"/>
<pin id="235" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln350 "/>
</bind>
</comp>

<comp id="238" class="1005" name="c_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="c_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="tempReg_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="52" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="119" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="138"><net_src comp="109" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="88" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="65" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="157"><net_src comp="153" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="180" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="167" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="153" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="197" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="48" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="232"><net_src comp="103" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="115" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="241"><net_src comp="58" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="246"><net_src comp="65" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="253"><net_src comp="143" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="262"><net_src comp="214" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t3 | {3 }
 - Input state : 
	Port: fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1132 : c_offset | {1 }
	Port: fp2sqr503_mont.136.1_Pipeline_VITIS_LOOP_349_1132 : c | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i : 1
		icmp_ln349 : 2
		add_ln349 : 2
		br_ln349 : 3
		trunc_ln350 : 2
		tmp_s : 3
		zext_ln350_21 : 4
		c_addr : 5
		c_load : 6
		store_ln347 : 3
	State 2
		zext_ln350_7 : 1
		tempReg : 2
	State 3
		t3_addr : 1
		store_ln350 : 2
		xor_ln350_46 : 1
		or_ln350 : 1
		xor_ln350 : 1
		xor_ln350_6 : 1
		and_ln350 : 2
		xor_ln350_48 : 1
		or_ln350_19 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    xor_ln350_46_fu_158   |    0    |    64   |
|    xor   |    xor_ln350_47_fu_163   |    0    |    64   |
|          |     xor_ln350_fu_180     |    0    |    2    |
|          |    xor_ln350_48_fu_202   |    0    |    64   |
|----------|--------------------------|---------|---------|
|          |     add_ln349_fu_109     |    0    |    13   |
|    add   |      tempReg_fu_143      |    0    |    71   |
|          |     add_ln350_fu_153     |    0    |    71   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln350_fu_167     |    0    |    64   |
|          |    or_ln350_19_fu_208    |    0    |    64   |
|----------|--------------------------|---------|---------|
|    and   |     and_ln350_fu_197     |    0    |    64   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln349_fu_103    |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   | c_offset_read_read_fu_52 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln350_fu_115    |    0    |    0    |
|          |   trunc_ln350_19_fu_186  |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_119       |    0    |    0    |
|          |    xor_ln350_6_fu_189    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   zext_ln350_21_fu_129   |    0    |    0    |
|   zext   |    zext_ln350_7_fu_139   |    0    |    0    |
|          |     zext_ln350_fu_149    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|      bit_sel4_fu_173     |    0    |    0    |
|          |        tmp_fu_214        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   554   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   c_addr_reg_238  |    7   |
|   c_load_reg_243  |   64   |
|    carry_reg_84   |    1   |
|   i_175_reg_222   |    4   |
| icmp_ln349_reg_229|    1   |
|  tempReg_reg_250  |   64   |
|    tmp_reg_259    |    1   |
|trunc_ln350_reg_233|    3   |
+-------------------+--------+
|       Total       |   145  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   145  |   563  |
+-----------+--------+--------+--------+
