# vsim -c MSD_Cache_parser -do "run -all" "+trace_file=default_trace_file.txt" "+define+DEBUG+FILE_IO" 
# Start time: 17:49:50 on Dec 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.MSD_Cache_parser(fast)
# run -all
# File I/O functionality disabled. Define FILE_IO to enable.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.MSD_Cache_parser(fast)
# File I/O functionality disabled. Define FILE_IO to enable.
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 17:58:19 on Dec 07,2024
# vlog "+define+DEBUG" "+define+FILE_IO" MSD_Cache_parser.sv 
# -- Compiling module MSD_Cache_parser
# 
# Top level modules:
# 	MSD_Cache_parser
# End time: 17:58:19 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:58:19 on Dec 07,2024, Elapsed time: 0:08:29
# Errors: 0, Warnings: 0
# vsim -c MSD_Cache_parser -do "run -all" "+trace_file=default_trace_file.txt" 
# Start time: 17:58:19 on Dec 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MSD_Cache_parser(fast)
# run -all
# Working code to read and parse an input trace file (the name of which is specified by the user) with correct default if none specified
# Using input trace file: default_trace_file.txt
# File opened successfully: default_trace_file.txt 
# 
# Parsed: n = 2, 
# Address: Tag[31:20] = 004, Index[19:6] = 023b , Offset[5:0] = 14
# Read request from L1 instruction cache, Address: 00408ed4
# 
# Parsed: n = 0, 
# Address: Tag[31:20] = 100, Index[19:6] = 0676 , Offset[5:0] = 14
# Read request from L1 data cache, Address: 10019d94 
# 
# Parsed: n = 2, 
# Address: Tag[31:20] = 004, Index[19:6] = 023b , Offset[5:0] = 18
# Read request from L1 instruction cache, Address: 00408ed8
# 
# Parsed: n = 1, 
# Address: Tag[31:20] = 100, Index[19:6] = 0676 , Offset[5:0] = 08
# Write request from L1 data cache, Address: 10019d88
# 
# Parsed: n = 2, 
# Address: Tag[31:20] = 004, Index[19:6] = 023b , Offset[5:0] = 1c
# Read request from L1 instruction cache, Address: 00408edc
# 
# Finished reading from default_trace_file.txt.
# MSD_Cache_parser.sv
# Readme.md
# default_trace_file.txt
# rwims.din
# transcript
# work
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# MSD_Cache_parser.sv
# Readme.md
# default_trace_file.txt
# rwims.din
# transcript
# work
# End time: 18:04:16 on Dec 07,2024, Elapsed time: 0:05:57
# Errors: 0, Warnings: 0
