+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 303,508.3 / 487,200 (62.3 %)      ;
; Total Combinational ALUTs           ; 366319                            ;
; Total Registers                     ; 878501                            ;
; Total DSP Blocks                    ; 3,092 / 4,510 (68.6 %)            ;
; Total Block Memory Bits             ; 94,594,816 / 145,612,800 (65.0 %) ;
; Total RAM Blocks                    ; 5,170 / 7,110 (72.7 %)            ;
; Total MLABs                         ; 2460.0                            ;
; AI Suite IP Fmax                    ; 531.91 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 531.25 MHz                        ;
+-------------------------------------+-----------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 361346              ; 742639        ; 3092        ; 94595568          ; Total                                                                                                 ;
; Total non AI Suite IPs                                                                                            ; 71320 (20%)         ; 154646 (21%)  ; 0 (0%)      ; 4334408 (5%)      ; Total non AI Suite IPs                                                                                ;
; Total AI Suite IPs                                                                                                ; 290026 (80%)        ; 587993 (79%)  ; 3092 (100%) ; 90261160 (95%)    ; Total AI Suite IPs                                                                                    ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 145139 (50%)        ; 294169 (50%)  ; 1546 (50%)  ; 45157780 (50%)    ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 145139 (100%)       ; 294169 (100%) ; 1546 (100%) ; 45157780 (100%)   ; dla_top                                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 30856 (21%)         ; 26806 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_top                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 1117 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 30796 (21%)         ; 25680 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_group                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 1089 (1%)           ; 1695 (1%)     ; 0 (0%)      ; 700928 (2%)       ; dla_config_network                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 166 (0%)            ; 102 (0%)      ; 0 (0%)      ; 524288 (1%)       ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8192 (0%)         ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)      ; 13312 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 1140 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst                                                      ; 24943 (17%)         ; 42001 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 6 (0%)              ; 178 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_depthwise_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 24936 (17%)         ; 41814 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_group                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 6487 (4%)           ; 15946 (5%)    ; 0 (0%)      ; 1111040 (2%)      ; dla_dma                                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 986 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (0%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1414 (1%)           ; 4854 (2%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1175 (1%)           ; 3853 (1%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 928 (1%)            ; 1248 (0%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1904 (1%)           ; 3833 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 1024 (0%)     ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5335 (4%)           ; 5873 (2%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 51344 (35%)         ; 147221 (50%)  ; 1088 (70%)  ; 39766420 (88%)    ; dla_pe_array_system                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)      ; 2324 (0%)         ; dla_delay                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 66 (0%)             ; 77 (0%)       ; 0 (0%)      ; 1048576 (2%)      ; dla_exit_fifo                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 12102 (8%)          ; 20760 (7%)    ; 0 (0%)      ; 18443264 (41%)    ; dla_input_feeder                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 38779 (27%)         ; 85534 (29%)   ; 1088 (70%)  ; 119936 (0%)       ; dla_pe_array                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 216 (0%)            ; 40694 (14%)   ; 0 (0%)      ; 20152320 (45%)    ; dla_filter_bias_scale_scratchpad                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 177 (0%)            ; 154 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6399 (4%)           ; 17516 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_top                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6392 (4%)           ; 17294 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_group                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 871 (1%)            ; 2525 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 866 (1%)            ; 2465 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 2001 (1%)           ; 3086 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 76 (0%)             ; 1177 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 2051 (1%)           ; 3088 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 43 (0%)             ; 1129 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 2051 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 1030 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 1030 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 13498 (9%)          ; 24823 (8%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 9 (0%)              ; 114 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                               ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 144887 (50%)        ; 293824 (50%)  ; 1546 (50%)  ; 45103380 (50%)    ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 144887 (100%)       ; 293824 (100%) ; 1546 (100%) ; 45103380 (100%)   ; dla_top                                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 30856 (21%)         ; 26806 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_top                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 1117 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 30796 (21%)         ; 25680 (9%)    ; 128 (8%)    ; 1048576 (2%)      ; dla_aux_activation_group                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 1089 (1%)           ; 1695 (1%)     ; 0 (0%)      ; 700928 (2%)       ; dla_config_network                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 166 (0%)            ; 102 (0%)      ; 0 (0%)      ; 524288 (1%)       ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8192 (0%)         ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 60 (0%)             ; 61 (0%)       ; 0 (0%)      ; 13312 (0%)        ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 109 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 1140 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst                                                      ; 24943 (17%)         ; 42001 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_top                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 6 (0%)              ; 178 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_depthwise_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 24936 (17%)         ; 41814 (14%)   ; 320 (21%)   ; 786432 (2%)       ; dla_aux_depthwise_group                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 6489 (4%)           ; 15946 (5%)    ; 0 (0%)      ; 1111040 (2%)      ; dla_dma                                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 986 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (0%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1414 (1%)           ; 4854 (2%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 1175 (1%)           ; 3853 (1%)     ; 0 (0%)      ; 278528 (1%)       ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 930 (1%)            ; 1248 (0%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1904 (1%)           ; 3833 (1%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 1024 (0%)     ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 5335 (4%)           ; 5873 (2%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 51090 (35%)         ; 146876 (50%)  ; 1088 (70%)  ; 39712020 (88%)    ; dla_pe_array_system                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 2324 (0%)         ; dla_delay                                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 66 (0%)             ; 77 (0%)       ; 0 (0%)      ; 1048576 (2%)      ; dla_exit_fifo                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 12230 (8%)          ; 20760 (7%)    ; 0 (0%)      ; 18443264 (41%)    ; dla_input_feeder                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 38400 (27%)         ; 85191 (29%)   ; 1088 (70%)  ; 65536 (0%)        ; dla_pe_array                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 216 (0%)            ; 40694 (14%)   ; 0 (0%)      ; 20152320 (45%)    ; dla_filter_bias_scale_scratchpad                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 177 (0%)            ; 154 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 6399 (4%)           ; 17516 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_top                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6392 (4%)           ; 17294 (6%)    ; 0 (0%)      ; 1605632 (4%)      ; dla_aux_pool_group                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 871 (1%)            ; 2525 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 866 (1%)            ; 2465 (1%)     ; 10 (1%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 2001 (1%)           ; 3086 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 76 (0%)             ; 1177 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 2051 (1%)           ; 3088 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 43 (0%)             ; 1129 (0%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 1027 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 2051 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 1030 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 1030 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 1028 (1%)           ; 2051 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 13498 (9%)          ; 24823 (8%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 9 (0%)              ; 114 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+-------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs         ; M20Ks       ; Entity Name                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 303508.3        ; 366319              ; 878501        ; 3092        ; 94594816          ; 2460.0        ; 5170        ; Total                                                                                                 ;
; Total non AI Suite IPs                                                                                            ; 52761.1 (17%)   ; 72681 (20%)         ; 153784 (18%)  ; 0 (0%)      ; 4333784 (5%)      ; 56.0 (2%)     ; 425 (8%)    ; Total non AI Suite IPs                                                                                ;
; Total AI Suite IPs                                                                                                ; 250747.2 (83%)  ; 293638 (80%)        ; 724717 (82%)  ; 3092 (100%) ; 90261032 (95%)    ; 2404.0 (98%)  ; 4745 (92%)  ; Total AI Suite IPs                                                                                    ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 125505.7 (50%)  ; 147139 (50%)        ; 363344 (50%)  ; 1546 (50%)  ; 45157652 (50%)    ; 1199.0 (50%)  ; 2386 (50%)  ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 125505.7 (100%) ; 147139 (100%)       ; 363344 (100%) ; 1546 (100%) ; 45157652 (100%)   ; 1199.0 (100%) ; 2386 (100%) ; dla_top                                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 21701.0 (17%)   ; 30879 (21%)         ; 38971 (11%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (11%)   ; 52 (2%)     ; dla_aux_activation_top                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 304.6 (0%)      ; 60 (0%)             ; 1217 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 21394.2 (17%)   ; 30818 (21%)         ; 37713 (10%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (11%)   ; 52 (2%)     ; dla_aux_activation_group                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.3 (0%)        ; 1 (0%)              ; 41 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.9 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.1 (0%)        ; 0 (0%)              ; 5 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.0 (0%)        ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.7 (0%)        ; 1 (0%)              ; 25 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.5 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)        ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)        ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.0 (0%)        ; 1 (0%)              ; 24 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.6 (0%)        ; 1 (0%)              ; 20 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 843.3 (1%)      ; 1154 (1%)           ; 2420 (1%)     ; 0 (0%)      ; 700928 (2%)       ; 0.0 (0%)      ; 45 (2%)     ; dla_config_network                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 37.7 (0%)       ; 57 (0%)             ; 83 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 34.1 (0%)       ; 59 (0%)             ; 87 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 40.8 (0%)       ; 75 (0%)             ; 107 (0%)      ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 34.7 (0%)       ; 59 (0%)             ; 99 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 122.9 (0%)      ; 167 (0%)            ; 427 (0%)      ; 0 (0%)      ; 524288 (1%)       ; 0.0 (0%)      ; 32 (1%)     ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 35.6 (0%)       ; 56 (0%)             ; 107 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 35.0 (0%)       ; 59 (0%)             ; 76 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.6 (0%)       ; 70 (0%)             ; 94 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.1 (0%)       ; 61 (0%)             ; 82 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.7 (0%)       ; 65 (0%)             ; 88 (0%)       ; 0 (0%)      ; 8192 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 36.6 (0%)       ; 61 (0%)             ; 91 (0%)       ; 0 (0%)      ; 13312 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 86.5 (0%)       ; 107 (0%)            ; 171 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 83.7 (0%)       ; 109 (0%)            ; 170 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 90.8 (0%)       ; 124 (0%)            ; 185 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 583.8 (0%)      ; 64 (0%)             ; 165 (0%)      ; 0 (0%)      ; 0 (0%)            ; 52.0 (4%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.0 (0%)       ; 41 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.0 (0%)       ; 39 (0%)             ; 60 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst                                                      ; 21026.5 (17%)   ; 24954 (17%)         ; 57003 (16%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (37%)   ; 78 (3%)     ; dla_aux_depthwise_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 33.9 (0%)       ; 6 (0%)              ; 161 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_depthwise_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 20990.7 (17%)   ; 24947 (17%)         ; 56836 (16%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (37%)   ; 78 (3%)     ; dla_aux_depthwise_group                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 24.0 (0%)       ; 41 (0%)             ; 49 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.5 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 6985.3 (6%)     ; 6477 (4%)           ; 14012 (4%)    ; 0 (0%)      ; 1111040 (2%)      ; 186.0 (16%)   ; 62 (3%)     ; dla_dma                                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 907.8 (1%)      ; 983 (1%)            ; 2466 (1%)     ; 0 (0%)      ; 173568 (0%)       ; 7.0 (1%)      ; 10 (0%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1985.5 (2%)     ; 1411 (1%)           ; 3468 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 81.0 (7%)     ; 15 (1%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1527.1 (1%)     ; 1178 (1%)           ; 2901 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 59.0 (5%)     ; 15 (1%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 731.0 (1%)      ; 930 (1%)            ; 1634 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1762.2 (1%)     ; 1896 (1%)           ; 3462 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 33.0 (3%)     ; 20 (1%)     ; dla_dma_writer                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 69.0 (0%)       ; 77 (0%)             ; 74 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 520.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 52.0 (4%)     ; 0 (0%)      ; altdpram                                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.9 (0%)       ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7.2 (0%)        ; 7 (0%)              ; 21 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 6.8 (0%)        ; 7 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.7 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.5 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.0 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.1 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.1 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3693.2 (3%)     ; 5378 (4%)           ; 7291 (2%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 52595.9 (42%)   ; 53170 (36%)         ; 188831 (52%)  ; 1088 (70%)  ; 39766292 (88%)    ; 302.0 (25%)   ; 2059 (86%)  ; dla_pe_array_system                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3.5 (0%)        ; 3 (0%)              ; 15 (0%)       ; 0 (0%)      ; 2324 (0%)         ; 0.0 (0%)      ; 15 (1%)     ; dla_delay                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 55.4 (0%)       ; 66 (0%)             ; 233 (0%)      ; 0 (0%)      ; 1048576 (2%)      ; 0.0 (0%)      ; 52 (2%)     ; dla_exit_fifo                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 8850.4 (7%)     ; 12599 (9%)          ; 23493 (6%)    ; 0 (0%)      ; 18443264 (41%)    ; 71.0 (6%)     ; 915 (38%)   ; dla_input_feeder                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 35622.8 (28%)   ; 40056 (27%)         ; 124857 (34%)  ; 1088 (70%)  ; 119808 (0%)       ; 231.0 (19%)   ; 53 (2%)     ; dla_pe_array                                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 7917.3 (6%)     ; 209 (0%)            ; 39957 (11%)   ; 0 (0%)      ; 20152320 (45%)    ; 0.0 (0%)      ; 1024 (43%)  ; dla_filter_bias_scale_scratchpad                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 146.3 (0%)      ; 236 (0%)            ; 276 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6198.6 (5%)     ; 6450 (4%)           ; 14414 (4%)    ; 0 (0%)      ; 1605632 (4%)      ; 71.0 (6%)     ; 79 (3%)     ; dla_aux_pool_top                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 43.4 (0%)       ; 7 (0%)              ; 204 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6153.8 (5%)     ; 6443 (4%)           ; 14203 (4%)    ; 0 (0%)      ; 1605632 (4%)      ; 71.0 (6%)     ; 79 (3%)     ; dla_aux_pool_group                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 728.7 (1%)      ; 813 (1%)            ; 2586 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_top                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 8.7 (0%)        ; 3 (0%)              ; 36 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 717.4 (1%)      ; 809 (1%)            ; 2525 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_group                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 1004.3 (1%)     ; 2002 (1%)           ; 3169 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 298.0 (0%)      ; 77 (0%)             ; 1271 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1017.4 (1%)     ; 2053 (1%)           ; 3122 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 292.2 (0%)      ; 43 (0%)             ; 1325 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 505.3 (0%)      ; 1028 (1%)           ; 2063 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 34.1 (0%)       ; 69 (0%)             ; 136 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 504.5 (0%)      ; 1028 (1%)           ; 2064 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.6 (0%)       ; 21 (0%)             ; 38 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 500.5 (0%)      ; 1029 (1%)           ; 2225 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 499.4 (0%)      ; 1028 (1%)           ; 2165 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 492.6 (0%)      ; 1027 (1%)           ; 2146 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 496.0 (0%)      ; 1027 (1%)           ; 2102 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 507.4 (0%)      ; 1027 (1%)           ; 2167 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 1864.6 (1%)     ; 2052 (1%)           ; 2218 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 611.8 (0%)      ; 1029 (1%)           ; 2710 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 1023.0 (1%)     ; 1031 (1%)           ; 3239 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 591.4 (0%)      ; 1029 (1%)           ; 2625 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 751.6 (1%)      ; 1031 (1%)           ; 2301 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 507.6 (0%)      ; 1028 (1%)           ; 2069 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 505.6 (0%)      ; 1029 (1%)           ; 2267 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 8478.4 (7%)     ; 13543 (9%)          ; 28617 (8%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 30.9 (0%)       ; 9 (0%)              ; 127 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar_config_handler                                                                               ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 125241.5 (50%)  ; 146499 (50%)        ; 361373 (50%)  ; 1546 (50%)  ; 45103380 (50%)    ; 1205.0 (50%)  ; 2359 (50%)  ; dla_top_wrapper_64x64_i5x1_fp13agx_sb31744_poolk4_depthwisek64_actk64_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 125241.5 (100%) ; 146499 (100%)       ; 361373 (100%) ; 1546 (100%) ; 45103380 (100%)   ; 1205.0 (100%) ; 2359 (100%) ; dla_top                                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 21645.0 (17%)   ; 30817 (21%)         ; 38165 (11%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (11%)   ; 52 (2%)     ; dla_aux_activation_top                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 307.7 (0%)      ; 68 (0%)             ; 1205 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 21335.1 (17%)   ; 30746 (21%)         ; 36951 (10%)   ; 128 (8%)    ; 1048576 (2%)      ; 132.0 (11%)   ; 52 (2%)     ; dla_aux_activation_group                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.2 (0%)        ; 3 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.0 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_reset_handler_simple_inst                        ; 1.8 (0%)        ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.6 (0%)        ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.7 (0%)        ; 1 (0%)              ; 20 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)        ; 1 (0%)              ; 18 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.0 (0%)        ; 1 (0%)              ; 23 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.7 (0%)        ; 1 (0%)              ; 20 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 861.9 (1%)      ; 1198 (1%)           ; 2473 (1%)     ; 0 (0%)      ; 700928 (2%)       ; 0.0 (0%)      ; 45 (2%)     ; dla_config_network                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 41.4 (0%)       ; 65 (0%)             ; 99 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 38.7 (0%)       ; 67 (0%)             ; 110 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 38.9 (0%)       ; 75 (0%)             ; 110 (0%)      ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[13].gen_hld_fifo.dla_hld_fifo_inst          ; 35.7 (0%)       ; 60 (0%)             ; 95 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[14].gen_hld_fifo.dla_hld_fifo_inst          ; 121.0 (0%)      ; 167 (0%)            ; 441 (0%)      ; 0 (0%)      ; 524288 (1%)       ; 0.0 (0%)      ; 32 (1%)     ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 39.6 (0%)       ; 74 (0%)             ; 101 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 38.4 (0%)       ; 67 (0%)             ; 94 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.4 (0%)       ; 62 (0%)             ; 85 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.6 (0%)       ; 69 (0%)             ; 100 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 41.1 (0%)       ; 77 (0%)             ; 92 (0%)       ; 0 (0%)      ; 8192 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 39.5 (0%)       ; 67 (0%)             ; 81 (0%)       ; 0 (0%)      ; 13312 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 84.8 (0%)       ; 107 (0%)            ; 173 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 85.8 (0%)       ; 109 (0%)            ; 176 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 84.4 (0%)       ; 107 (0%)            ; 173 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 585.5 (0%)      ; 65 (0%)             ; 151 (0%)      ; 0 (0%)      ; 0 (0%)            ; 52.0 (4%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 35.3 (0%)       ; 41 (0%)             ; 92 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.2 (0%)       ; 39 (0%)             ; 52 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst                                                      ; 21024.2 (17%)   ; 24954 (17%)         ; 55947 (15%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (37%)   ; 78 (3%)     ; dla_aux_depthwise_top                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_aux_depthwise_config_decoder_inst                ; 33.0 (0%)       ; 6 (0%)              ; 164 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_depthwise_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|depthwise_inst|dla_aux_depthwise_group_inst                         ; 20989.3 (17%)   ; 24947 (17%)         ; 55776 (15%)   ; 320 (21%)   ; 786432 (2%)       ; 448.0 (37%)   ; 78 (3%)     ; dla_aux_depthwise_group                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 24.1 (0%)       ; 41 (0%)             ; 50 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.2 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.5 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 6988.7 (6%)     ; 6481 (4%)           ; 14063 (4%)    ; 0 (0%)      ; 1111040 (2%)      ; 186.0 (15%)   ; 62 (3%)     ; dla_dma                                                                                               ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 916.2 (1%)      ; 983 (1%)            ; 2465 (1%)     ; 0 (0%)      ; 173568 (0%)       ; 7.0 (1%)      ; 10 (0%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1983.2 (2%)     ; 1412 (1%)           ; 3492 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 81.0 (7%)     ; 15 (1%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 1517.6 (1%)     ; 1178 (1%)           ; 2916 (1%)     ; 0 (0%)      ; 278528 (1%)       ; 59.0 (5%)     ; 15 (1%)     ; dla_dma_reader                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 735.4 (1%)      ; 933 (1%)            ; 1638 (0%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1763.6 (1%)     ; 1896 (1%)           ; 3473 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 33.0 (3%)     ; 20 (1%)     ; dla_dma_writer                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 70.2 (0%)       ; 77 (0%)             ; 71 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 520.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 52.0 (4%)     ; 0 (0%)      ; altdpram                                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.0 (0%)       ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 6.7 (0%)        ; 7 (0%)              ; 21 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 5.6 (0%)        ; 8 (0%)              ; 13 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.3 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.3 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.6 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.2 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.3 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.3 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 3668.3 (3%)     ; 5367 (4%)           ; 7679 (2%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 10 (0%)       ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 52349.6 (42%)   ; 52562 (36%)         ; 187466 (52%)  ; 1088 (70%)  ; 39712020 (88%)    ; 304.0 (25%)   ; 2032 (86%)  ; dla_pe_array_system                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)        ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 2324 (0%)         ; 0.0 (0%)      ; 15 (1%)     ; dla_delay                                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 64.8 (0%)       ; 101 (0%)            ; 228 (0%)      ; 0 (0%)      ; 1048576 (2%)      ; 0.0 (0%)      ; 52 (2%)     ; dla_exit_fifo                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 8736.1 (7%)     ; 12302 (8%)          ; 23146 (6%)    ; 0 (0%)      ; 18443264 (41%)    ; 71.0 (6%)     ; 915 (39%)   ; dla_input_feeder                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 35563.0 (28%)   ; 39700 (27%)         ; 124180 (34%)  ; 1088 (70%)  ; 65536 (0%)        ; 233.0 (19%)   ; 26 (1%)     ; dla_pe_array                                                                                          ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 7836.7 (6%)     ; 209 (0%)            ; 39578 (11%)   ; 0 (0%)      ; 20152320 (45%)    ; 0.0 (0%)      ; 1024 (43%)  ; dla_filter_bias_scale_scratchpad                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 148.7 (0%)      ; 249 (0%)            ; 334 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 6323.3 (5%)     ; 6476 (4%)           ; 14281 (4%)    ; 0 (0%)      ; 1605632 (4%)      ; 75.0 (6%)     ; 79 (3%)     ; dla_aux_pool_top                                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 43.7 (0%)       ; 7 (0%)              ; 203 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6278.4 (5%)     ; 6469 (4%)           ; 14071 (4%)    ; 0 (0%)      ; 1605632 (4%)      ; 75.0 (6%)     ; 79 (3%)     ; dla_aux_pool_group                                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 712.5 (1%)      ; 806 (1%)            ; 2643 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_top                                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.1 (0%)        ; 3 (0%)              ; 47 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 700.7 (1%)      ; 802 (1%)            ; 2576 (1%)     ; 10 (1%)     ; 73216 (0%)        ; 8.0 (1%)      ; 7 (0%)      ; dla_aux_softmax_group                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 1002.4 (1%)     ; 2003 (1%)           ; 3195 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 295.2 (0%)      ; 77 (0%)             ; 1268 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 1011.9 (1%)     ; 2055 (1%)           ; 3147 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 290.9 (0%)      ; 43 (0%)             ; 1435 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                                     ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 503.6 (0%)      ; 1028 (1%)           ; 2062 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.2 (0%)       ; 69 (0%)             ; 147 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 500.0 (0%)      ; 1028 (1%)           ; 2064 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.1 (0%)       ; 21 (0%)             ; 50 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 499.9 (0%)      ; 1027 (1%)           ; 2159 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 504.8 (0%)      ; 1028 (1%)           ; 2140 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 496.5 (0%)      ; 1027 (1%)           ; 2056 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 498.3 (0%)      ; 1027 (1%)           ; 2056 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[4].inp_enc_inst                  ; 504.0 (0%)      ; 1027 (1%)           ; 2174 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 1844.5 (1%)     ; 2052 (1%)           ; 2669 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 615.9 (0%)      ; 1029 (1%)           ; 2741 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 901.8 (1%)      ; 1031 (1%)           ; 3060 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 591.5 (0%)      ; 1029 (1%)           ; 2673 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[4].opt_enc_inst                  ; 838.1 (1%)      ; 1030 (1%)           ; 2386 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 503.3 (0%)      ; 1028 (1%)           ; 2353 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 504.3 (0%)      ; 1028 (1%)           ; 2428 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 8422.6 (7%)     ; 13513 (9%)          ; 29318 (8%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 30.7 (0%)       ; 9 (0%)              ; 157 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar_config_handler                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+-------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 214.5 MHz  ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 271.37 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2b 100C Model ;                                                  ;
; 364.17 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2b 100C Model ; limit due to minimum pulse width restriction     ;
; 376.93 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 390.93 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 409.17 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2b 100C Model ;                                                  ;
; 531.91 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
