|Rhapsody
ADC_CS_N <> camera:camera_in.ADC_CS_N
ADC_DIN << camera:camera_in.ADC_DIN
ADC_DOUT => ADC_DOUT.IN1
ADC_SCLK << camera:camera_in.ADC_SCLK
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> music:mu0.AUD_BCLK
AUD_ADCLRCK <> music:mu0.AUD_ADCLRCK
AUD_DACLRCK <> music:mu0.AUD_DACLRCK
AUD_XCK << music:mu0.AUD_XCK
AUD_DACDAT << music:mu0.AUD_DACDAT
CLOCK_50 => CLOCK_50.IN15
DRAM_ADDR[0] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[1] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[2] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[3] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[4] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[5] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[6] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[7] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[8] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[9] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[10] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[11] << camera:camera_in.DRAM_ADDR
DRAM_ADDR[12] << camera:camera_in.DRAM_ADDR
DRAM_BA[0] << camera:camera_in.DRAM_BA
DRAM_BA[1] << camera:camera_in.DRAM_BA
DRAM_CAS_N << camera:camera_in.DRAM_CAS_N
DRAM_CKE << camera:camera_in.DRAM_CKE
DRAM_CLK << camera:camera_in.DRAM_CLK
DRAM_CS_N << camera:camera_in.DRAM_CS_N
DRAM_DQ[0] <> camera:camera_in.DRAM_DQ
DRAM_DQ[1] <> camera:camera_in.DRAM_DQ
DRAM_DQ[2] <> camera:camera_in.DRAM_DQ
DRAM_DQ[3] <> camera:camera_in.DRAM_DQ
DRAM_DQ[4] <> camera:camera_in.DRAM_DQ
DRAM_DQ[5] <> camera:camera_in.DRAM_DQ
DRAM_DQ[6] <> camera:camera_in.DRAM_DQ
DRAM_DQ[7] <> camera:camera_in.DRAM_DQ
DRAM_DQ[8] <> camera:camera_in.DRAM_DQ
DRAM_DQ[9] <> camera:camera_in.DRAM_DQ
DRAM_DQ[10] <> camera:camera_in.DRAM_DQ
DRAM_DQ[11] <> camera:camera_in.DRAM_DQ
DRAM_DQ[12] <> camera:camera_in.DRAM_DQ
DRAM_DQ[13] <> camera:camera_in.DRAM_DQ
DRAM_DQ[14] <> camera:camera_in.DRAM_DQ
DRAM_DQ[15] <> camera:camera_in.DRAM_DQ
DRAM_LDQM << camera:camera_in.DRAM_LDQM
DRAM_RAS_N << camera:camera_in.DRAM_RAS_N
DRAM_UDQM << camera:camera_in.DRAM_UDQM
DRAM_WE_N << camera:camera_in.DRAM_WE_N
FPGA_I2C_SCLK << music:mu0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> music:mu0.FPGA_I2C_SDAT
HEX0[0] << hexDecode:hex0.port1
HEX0[1] << hexDecode:hex0.port1
HEX0[2] << hexDecode:hex0.port1
HEX0[3] << hexDecode:hex0.port1
HEX0[4] << hexDecode:hex0.port1
HEX0[5] << hexDecode:hex0.port1
HEX0[6] << hexDecode:hex0.port1
HEX1[0] << hexDecode:hex1.port1
HEX1[1] << hexDecode:hex1.port1
HEX1[2] << hexDecode:hex1.port1
HEX1[3] << hexDecode:hex1.port1
HEX1[4] << hexDecode:hex1.port1
HEX1[5] << hexDecode:hex1.port1
HEX1[6] << hexDecode:hex1.port1
HEX2[0] << hexDecode:hex2.port1
HEX2[1] << hexDecode:hex2.port1
HEX2[2] << hexDecode:hex2.port1
HEX2[3] << hexDecode:hex2.port1
HEX2[4] << hexDecode:hex2.port1
HEX2[5] << hexDecode:hex2.port1
HEX2[6] << hexDecode:hex2.port1
HEX3[0] << hexDecode:hex3.port1
HEX3[1] << hexDecode:hex3.port1
HEX3[2] << hexDecode:hex3.port1
HEX3[3] << hexDecode:hex3.port1
HEX3[4] << hexDecode:hex3.port1
HEX3[5] << hexDecode:hex3.port1
HEX3[6] << hexDecode:hex3.port1
HEX4[0] << keyboard:PS2_key.HEX4
HEX4[1] << keyboard:PS2_key.HEX4
HEX4[2] << keyboard:PS2_key.HEX4
HEX4[3] << keyboard:PS2_key.HEX4
HEX4[4] << keyboard:PS2_key.HEX4
HEX4[5] << keyboard:PS2_key.HEX4
HEX4[6] << keyboard:PS2_key.HEX4
HEX5[0] << keyboard:PS2_key.HEX5
HEX5[1] << keyboard:PS2_key.HEX5
HEX5[2] << keyboard:PS2_key.HEX5
HEX5[3] << keyboard:PS2_key.HEX5
HEX5[4] << keyboard:PS2_key.HEX5
HEX5[5] << keyboard:PS2_key.HEX5
HEX5[6] << keyboard:PS2_key.HEX5
KEY[0] => resetn.IN8
KEY[1] => KEY[1].IN2
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN2
LEDR[0] << camera:camera_in.debug
LEDR[1] << camera:camera_in.debug
LEDR[2] << camera:camera_in.debug
LEDR[3] << camera:camera_in.debug
LEDR[4] << camera:camera_in.debug
LEDR[5] << camera:camera_in.debug
LEDR[6] << camera:camera_in.debug
LEDR[7] << camera:camera_in.debug
LEDR[8] << camera:camera_in.debug
LEDR[9] << camera:camera_in.debug
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
TD_CLK27 => TD_CLK27.IN1
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_RESET_N << camera:camera_in.TD_RESET_N
TD_VS => TD_VS.IN1
VGA_CLK << vga_adapter:VGA.VGA_CLK
VGA_HS << vga_adapter:VGA.VGA_HS
VGA_VS << vga_adapter:VGA.VGA_VS
VGA_BLANK_N << vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N << vga_adapter:VGA.VGA_SYNC
VGA_R[0] << vga_adapter:VGA.VGA_R
VGA_R[1] << vga_adapter:VGA.VGA_R
VGA_R[2] << vga_adapter:VGA.VGA_R
VGA_R[3] << vga_adapter:VGA.VGA_R
VGA_R[4] << vga_adapter:VGA.VGA_R
VGA_R[5] << vga_adapter:VGA.VGA_R
VGA_R[6] << vga_adapter:VGA.VGA_R
VGA_R[7] << vga_adapter:VGA.VGA_R
VGA_G[0] << vga_adapter:VGA.VGA_G
VGA_G[1] << vga_adapter:VGA.VGA_G
VGA_G[2] << vga_adapter:VGA.VGA_G
VGA_G[3] << vga_adapter:VGA.VGA_G
VGA_G[4] << vga_adapter:VGA.VGA_G
VGA_G[5] << vga_adapter:VGA.VGA_G
VGA_G[6] << vga_adapter:VGA.VGA_G
VGA_G[7] << vga_adapter:VGA.VGA_G
VGA_B[0] << vga_adapter:VGA.VGA_B
VGA_B[1] << vga_adapter:VGA.VGA_B
VGA_B[2] << vga_adapter:VGA.VGA_B
VGA_B[3] << vga_adapter:VGA.VGA_B
VGA_B[4] << vga_adapter:VGA.VGA_B
VGA_B[5] << vga_adapter:VGA.VGA_B
VGA_B[6] << vga_adapter:VGA.VGA_B
VGA_B[7] << vga_adapter:VGA.VGA_B
PS2_CLK <> keyboard:PS2_key.PS2_CLK
PS2_DAT <> keyboard:PS2_key.PS2_DAT


|Rhapsody|hexDecode:hex0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|hexDecode:hex1
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|hexDecode:hex2
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|hexDecode:hex3
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN0
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN0
in[1] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
in[2] => out.IN0
in[2] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
in[3] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
CLOCK_50 => CLOCK_50.IN2
DRAM_ADDR[0] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u6.SA
DRAM_ADDR[12] <= Sdram_Control_4Port:u6.SA
DRAM_BA[0] <= Sdram_Control_4Port:u6.BA
DRAM_BA[1] <= Sdram_Control_4Port:u6.BA
DRAM_CAS_N <= Sdram_Control_4Port:u6.CAS_N
DRAM_CKE <= Sdram_Control_4Port:u6.CKE
DRAM_CLK <= Sdram_Control_4Port:u6.SDR_CLK
DRAM_CS_N <= Sdram_Control_4Port:u6.CS_N
DRAM_DQ[0] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u6.DQ
DRAM_LDQM <= Sdram_Control_4Port:u6.DQM
DRAM_RAS_N <= Sdram_Control_4Port:u6.RAS_N
DRAM_UDQM <= Sdram_Control_4Port:u6.DQM
DRAM_WE_N <= Sdram_Control_4Port:u6.WE_N
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>
resetn => resetn.IN2
TD_CLK27 => TD_CLK27.IN11
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_HS => TD_HS.IN1
TD_RESET_N <= td_reset.DB_MAX_OUTPUT_PORT_TYPE
TD_VS => TD_VS.IN1
td_reset => TD_RESET_N.DATAIN
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_Ctrl:u9.oVGA_BLANK
VGA_CLK <= VGA_Ctrl:u9.oVGA_CLOCK
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_Ctrl:u9.oVGA_HS
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= VGA_Ctrl:u9.oVGA_SYNC
VGA_VS <= VGA_Ctrl:u9.oVGA_VS
debug[0] <= check_position:check.port8
debug[1] <= check_position:check.port8
debug[2] <= check_position:check.port8
debug[3] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
debug[8] <= VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
debug[9] <= VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE
coordinate_x[0] <= check_position:check.port6
coordinate_x[1] <= check_position:check.port6
coordinate_x[2] <= check_position:check.port6
coordinate_x[3] <= check_position:check.port6
coordinate_x[4] <= check_position:check.port6
coordinate_x[5] <= check_position:check.port6
coordinate_x[6] <= check_position:check.port6
coordinate_x[7] <= check_position:check.port6
coordinate_x[8] <= check_position:check.port6
coordinate_x[9] <= check_position:check.port6
coordinate_x[10] <= check_position:check.port6
coordinate_y[0] <= check_position:check.port7
coordinate_y[1] <= check_position:check.port7
coordinate_y[2] <= check_position:check.port7
coordinate_y[3] <= check_position:check.port7
coordinate_y[4] <= check_position:check.port7
coordinate_y[5] <= check_position:check.port7
coordinate_y[6] <= check_position:check.port7
coordinate_y[7] <= check_position:check.port7
coordinate_y[8] <= check_position:check.port7
coordinate_y[9] <= check_position:check.port7
coordinate_y[10] <= check_position:check.port7
VGA_X[0] <= VGA_X[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[1] <= VGA_X[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[2] <= VGA_X[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[3] <= VGA_X[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[4] <= VGA_X[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[5] <= VGA_X[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[6] <= VGA_X[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[7] <= VGA_X[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[8] <= VGA_X[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[9] <= VGA_X[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[10] <= VGA_X[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[0] <= VGA_Y[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[1] <= VGA_Y[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[2] <= VGA_Y[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[3] <= VGA_Y[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[4] <= VGA_Y[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[5] <= VGA_Y[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[6] <= VGA_Y[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[7] <= VGA_Y[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[8] <= VGA_Y[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[9] <= VGA_Y[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_Y[10] <= VGA_Y[10].DB_MAX_OUTPUT_PORT_TYPE
position[0] <= check_position:check.port8
position[1] <= check_position:check.port8
position[2] <= check_position:check.port8
color[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
color[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
color[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
color[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
color[4] <= VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
color[5] <= VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
color[6] <= VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
color[7] <= VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
color[8] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
color[9] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
color[10] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
color[11] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
color[12] <= VGA_G[4].DB_MAX_OUTPUT_PORT_TYPE
color[13] <= VGA_G[5].DB_MAX_OUTPUT_PORT_TYPE
color[14] <= VGA_G[6].DB_MAX_OUTPUT_PORT_TYPE
color[15] <= VGA_G[7].DB_MAX_OUTPUT_PORT_TYPE
color[16] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
color[17] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
color[18] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
color[19] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
color[20] <= VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
color[21] <= VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
color[22] <= VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
color[23] <= VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|TD_Detect:u2
oTD_Stable <= oTD_Stable.DB_MAX_OUTPUT_PORT_TYPE
oNTSC <= NTSC.DB_MAX_OUTPUT_PORT_TYPE
oPAL <= PAL.DB_MAX_OUTPUT_PORT_TYPE
iTD_VS => Pre_VS.DATAIN
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Stable_Cont.OUTPUTSELECT
iTD_VS => Equal0.IN0
iTD_HS => PAL.CLK
iTD_HS => NTSC.CLK
iTD_HS => Stable_Cont[0].CLK
iTD_HS => Stable_Cont[1].CLK
iTD_HS => Stable_Cont[2].CLK
iTD_HS => Stable_Cont[3].CLK
iTD_HS => Stable_Cont[4].CLK
iTD_HS => Stable_Cont[5].CLK
iTD_HS => Stable_Cont[6].CLK
iTD_HS => Stable_Cont[7].CLK
iTD_HS => Pre_VS.CLK
iRST_N => PAL.ACLR
iRST_N => NTSC.ACLR
iRST_N => Stable_Cont[0].ACLR
iRST_N => Stable_Cont[1].ACLR
iRST_N => Stable_Cont[2].ACLR
iRST_N => Stable_Cont[3].ACLR
iRST_N => Stable_Cont[4].ACLR
iRST_N => Stable_Cont[5].ACLR
iRST_N => Stable_Cont[6].ACLR
iRST_N => Stable_Cont[7].ACLR
iRST_N => Pre_VS.ACLR


|Rhapsody|camera:camera_in|Reset_Delay:u3
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|ITU_656_Decoder:u4
iTD_DATA[0] => Window[0].DATAIN
iTD_DATA[0] => Cb[0].DATAIN
iTD_DATA[0] => Cr[0].DATAIN
iTD_DATA[0] => YCbCr[8].DATAIN
iTD_DATA[1] => Window[1].DATAIN
iTD_DATA[1] => Cb[1].DATAIN
iTD_DATA[1] => Cr[1].DATAIN
iTD_DATA[1] => YCbCr[9].DATAIN
iTD_DATA[2] => Window[2].DATAIN
iTD_DATA[2] => Cb[2].DATAIN
iTD_DATA[2] => Cr[2].DATAIN
iTD_DATA[2] => YCbCr[10].DATAIN
iTD_DATA[3] => Window[3].DATAIN
iTD_DATA[3] => Cb[3].DATAIN
iTD_DATA[3] => Cr[3].DATAIN
iTD_DATA[3] => YCbCr[11].DATAIN
iTD_DATA[4] => Window[4].DATAIN
iTD_DATA[4] => SAV.IN1
iTD_DATA[4] => Cb[4].DATAIN
iTD_DATA[4] => Cr[4].DATAIN
iTD_DATA[4] => YCbCr[12].DATAIN
iTD_DATA[5] => Window[5].DATAIN
iTD_DATA[5] => Cb[5].DATAIN
iTD_DATA[5] => Cr[5].DATAIN
iTD_DATA[5] => YCbCr[13].DATAIN
iTD_DATA[5] => FVAL.DATAIN
iTD_DATA[6] => Window[6].DATAIN
iTD_DATA[6] => Field.DATAIN
iTD_DATA[6] => Cb[6].DATAIN
iTD_DATA[6] => Cr[6].DATAIN
iTD_DATA[6] => YCbCr[14].DATAIN
iTD_DATA[7] => Window[7].DATAIN
iTD_DATA[7] => Cb[7].DATAIN
iTD_DATA[7] => Cr[7].DATAIN
iTD_DATA[7] => YCbCr[15].DATAIN
oTV_X[0] <= Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[1] <= Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[2] <= Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[3] <= Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[4] <= Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[5] <= Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[6] <= Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[7] <= Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[8] <= Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[9] <= Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[0] <= TV_Y[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[1] <= TV_Y[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[2] <= TV_Y[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[3] <= TV_Y[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[4] <= TV_Y[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[5] <= TV_Y[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[6] <= TV_Y[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[7] <= TV_Y[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[8] <= TV_Y[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[9] <= TV_Y[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[0] <= Data_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[1] <= Data_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[2] <= Data_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[3] <= Data_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[4] <= Data_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[5] <= Data_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[6] <= Data_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[7] <= Data_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[8] <= Data_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[9] <= Data_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[10] <= Data_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[11] <= Data_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[12] <= Data_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[13] <= Data_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[14] <= Data_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[15] <= Data_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[16] <= Data_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[17] <= Data_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[18] <= Data_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[19] <= Data_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[20] <= Data_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[21] <= Data_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[22] <= Data_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[23] <= Data_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[24] <= Data_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[25] <= Data_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[26] <= Data_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[27] <= Data_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[28] <= Data_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[29] <= Data_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[30] <= Data_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[31] <= Data_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[0] <= YCbCr[0].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[1] <= YCbCr[1].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[2] <= YCbCr[2].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[3] <= YCbCr[3].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[4] <= YCbCr[4].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[5] <= YCbCr[5].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[6] <= YCbCr[6].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[7] <= YCbCr[7].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[8] <= YCbCr[8].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[9] <= YCbCr[9].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[10] <= YCbCr[10].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[11] <= YCbCr[11].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[12] <= YCbCr[12].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[13] <= YCbCr[13].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[14] <= YCbCr[14].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[15] <= YCbCr[15].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= Data_Valid.DB_MAX_OUTPUT_PORT_TYPE
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSwap_CbCr => YCbCr.OUTPUTSELECT
iSkip => always0.IN1
iRST_N => Data_Cont[0].ACLR
iRST_N => Data_Cont[1].ACLR
iRST_N => Data_Cont[2].ACLR
iRST_N => Data_Cont[3].ACLR
iRST_N => Data_Cont[4].ACLR
iRST_N => Data_Cont[5].ACLR
iRST_N => Data_Cont[6].ACLR
iRST_N => Data_Cont[7].ACLR
iRST_N => Data_Cont[8].ACLR
iRST_N => Data_Cont[9].ACLR
iRST_N => Data_Cont[10].ACLR
iRST_N => Data_Cont[11].ACLR
iRST_N => Data_Cont[12].ACLR
iRST_N => Data_Cont[13].ACLR
iRST_N => Data_Cont[14].ACLR
iRST_N => Data_Cont[15].ACLR
iRST_N => Data_Cont[16].ACLR
iRST_N => Data_Cont[17].ACLR
iRST_N => Data_Cont[18].ACLR
iRST_N => Data_Cont[19].ACLR
iRST_N => Data_Cont[20].ACLR
iRST_N => Data_Cont[21].ACLR
iRST_N => Data_Cont[22].ACLR
iRST_N => Data_Cont[23].ACLR
iRST_N => Data_Cont[24].ACLR
iRST_N => Data_Cont[25].ACLR
iRST_N => Data_Cont[26].ACLR
iRST_N => Data_Cont[27].ACLR
iRST_N => Data_Cont[28].ACLR
iRST_N => Data_Cont[29].ACLR
iRST_N => Data_Cont[30].ACLR
iRST_N => Data_Cont[31].ACLR
iRST_N => TV_Y[0].ACLR
iRST_N => TV_Y[1].ACLR
iRST_N => TV_Y[2].ACLR
iRST_N => TV_Y[3].ACLR
iRST_N => TV_Y[4].ACLR
iRST_N => TV_Y[5].ACLR
iRST_N => TV_Y[6].ACLR
iRST_N => TV_Y[7].ACLR
iRST_N => TV_Y[8].ACLR
iRST_N => TV_Y[9].ACLR
iRST_N => FVAL.ACLR
iRST_N => YCbCr[0].ACLR
iRST_N => YCbCr[1].ACLR
iRST_N => YCbCr[2].ACLR
iRST_N => YCbCr[3].ACLR
iRST_N => YCbCr[4].ACLR
iRST_N => YCbCr[5].ACLR
iRST_N => YCbCr[6].ACLR
iRST_N => YCbCr[7].ACLR
iRST_N => YCbCr[8].ACLR
iRST_N => YCbCr[9].ACLR
iRST_N => YCbCr[10].ACLR
iRST_N => YCbCr[11].ACLR
iRST_N => YCbCr[12].ACLR
iRST_N => YCbCr[13].ACLR
iRST_N => YCbCr[14].ACLR
iRST_N => YCbCr[15].ACLR
iRST_N => Cr[0].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[7].ACLR
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[5].ACLR
iRST_N => Cont[6].ACLR
iRST_N => Cont[7].ACLR
iRST_N => Cont[8].ACLR
iRST_N => Cont[9].ACLR
iRST_N => Cont[10].ACLR
iRST_N => Cont[11].ACLR
iRST_N => Cont[12].ACLR
iRST_N => Cont[13].ACLR
iRST_N => Cont[14].ACLR
iRST_N => Cont[15].ACLR
iRST_N => Cont[16].ACLR
iRST_N => Cont[17].ACLR
iRST_N => Window[0].ACLR
iRST_N => Window[1].ACLR
iRST_N => Window[2].ACLR
iRST_N => Window[3].ACLR
iRST_N => Window[4].ACLR
iRST_N => Window[5].ACLR
iRST_N => Window[6].ACLR
iRST_N => Window[7].ACLR
iRST_N => Window[8].ACLR
iRST_N => Window[9].ACLR
iRST_N => Window[10].ACLR
iRST_N => Window[11].ACLR
iRST_N => Window[12].ACLR
iRST_N => Window[13].ACLR
iRST_N => Window[14].ACLR
iRST_N => Window[15].ACLR
iRST_N => Window[16].ACLR
iRST_N => Window[17].ACLR
iRST_N => Window[18].ACLR
iRST_N => Window[19].ACLR
iRST_N => Window[20].ACLR
iRST_N => Window[21].ACLR
iRST_N => Window[22].ACLR
iRST_N => Window[23].ACLR
iRST_N => Field.ACLR
iRST_N => Pre_Field.ACLR
iRST_N => Data_Valid.ACLR
iRST_N => Start.ACLR
iRST_N => Active_Video.ACLR
iCLK_27 => Data_Cont[0].CLK
iCLK_27 => Data_Cont[1].CLK
iCLK_27 => Data_Cont[2].CLK
iCLK_27 => Data_Cont[3].CLK
iCLK_27 => Data_Cont[4].CLK
iCLK_27 => Data_Cont[5].CLK
iCLK_27 => Data_Cont[6].CLK
iCLK_27 => Data_Cont[7].CLK
iCLK_27 => Data_Cont[8].CLK
iCLK_27 => Data_Cont[9].CLK
iCLK_27 => Data_Cont[10].CLK
iCLK_27 => Data_Cont[11].CLK
iCLK_27 => Data_Cont[12].CLK
iCLK_27 => Data_Cont[13].CLK
iCLK_27 => Data_Cont[14].CLK
iCLK_27 => Data_Cont[15].CLK
iCLK_27 => Data_Cont[16].CLK
iCLK_27 => Data_Cont[17].CLK
iCLK_27 => Data_Cont[18].CLK
iCLK_27 => Data_Cont[19].CLK
iCLK_27 => Data_Cont[20].CLK
iCLK_27 => Data_Cont[21].CLK
iCLK_27 => Data_Cont[22].CLK
iCLK_27 => Data_Cont[23].CLK
iCLK_27 => Data_Cont[24].CLK
iCLK_27 => Data_Cont[25].CLK
iCLK_27 => Data_Cont[26].CLK
iCLK_27 => Data_Cont[27].CLK
iCLK_27 => Data_Cont[28].CLK
iCLK_27 => Data_Cont[29].CLK
iCLK_27 => Data_Cont[30].CLK
iCLK_27 => Data_Cont[31].CLK
iCLK_27 => TV_Y[0].CLK
iCLK_27 => TV_Y[1].CLK
iCLK_27 => TV_Y[2].CLK
iCLK_27 => TV_Y[3].CLK
iCLK_27 => TV_Y[4].CLK
iCLK_27 => TV_Y[5].CLK
iCLK_27 => TV_Y[6].CLK
iCLK_27 => TV_Y[7].CLK
iCLK_27 => TV_Y[8].CLK
iCLK_27 => TV_Y[9].CLK
iCLK_27 => FVAL.CLK
iCLK_27 => YCbCr[0].CLK
iCLK_27 => YCbCr[1].CLK
iCLK_27 => YCbCr[2].CLK
iCLK_27 => YCbCr[3].CLK
iCLK_27 => YCbCr[4].CLK
iCLK_27 => YCbCr[5].CLK
iCLK_27 => YCbCr[6].CLK
iCLK_27 => YCbCr[7].CLK
iCLK_27 => YCbCr[8].CLK
iCLK_27 => YCbCr[9].CLK
iCLK_27 => YCbCr[10].CLK
iCLK_27 => YCbCr[11].CLK
iCLK_27 => YCbCr[12].CLK
iCLK_27 => YCbCr[13].CLK
iCLK_27 => YCbCr[14].CLK
iCLK_27 => YCbCr[15].CLK
iCLK_27 => Cr[0].CLK
iCLK_27 => Cr[1].CLK
iCLK_27 => Cr[2].CLK
iCLK_27 => Cr[3].CLK
iCLK_27 => Cr[4].CLK
iCLK_27 => Cr[5].CLK
iCLK_27 => Cr[6].CLK
iCLK_27 => Cr[7].CLK
iCLK_27 => Cb[0].CLK
iCLK_27 => Cb[1].CLK
iCLK_27 => Cb[2].CLK
iCLK_27 => Cb[3].CLK
iCLK_27 => Cb[4].CLK
iCLK_27 => Cb[5].CLK
iCLK_27 => Cb[6].CLK
iCLK_27 => Cb[7].CLK
iCLK_27 => Cont[0].CLK
iCLK_27 => Cont[1].CLK
iCLK_27 => Cont[2].CLK
iCLK_27 => Cont[3].CLK
iCLK_27 => Cont[4].CLK
iCLK_27 => Cont[5].CLK
iCLK_27 => Cont[6].CLK
iCLK_27 => Cont[7].CLK
iCLK_27 => Cont[8].CLK
iCLK_27 => Cont[9].CLK
iCLK_27 => Cont[10].CLK
iCLK_27 => Cont[11].CLK
iCLK_27 => Cont[12].CLK
iCLK_27 => Cont[13].CLK
iCLK_27 => Cont[14].CLK
iCLK_27 => Cont[15].CLK
iCLK_27 => Cont[16].CLK
iCLK_27 => Cont[17].CLK
iCLK_27 => Window[0].CLK
iCLK_27 => Window[1].CLK
iCLK_27 => Window[2].CLK
iCLK_27 => Window[3].CLK
iCLK_27 => Window[4].CLK
iCLK_27 => Window[5].CLK
iCLK_27 => Window[6].CLK
iCLK_27 => Window[7].CLK
iCLK_27 => Window[8].CLK
iCLK_27 => Window[9].CLK
iCLK_27 => Window[10].CLK
iCLK_27 => Window[11].CLK
iCLK_27 => Window[12].CLK
iCLK_27 => Window[13].CLK
iCLK_27 => Window[14].CLK
iCLK_27 => Window[15].CLK
iCLK_27 => Window[16].CLK
iCLK_27 => Window[17].CLK
iCLK_27 => Window[18].CLK
iCLK_27 => Window[19].CLK
iCLK_27 => Window[20].CLK
iCLK_27 => Window[21].CLK
iCLK_27 => Window[22].CLK
iCLK_27 => Window[23].CLK
iCLK_27 => Field.CLK
iCLK_27 => Pre_Field.CLK
iCLK_27 => Data_Valid.CLK
iCLK_27 => Start.CLK
iCLK_27 => Active_Video.CLK


|Rhapsody|camera:camera_in|DIV:u5
aclr => aclr.IN1
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain


|Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_h3t:auto_generated.numer[0]
numer[1] => lpm_divide_h3t:auto_generated.numer[1]
numer[2] => lpm_divide_h3t:auto_generated.numer[2]
numer[3] => lpm_divide_h3t:auto_generated.numer[3]
numer[4] => lpm_divide_h3t:auto_generated.numer[4]
numer[5] => lpm_divide_h3t:auto_generated.numer[5]
numer[6] => lpm_divide_h3t:auto_generated.numer[6]
numer[7] => lpm_divide_h3t:auto_generated.numer[7]
numer[8] => lpm_divide_h3t:auto_generated.numer[8]
numer[9] => lpm_divide_h3t:auto_generated.numer[9]
denom[0] => lpm_divide_h3t:auto_generated.denom[0]
denom[1] => lpm_divide_h3t:auto_generated.denom[1]
denom[2] => lpm_divide_h3t:auto_generated.denom[2]
denom[3] => lpm_divide_h3t:auto_generated.denom[3]
clock => lpm_divide_h3t:auto_generated.clock
aclr => lpm_divide_h3t:auto_generated.aclr
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_h3t:auto_generated.quotient[0]
quotient[1] <= lpm_divide_h3t:auto_generated.quotient[1]
quotient[2] <= lpm_divide_h3t:auto_generated.quotient[2]
quotient[3] <= lpm_divide_h3t:auto_generated.quotient[3]
quotient[4] <= lpm_divide_h3t:auto_generated.quotient[4]
quotient[5] <= lpm_divide_h3t:auto_generated.quotient[5]
quotient[6] <= lpm_divide_h3t:auto_generated.quotient[6]
quotient[7] <= lpm_divide_h3t:auto_generated.quotient[7]
quotient[8] <= lpm_divide_h3t:auto_generated.quotient[8]
quotient[9] <= lpm_divide_h3t:auto_generated.quotient[9]
remain[0] <= lpm_divide_h3t:auto_generated.remain[0]
remain[1] <= lpm_divide_h3t:auto_generated.remain[1]
remain[2] <= lpm_divide_h3t:auto_generated.remain[2]
remain[3] <= lpm_divide_h3t:auto_generated.remain[3]


|Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated
aclr => sign_div_unsign_3li:divider.aclr
clken => ~NO_FANOUT~
clock => sign_div_unsign_3li:divider.clock
denom[0] => sign_div_unsign_3li:divider.denominator[0]
denom[1] => sign_div_unsign_3li:divider.denominator[1]
denom[2] => sign_div_unsign_3li:divider.denominator[2]
denom[3] => sign_div_unsign_3li:divider.denominator[3]
numer[0] => sign_div_unsign_3li:divider.numerator[0]
numer[1] => sign_div_unsign_3li:divider.numerator[1]
numer[2] => sign_div_unsign_3li:divider.numerator[2]
numer[3] => sign_div_unsign_3li:divider.numerator[3]
numer[4] => sign_div_unsign_3li:divider.numerator[4]
numer[5] => sign_div_unsign_3li:divider.numerator[5]
numer[6] => sign_div_unsign_3li:divider.numerator[6]
numer[7] => sign_div_unsign_3li:divider.numerator[7]
numer[8] => sign_div_unsign_3li:divider.numerator[8]
numer[9] => sign_div_unsign_3li:divider.numerator[9]
quotient[0] <= sign_div_unsign_3li:divider.quotient[0]
quotient[1] <= sign_div_unsign_3li:divider.quotient[1]
quotient[2] <= sign_div_unsign_3li:divider.quotient[2]
quotient[3] <= sign_div_unsign_3li:divider.quotient[3]
quotient[4] <= sign_div_unsign_3li:divider.quotient[4]
quotient[5] <= sign_div_unsign_3li:divider.quotient[5]
quotient[6] <= sign_div_unsign_3li:divider.quotient[6]
quotient[7] <= sign_div_unsign_3li:divider.quotient[7]
quotient[8] <= sign_div_unsign_3li:divider.quotient[8]
quotient[9] <= sign_div_unsign_3li:divider.quotient[9]
remain[0] <= sign_div_unsign_3li:divider.remainder[0]
remain[1] <= sign_div_unsign_3li:divider.remainder[1]
remain[2] <= sign_div_unsign_3li:divider.remainder[2]
remain[3] <= sign_div_unsign_3li:divider.remainder[3]


|Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider
aclr => alt_u_div_tuf:divider.aclr
clock => alt_u_div_tuf:divider.clock
denominator[0] => alt_u_div_tuf:divider.denominator[0]
denominator[1] => alt_u_div_tuf:divider.denominator[1]
denominator[2] => alt_u_div_tuf:divider.denominator[2]
denominator[3] => alt_u_div_tuf:divider.denominator[3]
numerator[0] => alt_u_div_tuf:divider.numerator[0]
numerator[1] => alt_u_div_tuf:divider.numerator[1]
numerator[2] => alt_u_div_tuf:divider.numerator[2]
numerator[3] => alt_u_div_tuf:divider.numerator[3]
numerator[4] => alt_u_div_tuf:divider.numerator[4]
numerator[5] => alt_u_div_tuf:divider.numerator[5]
numerator[6] => alt_u_div_tuf:divider.numerator[6]
numerator[7] => alt_u_div_tuf:divider.numerator[7]
numerator[8] => alt_u_div_tuf:divider.numerator[8]
numerator[9] => alt_u_div_tuf:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
aclr => DFFDenominator[3].IN0
aclr => DFFNumerator[9].IN0
aclr => DFFQuotient[9].IN0
aclr => DFFQuotient[4].IN0
aclr => DFFStage[4].IN0
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_3.IN8
denominator[0] => op_4.IN10
denominator[0] => op_5.IN12
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => sel[4].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[8].IN1
denominator[1] => op_3.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_4.IN8
denominator[1] => sel[16].IN1
denominator[1] => op_5.IN10
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_3.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_4.IN6
denominator[2] => sel[17].IN1
denominator[2] => op_5.IN8
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_4.IN4
denominator[3] => sel[18].IN1
denominator[3] => op_5.IN6
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[5] => StageOut[20].IN0
numerator[5] => op_5.IN11
numerator[6] => DFFNumerator[6].DATAIN
numerator[6] => StageOut[15].IN0
numerator[6] => op_4.IN9
numerator[7] => DFFNumerator[7].DATAIN
numerator[7] => StageOut[10].IN0
numerator[7] => op_3.IN7
numerator[8] => DFFNumerator[8].DATAIN
numerator[8] => StageOut[5].IN0
numerator[8] => op_2.IN5
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => StageOut[0].IN0
numerator[9] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[45].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[46].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[47].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[48].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => Add6.IN46
WR1_MAX_ADDR[1] => Add6.IN45
WR1_MAX_ADDR[2] => Add6.IN44
WR1_MAX_ADDR[3] => Add6.IN43
WR1_MAX_ADDR[4] => Add6.IN42
WR1_MAX_ADDR[5] => Add6.IN41
WR1_MAX_ADDR[6] => Add6.IN40
WR1_MAX_ADDR[7] => Add6.IN39
WR1_MAX_ADDR[8] => Add6.IN38
WR1_MAX_ADDR[9] => Add6.IN37
WR1_MAX_ADDR[10] => Add6.IN36
WR1_MAX_ADDR[11] => Add6.IN35
WR1_MAX_ADDR[12] => Add6.IN34
WR1_MAX_ADDR[13] => Add6.IN33
WR1_MAX_ADDR[14] => Add6.IN32
WR1_MAX_ADDR[15] => Add6.IN31
WR1_MAX_ADDR[16] => Add6.IN30
WR1_MAX_ADDR[17] => Add6.IN29
WR1_MAX_ADDR[18] => Add6.IN28
WR1_MAX_ADDR[19] => Add6.IN27
WR1_MAX_ADDR[20] => Add6.IN26
WR1_MAX_ADDR[21] => Add6.IN25
WR1_MAX_ADDR[22] => Add6.IN24
WR1_LENGTH[0] => Add7.IN23
WR1_LENGTH[0] => LessThan7.IN16
WR1_LENGTH[0] => mLENGTH.DATAB
WR1_LENGTH[0] => Add6.IN23
WR1_LENGTH[0] => Equal14.IN31
WR1_LENGTH[1] => Add7.IN22
WR1_LENGTH[1] => LessThan7.IN15
WR1_LENGTH[1] => mLENGTH.DATAB
WR1_LENGTH[1] => Add6.IN22
WR1_LENGTH[1] => Equal14.IN30
WR1_LENGTH[2] => Add7.IN21
WR1_LENGTH[2] => LessThan7.IN14
WR1_LENGTH[2] => mLENGTH.DATAB
WR1_LENGTH[2] => Add6.IN21
WR1_LENGTH[2] => Equal14.IN29
WR1_LENGTH[3] => Add7.IN20
WR1_LENGTH[3] => LessThan7.IN13
WR1_LENGTH[3] => mLENGTH.DATAB
WR1_LENGTH[3] => Add6.IN20
WR1_LENGTH[3] => Equal14.IN28
WR1_LENGTH[4] => Add7.IN19
WR1_LENGTH[4] => LessThan7.IN12
WR1_LENGTH[4] => mLENGTH.DATAB
WR1_LENGTH[4] => Add6.IN19
WR1_LENGTH[4] => Equal14.IN27
WR1_LENGTH[5] => Add7.IN18
WR1_LENGTH[5] => LessThan7.IN11
WR1_LENGTH[5] => mLENGTH.DATAB
WR1_LENGTH[5] => Add6.IN18
WR1_LENGTH[5] => Equal14.IN26
WR1_LENGTH[6] => Add7.IN17
WR1_LENGTH[6] => LessThan7.IN10
WR1_LENGTH[6] => mLENGTH.DATAB
WR1_LENGTH[6] => Add6.IN17
WR1_LENGTH[6] => Equal14.IN25
WR1_LENGTH[7] => Add7.IN16
WR1_LENGTH[7] => LessThan7.IN9
WR1_LENGTH[7] => mLENGTH.DATAB
WR1_LENGTH[7] => Add6.IN16
WR1_LENGTH[7] => Equal14.IN24
WR1_LENGTH[8] => Add7.IN15
WR1_LENGTH[8] => LessThan7.IN8
WR1_LENGTH[8] => mLENGTH.DATAB
WR1_LENGTH[8] => Add6.IN15
WR1_LENGTH[8] => Equal14.IN23
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_WR_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[10] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[11] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[12] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[13] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[14] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[15] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => Add8.IN46
WR2_MAX_ADDR[1] => Add8.IN45
WR2_MAX_ADDR[2] => Add8.IN44
WR2_MAX_ADDR[3] => Add8.IN43
WR2_MAX_ADDR[4] => Add8.IN42
WR2_MAX_ADDR[5] => Add8.IN41
WR2_MAX_ADDR[6] => Add8.IN40
WR2_MAX_ADDR[7] => Add8.IN39
WR2_MAX_ADDR[8] => Add8.IN38
WR2_MAX_ADDR[9] => Add8.IN37
WR2_MAX_ADDR[10] => Add8.IN36
WR2_MAX_ADDR[11] => Add8.IN35
WR2_MAX_ADDR[12] => Add8.IN34
WR2_MAX_ADDR[13] => Add8.IN33
WR2_MAX_ADDR[14] => Add8.IN32
WR2_MAX_ADDR[15] => Add8.IN31
WR2_MAX_ADDR[16] => Add8.IN30
WR2_MAX_ADDR[17] => Add8.IN29
WR2_MAX_ADDR[18] => Add8.IN28
WR2_MAX_ADDR[19] => Add8.IN27
WR2_MAX_ADDR[20] => Add8.IN26
WR2_MAX_ADDR[21] => Add8.IN25
WR2_MAX_ADDR[22] => Add8.IN24
WR2_LENGTH[0] => Add9.IN23
WR2_LENGTH[0] => LessThan8.IN16
WR2_LENGTH[0] => mLENGTH.DATAB
WR2_LENGTH[0] => Add8.IN23
WR2_LENGTH[0] => Equal15.IN31
WR2_LENGTH[1] => Add9.IN22
WR2_LENGTH[1] => LessThan8.IN15
WR2_LENGTH[1] => mLENGTH.DATAB
WR2_LENGTH[1] => Add8.IN22
WR2_LENGTH[1] => Equal15.IN30
WR2_LENGTH[2] => Add9.IN21
WR2_LENGTH[2] => LessThan8.IN14
WR2_LENGTH[2] => mLENGTH.DATAB
WR2_LENGTH[2] => Add8.IN21
WR2_LENGTH[2] => Equal15.IN29
WR2_LENGTH[3] => Add9.IN20
WR2_LENGTH[3] => LessThan8.IN13
WR2_LENGTH[3] => mLENGTH.DATAB
WR2_LENGTH[3] => Add8.IN20
WR2_LENGTH[3] => Equal15.IN28
WR2_LENGTH[4] => Add9.IN19
WR2_LENGTH[4] => LessThan8.IN12
WR2_LENGTH[4] => mLENGTH.DATAB
WR2_LENGTH[4] => Add8.IN19
WR2_LENGTH[4] => Equal15.IN27
WR2_LENGTH[5] => Add9.IN18
WR2_LENGTH[5] => LessThan8.IN11
WR2_LENGTH[5] => mLENGTH.DATAB
WR2_LENGTH[5] => Add8.IN18
WR2_LENGTH[5] => Equal15.IN26
WR2_LENGTH[6] => Add9.IN17
WR2_LENGTH[6] => LessThan8.IN10
WR2_LENGTH[6] => mLENGTH.DATAB
WR2_LENGTH[6] => Add8.IN17
WR2_LENGTH[6] => Equal15.IN25
WR2_LENGTH[7] => Add9.IN16
WR2_LENGTH[7] => LessThan8.IN9
WR2_LENGTH[7] => mLENGTH.DATAB
WR2_LENGTH[7] => Add8.IN16
WR2_LENGTH[7] => Equal15.IN24
WR2_LENGTH[8] => Add9.IN15
WR2_LENGTH[8] => LessThan8.IN8
WR2_LENGTH[8] => mLENGTH.DATAB
WR2_LENGTH[8] => Add8.IN15
WR2_LENGTH[8] => Equal15.IN23
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_WR_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[10] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[11] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[12] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[13] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[14] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[15] <= Sdram_WR_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_RD_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => Add10.IN46
RD1_MAX_ADDR[1] => Add10.IN45
RD1_MAX_ADDR[2] => Add10.IN44
RD1_MAX_ADDR[3] => Add10.IN43
RD1_MAX_ADDR[4] => Add10.IN42
RD1_MAX_ADDR[5] => Add10.IN41
RD1_MAX_ADDR[6] => Add10.IN40
RD1_MAX_ADDR[7] => Add10.IN39
RD1_MAX_ADDR[8] => Add10.IN38
RD1_MAX_ADDR[9] => Add10.IN37
RD1_MAX_ADDR[10] => Add10.IN36
RD1_MAX_ADDR[11] => Add10.IN35
RD1_MAX_ADDR[12] => Add10.IN34
RD1_MAX_ADDR[13] => Add10.IN33
RD1_MAX_ADDR[14] => Add10.IN32
RD1_MAX_ADDR[15] => Add10.IN31
RD1_MAX_ADDR[16] => Add10.IN30
RD1_MAX_ADDR[17] => Add10.IN29
RD1_MAX_ADDR[18] => Add10.IN28
RD1_MAX_ADDR[19] => Add10.IN27
RD1_MAX_ADDR[20] => Add10.IN26
RD1_MAX_ADDR[21] => Add10.IN25
RD1_MAX_ADDR[22] => Add10.IN24
RD1_LENGTH[0] => Add11.IN23
RD1_LENGTH[0] => LessThan5.IN16
RD1_LENGTH[0] => mLENGTH.DATAB
RD1_LENGTH[0] => Add10.IN23
RD1_LENGTH[1] => Add11.IN22
RD1_LENGTH[1] => LessThan5.IN15
RD1_LENGTH[1] => mLENGTH.DATAB
RD1_LENGTH[1] => Add10.IN22
RD1_LENGTH[2] => Add11.IN21
RD1_LENGTH[2] => LessThan5.IN14
RD1_LENGTH[2] => mLENGTH.DATAB
RD1_LENGTH[2] => Add10.IN21
RD1_LENGTH[3] => Add11.IN20
RD1_LENGTH[3] => LessThan5.IN13
RD1_LENGTH[3] => mLENGTH.DATAB
RD1_LENGTH[3] => Add10.IN20
RD1_LENGTH[4] => Add11.IN19
RD1_LENGTH[4] => LessThan5.IN12
RD1_LENGTH[4] => mLENGTH.DATAB
RD1_LENGTH[4] => Add10.IN19
RD1_LENGTH[5] => Add11.IN18
RD1_LENGTH[5] => LessThan5.IN11
RD1_LENGTH[5] => mLENGTH.DATAB
RD1_LENGTH[5] => Add10.IN18
RD1_LENGTH[6] => Add11.IN17
RD1_LENGTH[6] => LessThan5.IN10
RD1_LENGTH[6] => mLENGTH.DATAB
RD1_LENGTH[6] => Add10.IN17
RD1_LENGTH[7] => Add11.IN16
RD1_LENGTH[7] => LessThan5.IN9
RD1_LENGTH[7] => mLENGTH.DATAB
RD1_LENGTH[7] => Add10.IN16
RD1_LENGTH[8] => Add11.IN15
RD1_LENGTH[8] => LessThan5.IN8
RD1_LENGTH[8] => mLENGTH.DATAB
RD1_LENGTH[8] => Add10.IN15
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_RD_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[10] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[11] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[12] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[13] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[14] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[15] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_RD_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => Add12.IN46
RD2_MAX_ADDR[1] => Add12.IN45
RD2_MAX_ADDR[2] => Add12.IN44
RD2_MAX_ADDR[3] => Add12.IN43
RD2_MAX_ADDR[4] => Add12.IN42
RD2_MAX_ADDR[5] => Add12.IN41
RD2_MAX_ADDR[6] => Add12.IN40
RD2_MAX_ADDR[7] => Add12.IN39
RD2_MAX_ADDR[8] => Add12.IN38
RD2_MAX_ADDR[9] => Add12.IN37
RD2_MAX_ADDR[10] => Add12.IN36
RD2_MAX_ADDR[11] => Add12.IN35
RD2_MAX_ADDR[12] => Add12.IN34
RD2_MAX_ADDR[13] => Add12.IN33
RD2_MAX_ADDR[14] => Add12.IN32
RD2_MAX_ADDR[15] => Add12.IN31
RD2_MAX_ADDR[16] => Add12.IN30
RD2_MAX_ADDR[17] => Add12.IN29
RD2_MAX_ADDR[18] => Add12.IN28
RD2_MAX_ADDR[19] => Add12.IN27
RD2_MAX_ADDR[20] => Add12.IN26
RD2_MAX_ADDR[21] => Add12.IN25
RD2_MAX_ADDR[22] => Add12.IN24
RD2_LENGTH[0] => Add13.IN23
RD2_LENGTH[0] => LessThan6.IN16
RD2_LENGTH[0] => mLENGTH.DATAB
RD2_LENGTH[0] => Add12.IN23
RD2_LENGTH[1] => Add13.IN22
RD2_LENGTH[1] => LessThan6.IN15
RD2_LENGTH[1] => mLENGTH.DATAB
RD2_LENGTH[1] => Add12.IN22
RD2_LENGTH[2] => Add13.IN21
RD2_LENGTH[2] => LessThan6.IN14
RD2_LENGTH[2] => mLENGTH.DATAB
RD2_LENGTH[2] => Add12.IN21
RD2_LENGTH[3] => Add13.IN20
RD2_LENGTH[3] => LessThan6.IN13
RD2_LENGTH[3] => mLENGTH.DATAB
RD2_LENGTH[3] => Add12.IN20
RD2_LENGTH[4] => Add13.IN19
RD2_LENGTH[4] => LessThan6.IN12
RD2_LENGTH[4] => mLENGTH.DATAB
RD2_LENGTH[4] => Add12.IN19
RD2_LENGTH[5] => Add13.IN18
RD2_LENGTH[5] => LessThan6.IN11
RD2_LENGTH[5] => mLENGTH.DATAB
RD2_LENGTH[5] => Add12.IN18
RD2_LENGTH[6] => Add13.IN17
RD2_LENGTH[6] => LessThan6.IN10
RD2_LENGTH[6] => mLENGTH.DATAB
RD2_LENGTH[6] => Add12.IN17
RD2_LENGTH[7] => Add13.IN16
RD2_LENGTH[7] => LessThan6.IN9
RD2_LENGTH[7] => mLENGTH.DATAB
RD2_LENGTH[7] => Add12.IN16
RD2_LENGTH[8] => Add13.IN15
RD2_LENGTH[8] => LessThan6.IN8
RD2_LENGTH[8] => mLENGTH.DATAB
RD2_LENGTH[8] => Add12.IN15
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_RD_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[10] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[11] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[12] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[13] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[14] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[15] <= Sdram_RD_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= Sdram_PLL:sdram_pll1.outclk_1
CLK_18 <= Sdram_PLL:sdram_pll1.outclk_2


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= Sdram_PLL_0002:sdram_pll_inst.outclk_0
outclk_1 <= Sdram_PLL_0002:sdram_pll_inst.outclk_1
outclk_2 <= Sdram_PLL_0002:sdram_pll_inst.outclk_2


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_bg02:auto_generated.data[0]
data[1] => dcfifo_bg02:auto_generated.data[1]
data[2] => dcfifo_bg02:auto_generated.data[2]
data[3] => dcfifo_bg02:auto_generated.data[3]
data[4] => dcfifo_bg02:auto_generated.data[4]
data[5] => dcfifo_bg02:auto_generated.data[5]
data[6] => dcfifo_bg02:auto_generated.data[6]
data[7] => dcfifo_bg02:auto_generated.data[7]
data[8] => dcfifo_bg02:auto_generated.data[8]
data[9] => dcfifo_bg02:auto_generated.data[9]
data[10] => dcfifo_bg02:auto_generated.data[10]
data[11] => dcfifo_bg02:auto_generated.data[11]
data[12] => dcfifo_bg02:auto_generated.data[12]
data[13] => dcfifo_bg02:auto_generated.data[13]
data[14] => dcfifo_bg02:auto_generated.data[14]
data[15] => dcfifo_bg02:auto_generated.data[15]
q[0] <= dcfifo_bg02:auto_generated.q[0]
q[1] <= dcfifo_bg02:auto_generated.q[1]
q[2] <= dcfifo_bg02:auto_generated.q[2]
q[3] <= dcfifo_bg02:auto_generated.q[3]
q[4] <= dcfifo_bg02:auto_generated.q[4]
q[5] <= dcfifo_bg02:auto_generated.q[5]
q[6] <= dcfifo_bg02:auto_generated.q[6]
q[7] <= dcfifo_bg02:auto_generated.q[7]
q[8] <= dcfifo_bg02:auto_generated.q[8]
q[9] <= dcfifo_bg02:auto_generated.q[9]
q[10] <= dcfifo_bg02:auto_generated.q[10]
q[11] <= dcfifo_bg02:auto_generated.q[11]
q[12] <= dcfifo_bg02:auto_generated.q[12]
q[13] <= dcfifo_bg02:auto_generated.q[13]
q[14] <= dcfifo_bg02:auto_generated.q[14]
q[15] <= dcfifo_bg02:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bg02:auto_generated.rdclk
rdreq => dcfifo_bg02:auto_generated.rdreq
wrclk => dcfifo_bg02:auto_generated.wrclk
wrreq => dcfifo_bg02:auto_generated.wrreq
aclr => dcfifo_bg02:auto_generated.aclr
rdempty <= dcfifo_bg02:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bg02:auto_generated.wrfull
rdusedw[0] <= dcfifo_bg02:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bg02:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bg02:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bg02:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bg02:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bg02:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bg02:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bg02:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bg02:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_bg02:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bg02:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bg02:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bg02:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bg02:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bg02:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bg02:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bg02:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bg02:auto_generated.wrusedw[8]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_d3f1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_d3f1:fifo_ram.data_a[0]
data[1] => altsyncram_d3f1:fifo_ram.data_a[1]
data[2] => altsyncram_d3f1:fifo_ram.data_a[2]
data[3] => altsyncram_d3f1:fifo_ram.data_a[3]
data[4] => altsyncram_d3f1:fifo_ram.data_a[4]
data[5] => altsyncram_d3f1:fifo_ram.data_a[5]
data[6] => altsyncram_d3f1:fifo_ram.data_a[6]
data[7] => altsyncram_d3f1:fifo_ram.data_a[7]
data[8] => altsyncram_d3f1:fifo_ram.data_a[8]
data[9] => altsyncram_d3f1:fifo_ram.data_a[9]
data[10] => altsyncram_d3f1:fifo_ram.data_a[10]
data[11] => altsyncram_d3f1:fifo_ram.data_a[11]
data[12] => altsyncram_d3f1:fifo_ram.data_a[12]
data[13] => altsyncram_d3f1:fifo_ram.data_a[13]
data[14] => altsyncram_d3f1:fifo_ram.data_a[14]
data[15] => altsyncram_d3f1:fifo_ram.data_a[15]
q[0] <= altsyncram_d3f1:fifo_ram.q_b[0]
q[1] <= altsyncram_d3f1:fifo_ram.q_b[1]
q[2] <= altsyncram_d3f1:fifo_ram.q_b[2]
q[3] <= altsyncram_d3f1:fifo_ram.q_b[3]
q[4] <= altsyncram_d3f1:fifo_ram.q_b[4]
q[5] <= altsyncram_d3f1:fifo_ram.q_b[5]
q[6] <= altsyncram_d3f1:fifo_ram.q_b[6]
q[7] <= altsyncram_d3f1:fifo_ram.q_b[7]
q[8] <= altsyncram_d3f1:fifo_ram.q_b[8]
q[9] <= altsyncram_d3f1:fifo_ram.q_b[9]
q[10] <= altsyncram_d3f1:fifo_ram.q_b[10]
q[11] <= altsyncram_d3f1:fifo_ram.q_b[11]
q[12] <= altsyncram_d3f1:fifo_ram.q_b[12]
q[13] <= altsyncram_d3f1:fifo_ram.q_b[13]
q[14] <= altsyncram_d3f1:fifo_ram.q_b[14]
q[15] <= altsyncram_d3f1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_d3f1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_d3f1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|YUV422_to_444:u7
iYCbCr[0] => mCr[0].DATAIN
iYCbCr[0] => mCb[0].DATAIN
iYCbCr[1] => mCb[1].DATAIN
iYCbCr[1] => mCr[1].DATAIN
iYCbCr[2] => mCb[2].DATAIN
iYCbCr[2] => mCr[2].DATAIN
iYCbCr[3] => mCb[3].DATAIN
iYCbCr[3] => mCr[3].DATAIN
iYCbCr[4] => mCb[4].DATAIN
iYCbCr[4] => mCr[4].DATAIN
iYCbCr[5] => mCb[5].DATAIN
iYCbCr[5] => mCr[5].DATAIN
iYCbCr[6] => mCb[6].DATAIN
iYCbCr[6] => mCr[6].DATAIN
iYCbCr[7] => mCb[7].DATAIN
iYCbCr[7] => mCr[7].DATAIN
iYCbCr[8] => mY[0].DATAIN
iYCbCr[9] => mY[1].DATAIN
iYCbCr[10] => mY[2].DATAIN
iYCbCr[11] => mY[3].DATAIN
iYCbCr[12] => mY[4].DATAIN
iYCbCr[13] => mY[5].DATAIN
iYCbCr[14] => mY[6].DATAIN
iYCbCr[15] => mY[7].DATAIN
oY[0] <= mY[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= mY[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= mY[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= mY[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= mY[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= mY[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= mY[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= mY[7].DB_MAX_OUTPUT_PORT_TYPE
oCb[0] <= mCb[0].DB_MAX_OUTPUT_PORT_TYPE
oCb[1] <= mCb[1].DB_MAX_OUTPUT_PORT_TYPE
oCb[2] <= mCb[2].DB_MAX_OUTPUT_PORT_TYPE
oCb[3] <= mCb[3].DB_MAX_OUTPUT_PORT_TYPE
oCb[4] <= mCb[4].DB_MAX_OUTPUT_PORT_TYPE
oCb[5] <= mCb[5].DB_MAX_OUTPUT_PORT_TYPE
oCb[6] <= mCb[6].DB_MAX_OUTPUT_PORT_TYPE
oCb[7] <= mCb[7].DB_MAX_OUTPUT_PORT_TYPE
oCr[0] <= mCr[0].DB_MAX_OUTPUT_PORT_TYPE
oCr[1] <= mCr[1].DB_MAX_OUTPUT_PORT_TYPE
oCr[2] <= mCr[2].DB_MAX_OUTPUT_PORT_TYPE
oCr[3] <= mCr[3].DB_MAX_OUTPUT_PORT_TYPE
oCr[4] <= mCr[4].DB_MAX_OUTPUT_PORT_TYPE
oCr[5] <= mCr[5].DB_MAX_OUTPUT_PORT_TYPE
oCr[6] <= mCr[6].DB_MAX_OUTPUT_PORT_TYPE
oCr[7] <= mCr[7].DB_MAX_OUTPUT_PORT_TYPE
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mCr[0].CLK
iCLK => mCr[1].CLK
iCLK => mCr[2].CLK
iCLK => mCr[3].CLK
iCLK => mCr[4].CLK
iCLK => mCr[5].CLK
iCLK => mCr[6].CLK
iCLK => mCr[7].CLK
iCLK => mCb[0].CLK
iCLK => mCb[1].CLK
iCLK => mCb[2].CLK
iCLK => mCb[3].CLK
iCLK => mCb[4].CLK
iCLK => mCb[5].CLK
iCLK => mCb[6].CLK
iCLK => mCb[7].CLK
iCLK => mY[0].CLK
iCLK => mY[1].CLK
iCLK => mY[2].CLK
iCLK => mY[3].CLK
iCLK => mY[4].CLK
iCLK => mY[5].CLK
iCLK => mY[6].CLK
iCLK => mY[7].CLK
iRST_N => mCr[0].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mY[0].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[7].ACLR


|Rhapsody|camera:camera_in|YCbCr2RGB:u8
Red[0] <= oRed[0].DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= oRed[1].DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= oRed[2].DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= oRed[3].DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= oRed[4].DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= oRed[5].DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= oRed[6].DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= oRed[7].DB_MAX_OUTPUT_PORT_TYPE
Red[8] <= oRed[8].DB_MAX_OUTPUT_PORT_TYPE
Red[9] <= oRed[9].DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= oGreen[0].DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= oGreen[1].DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= oGreen[2].DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= oGreen[3].DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= oGreen[4].DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= oGreen[5].DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= oGreen[6].DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= oGreen[7].DB_MAX_OUTPUT_PORT_TYPE
Green[8] <= oGreen[8].DB_MAX_OUTPUT_PORT_TYPE
Green[9] <= oGreen[9].DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= oBlue[0].DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= oBlue[1].DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= oBlue[2].DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= oBlue[3].DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= oBlue[4].DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= oBlue[5].DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= oBlue[6].DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= oBlue[7].DB_MAX_OUTPUT_PORT_TYPE
Blue[8] <= oBlue[8].DB_MAX_OUTPUT_PORT_TYPE
Blue[9] <= oBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
iY[0] => iY[0].IN3
iY[1] => iY[1].IN3
iY[2] => iY[2].IN3
iY[3] => iY[3].IN3
iY[4] => iY[4].IN3
iY[5] => iY[5].IN3
iY[6] => iY[6].IN3
iY[7] => iY[7].IN3
iCb[0] => iCb[0].IN3
iCb[1] => iCb[1].IN3
iCb[2] => iCb[2].IN3
iCb[3] => iCb[3].IN3
iCb[4] => iCb[4].IN3
iCb[5] => iCb[5].IN3
iCb[6] => iCb[6].IN3
iCb[7] => iCb[7].IN3
iCr[0] => iCr[0].IN3
iCr[1] => iCr[1].IN3
iCr[2] => iCr[2].IN3
iCr[3] => iCr[3].IN3
iCr[4] => iCr[4].IN3
iCr[5] => iCr[5].IN3
iCr[6] => iCr[6].IN3
iCr[7] => iCr[7].IN3
iDVAL => oDVAL_d.DATAA
iRESET => iRESET.IN3
iCLK => iCLK.IN3


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2
result[0] <= altera_mult_add:mac_3_inst.result
result[1] <= altera_mult_add:mac_3_inst.result
result[2] <= altera_mult_add:mac_3_inst.result
result[3] <= altera_mult_add:mac_3_inst.result
result[4] <= altera_mult_add:mac_3_inst.result
result[5] <= altera_mult_add:mac_3_inst.result
result[6] <= altera_mult_add:mac_3_inst.result
result[7] <= altera_mult_add:mac_3_inst.result
result[8] <= altera_mult_add:mac_3_inst.result
result[9] <= altera_mult_add:mac_3_inst.result
result[10] <= altera_mult_add:mac_3_inst.result
result[11] <= altera_mult_add:mac_3_inst.result
result[12] <= altera_mult_add:mac_3_inst.result
result[13] <= altera_mult_add:mac_3_inst.result
result[14] <= altera_mult_add:mac_3_inst.result
result[15] <= altera_mult_add:mac_3_inst.result
result[16] <= altera_mult_add:mac_3_inst.result
result[17] <= altera_mult_add:mac_3_inst.result
result[18] <= altera_mult_add:mac_3_inst.result
result[19] <= altera_mult_add:mac_3_inst.result
result[20] <= altera_mult_add:mac_3_inst.result
result[21] <= altera_mult_add:mac_3_inst.result
result[22] <= altera_mult_add:mac_3_inst.result
result[23] <= altera_mult_add:mac_3_inst.result
result[24] <= altera_mult_add:mac_3_inst.result
result[25] <= altera_mult_add:mac_3_inst.result
result[26] <= altera_mult_add:mac_3_inst.result
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_2[0] => dataa_2[0].IN1
dataa_2[1] => dataa_2[1].IN1
dataa_2[2] => dataa_2[2].IN1
dataa_2[3] => dataa_2[3].IN1
dataa_2[4] => dataa_2[4].IN1
dataa_2[5] => dataa_2[5].IN1
dataa_2[6] => dataa_2[6].IN1
dataa_2[7] => dataa_2[7].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_0[12] => datab_0[12].IN1
datab_0[13] => datab_0[13].IN1
datab_0[14] => datab_0[14].IN1
datab_0[15] => datab_0[15].IN1
datab_0[16] => datab_0[16].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
datab_1[12] => datab_1[12].IN1
datab_1[13] => datab_1[13].IN1
datab_1[14] => datab_1[14].IN1
datab_1[15] => datab_1[15].IN1
datab_1[16] => datab_1[16].IN1
datab_2[0] => datab_2[0].IN1
datab_2[1] => datab_2[1].IN1
datab_2[2] => datab_2[2].IN1
datab_2[3] => datab_2[3].IN1
datab_2[4] => datab_2[4].IN1
datab_2[5] => datab_2[5].IN1
datab_2[6] => datab_2[6].IN1
datab_2[7] => datab_2[7].IN1
datab_2[8] => datab_2[8].IN1
datab_2[9] => datab_2[9].IN1
datab_2[10] => datab_2[10].IN1
datab_2[11] => datab_2[11].IN1
datab_2[12] => datab_2[12].IN1
datab_2[13] => datab_2[13].IN1
datab_2[14] => datab_2[14].IN1
datab_2[15] => datab_2[15].IN1
datab_2[16] => datab_2[16].IN1
clock0 => clock0.IN1
aclr0 => aclr0.IN1


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst
accum_sload => ~NO_FANOUT~
aclr0 => altera_mult_add_vp8c:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= <GND>
chainout_saturate => ~NO_FANOUT~
clock0 => altera_mult_add_vp8c:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => altera_mult_add_vp8c:auto_generated.dataa[0]
dataa[1] => altera_mult_add_vp8c:auto_generated.dataa[1]
dataa[2] => altera_mult_add_vp8c:auto_generated.dataa[2]
dataa[3] => altera_mult_add_vp8c:auto_generated.dataa[3]
dataa[4] => altera_mult_add_vp8c:auto_generated.dataa[4]
dataa[5] => altera_mult_add_vp8c:auto_generated.dataa[5]
dataa[6] => altera_mult_add_vp8c:auto_generated.dataa[6]
dataa[7] => altera_mult_add_vp8c:auto_generated.dataa[7]
dataa[8] => altera_mult_add_vp8c:auto_generated.dataa[8]
dataa[9] => altera_mult_add_vp8c:auto_generated.dataa[9]
dataa[10] => altera_mult_add_vp8c:auto_generated.dataa[10]
dataa[11] => altera_mult_add_vp8c:auto_generated.dataa[11]
dataa[12] => altera_mult_add_vp8c:auto_generated.dataa[12]
dataa[13] => altera_mult_add_vp8c:auto_generated.dataa[13]
dataa[14] => altera_mult_add_vp8c:auto_generated.dataa[14]
dataa[15] => altera_mult_add_vp8c:auto_generated.dataa[15]
dataa[16] => altera_mult_add_vp8c:auto_generated.dataa[16]
dataa[17] => altera_mult_add_vp8c:auto_generated.dataa[17]
dataa[18] => altera_mult_add_vp8c:auto_generated.dataa[18]
dataa[19] => altera_mult_add_vp8c:auto_generated.dataa[19]
dataa[20] => altera_mult_add_vp8c:auto_generated.dataa[20]
dataa[21] => altera_mult_add_vp8c:auto_generated.dataa[21]
dataa[22] => altera_mult_add_vp8c:auto_generated.dataa[22]
dataa[23] => altera_mult_add_vp8c:auto_generated.dataa[23]
datab[0] => altera_mult_add_vp8c:auto_generated.datab[0]
datab[1] => altera_mult_add_vp8c:auto_generated.datab[1]
datab[2] => altera_mult_add_vp8c:auto_generated.datab[2]
datab[3] => altera_mult_add_vp8c:auto_generated.datab[3]
datab[4] => altera_mult_add_vp8c:auto_generated.datab[4]
datab[5] => altera_mult_add_vp8c:auto_generated.datab[5]
datab[6] => altera_mult_add_vp8c:auto_generated.datab[6]
datab[7] => altera_mult_add_vp8c:auto_generated.datab[7]
datab[8] => altera_mult_add_vp8c:auto_generated.datab[8]
datab[9] => altera_mult_add_vp8c:auto_generated.datab[9]
datab[10] => altera_mult_add_vp8c:auto_generated.datab[10]
datab[11] => altera_mult_add_vp8c:auto_generated.datab[11]
datab[12] => altera_mult_add_vp8c:auto_generated.datab[12]
datab[13] => altera_mult_add_vp8c:auto_generated.datab[13]
datab[14] => altera_mult_add_vp8c:auto_generated.datab[14]
datab[15] => altera_mult_add_vp8c:auto_generated.datab[15]
datab[16] => altera_mult_add_vp8c:auto_generated.datab[16]
datab[17] => altera_mult_add_vp8c:auto_generated.datab[17]
datab[18] => altera_mult_add_vp8c:auto_generated.datab[18]
datab[19] => altera_mult_add_vp8c:auto_generated.datab[19]
datab[20] => altera_mult_add_vp8c:auto_generated.datab[20]
datab[21] => altera_mult_add_vp8c:auto_generated.datab[21]
datab[22] => altera_mult_add_vp8c:auto_generated.datab[22]
datab[23] => altera_mult_add_vp8c:auto_generated.datab[23]
datab[24] => altera_mult_add_vp8c:auto_generated.datab[24]
datab[25] => altera_mult_add_vp8c:auto_generated.datab[25]
datab[26] => altera_mult_add_vp8c:auto_generated.datab[26]
datab[27] => altera_mult_add_vp8c:auto_generated.datab[27]
datab[28] => altera_mult_add_vp8c:auto_generated.datab[28]
datab[29] => altera_mult_add_vp8c:auto_generated.datab[29]
datab[30] => altera_mult_add_vp8c:auto_generated.datab[30]
datab[31] => altera_mult_add_vp8c:auto_generated.datab[31]
datab[32] => altera_mult_add_vp8c:auto_generated.datab[32]
datab[33] => altera_mult_add_vp8c:auto_generated.datab[33]
datab[34] => altera_mult_add_vp8c:auto_generated.datab[34]
datab[35] => altera_mult_add_vp8c:auto_generated.datab[35]
datab[36] => altera_mult_add_vp8c:auto_generated.datab[36]
datab[37] => altera_mult_add_vp8c:auto_generated.datab[37]
datab[38] => altera_mult_add_vp8c:auto_generated.datab[38]
datab[39] => altera_mult_add_vp8c:auto_generated.datab[39]
datab[40] => altera_mult_add_vp8c:auto_generated.datab[40]
datab[41] => altera_mult_add_vp8c:auto_generated.datab[41]
datab[42] => altera_mult_add_vp8c:auto_generated.datab[42]
datab[43] => altera_mult_add_vp8c:auto_generated.datab[43]
datab[44] => altera_mult_add_vp8c:auto_generated.datab[44]
datab[45] => altera_mult_add_vp8c:auto_generated.datab[45]
datab[46] => altera_mult_add_vp8c:auto_generated.datab[46]
datab[47] => altera_mult_add_vp8c:auto_generated.datab[47]
datab[48] => altera_mult_add_vp8c:auto_generated.datab[48]
datab[49] => altera_mult_add_vp8c:auto_generated.datab[49]
datab[50] => altera_mult_add_vp8c:auto_generated.datab[50]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
negate => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= <GND>
result[0] <= altera_mult_add_vp8c:auto_generated.result[0]
result[1] <= altera_mult_add_vp8c:auto_generated.result[1]
result[2] <= altera_mult_add_vp8c:auto_generated.result[2]
result[3] <= altera_mult_add_vp8c:auto_generated.result[3]
result[4] <= altera_mult_add_vp8c:auto_generated.result[4]
result[5] <= altera_mult_add_vp8c:auto_generated.result[5]
result[6] <= altera_mult_add_vp8c:auto_generated.result[6]
result[7] <= altera_mult_add_vp8c:auto_generated.result[7]
result[8] <= altera_mult_add_vp8c:auto_generated.result[8]
result[9] <= altera_mult_add_vp8c:auto_generated.result[9]
result[10] <= altera_mult_add_vp8c:auto_generated.result[10]
result[11] <= altera_mult_add_vp8c:auto_generated.result[11]
result[12] <= altera_mult_add_vp8c:auto_generated.result[12]
result[13] <= altera_mult_add_vp8c:auto_generated.result[13]
result[14] <= altera_mult_add_vp8c:auto_generated.result[14]
result[15] <= altera_mult_add_vp8c:auto_generated.result[15]
result[16] <= altera_mult_add_vp8c:auto_generated.result[16]
result[17] <= altera_mult_add_vp8c:auto_generated.result[17]
result[18] <= altera_mult_add_vp8c:auto_generated.result[18]
result[19] <= altera_mult_add_vp8c:auto_generated.result[19]
result[20] <= altera_mult_add_vp8c:auto_generated.result[20]
result[21] <= altera_mult_add_vp8c:auto_generated.result[21]
result[22] <= altera_mult_add_vp8c:auto_generated.result[22]
result[23] <= altera_mult_add_vp8c:auto_generated.result[23]
result[24] <= altera_mult_add_vp8c:auto_generated.result[24]
result[25] <= altera_mult_add_vp8c:auto_generated.result[25]
result[26] <= altera_mult_add_vp8c:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
sclr0 => ~NO_FANOUT~
sclr1 => ~NO_FANOUT~
sclr2 => ~NO_FANOUT~
sclr3 => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
datab[32] => datab[32].IN1
datab[33] => datab[33].IN1
datab[34] => datab[34].IN1
datab[35] => datab[35].IN1
datab[36] => datab[36].IN1
datab[37] => datab[37].IN1
datab[38] => datab[38].IN1
datab[39] => datab[39].IN1
datab[40] => datab[40].IN1
datab[41] => datab[41].IN1
datab[42] => datab[42].IN1
datab[43] => datab[43].IN1
datab[44] => datab[44].IN1
datab[45] => datab[45].IN1
datab[46] => datab[46].IN1
datab[47] => datab[47].IN1
datab[48] => datab[48].IN1
datab[49] => datab[49].IN1
datab[50] => datab[50].IN1
result[0] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[1] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[2] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[3] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[4] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[5] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[6] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[7] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[8] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[9] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[10] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[11] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[12] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[13] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[14] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[15] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[16] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[17] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[18] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[19] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[20] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[21] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[22] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[23] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[24] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[25] <= altera_mult_add_rtl:altera_mult_add_rtl1.result
result[26] <= altera_mult_add_rtl:altera_mult_add_rtl1.result


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
dataa[0] => dataa_split_input[0].IN1
dataa[1] => dataa_split_input[1].IN1
dataa[2] => dataa_split_input[2].IN1
dataa[3] => dataa_split_input[3].IN1
dataa[4] => dataa_split_input[4].IN1
dataa[5] => dataa_split_input[5].IN1
dataa[6] => dataa_split_input[6].IN1
dataa[7] => dataa_split_input[7].IN1
dataa[8] => dataa_split_input[8].IN1
dataa[9] => dataa_split_input[9].IN1
dataa[10] => dataa_split_input[10].IN1
dataa[11] => dataa_split_input[11].IN1
dataa[12] => dataa_split_input[12].IN1
dataa[13] => dataa_split_input[13].IN1
dataa[14] => dataa_split_input[14].IN1
dataa[15] => dataa_split_input[15].IN1
dataa[16] => dataa_split_input[16].IN1
dataa[17] => dataa_split_input[17].IN1
dataa[18] => dataa_split_input[18].IN1
dataa[19] => dataa_split_input[19].IN1
dataa[20] => dataa_split_input[20].IN1
dataa[21] => dataa_split_input[21].IN1
dataa[22] => dataa_split_input[22].IN1
dataa[23] => dataa_split_input[23].IN1
datab[0] => datab_split_input[0].IN1
datab[1] => datab_split_input[1].IN1
datab[2] => datab_split_input[2].IN1
datab[3] => datab_split_input[3].IN1
datab[4] => datab_split_input[4].IN1
datab[5] => datab_split_input[5].IN1
datab[6] => datab_split_input[6].IN1
datab[7] => datab_split_input[7].IN1
datab[8] => datab_split_input[8].IN1
datab[9] => datab_split_input[9].IN1
datab[10] => datab_split_input[10].IN1
datab[11] => datab_split_input[11].IN1
datab[12] => datab_split_input[12].IN1
datab[13] => datab_split_input[13].IN1
datab[14] => datab_split_input[14].IN1
datab[15] => datab_split_input[15].IN1
datab[16] => datab_split_input[16].IN1
datab[17] => datab_split_input[17].IN1
datab[18] => datab_split_input[18].IN1
datab[19] => datab_split_input[19].IN1
datab[20] => datab_split_input[20].IN1
datab[21] => datab_split_input[21].IN1
datab[22] => datab_split_input[22].IN1
datab[23] => datab_split_input[23].IN1
datab[24] => datab_split_input[24].IN1
datab[25] => datab_split_input[25].IN1
datab[26] => datab_split_input[26].IN1
datab[27] => datab_split_input[27].IN1
datab[28] => datab_split_input[28].IN1
datab[29] => datab_split_input[29].IN1
datab[30] => datab_split_input[30].IN1
datab[31] => datab_split_input[31].IN1
datab[32] => datab_split_input[32].IN1
datab[33] => datab_split_input[33].IN1
datab[34] => datab_split_input[34].IN1
datab[35] => datab_split_input[35].IN1
datab[36] => datab_split_input[36].IN1
datab[37] => datab_split_input[37].IN1
datab[38] => datab_split_input[38].IN1
datab[39] => datab_split_input[39].IN1
datab[40] => datab_split_input[40].IN1
datab[41] => datab_split_input[41].IN1
datab[42] => datab_split_input[42].IN1
datab[43] => datab_split_input[43].IN1
datab[44] => datab_split_input[44].IN1
datab[45] => datab_split_input[45].IN1
datab[46] => datab_split_input[46].IN1
datab[47] => datab_split_input[47].IN1
datab[48] => datab_split_input[48].IN1
datab[49] => datab_split_input[49].IN1
datab[50] => datab_split_input[50].IN1
datac[0] => datac_split_input[0].IN1
datac[1] => datac_split_input[1].IN1
datac[2] => datac_split_input[2].IN1
datac[3] => datac_split_input[3].IN1
datac[4] => datac_split_input[4].IN1
datac[5] => datac_split_input[5].IN1
datac[6] => datac_split_input[6].IN1
datac[7] => datac_split_input[7].IN1
datac[8] => datac_split_input[8].IN1
datac[9] => datac_split_input[9].IN1
datac[10] => datac_split_input[10].IN1
datac[11] => datac_split_input[11].IN1
datac[12] => datac_split_input[12].IN1
datac[13] => datac_split_input[13].IN1
datac[14] => datac_split_input[14].IN1
datac[15] => datac_split_input[15].IN1
datac[16] => datac_split_input[16].IN1
datac[17] => datac_split_input[17].IN1
datac[18] => datac_split_input[18].IN1
datac[19] => datac_split_input[19].IN1
datac[20] => datac_split_input[20].IN1
datac[21] => datac_split_input[21].IN1
datac[22] => datac_split_input[22].IN1
datac[23] => datac_split_input[23].IN1
datac[24] => datac_split_input[24].IN1
datac[25] => datac_split_input[25].IN1
datac[26] => datac_split_input[26].IN1
datac[27] => datac_split_input[27].IN1
datac[28] => datac_split_input[28].IN1
datac[29] => datac_split_input[29].IN1
datac[30] => datac_split_input[30].IN1
datac[31] => datac_split_input[31].IN1
datac[32] => datac_split_input[32].IN1
datac[33] => datac_split_input[33].IN1
datac[34] => datac_split_input[34].IN1
datac[35] => datac_split_input[35].IN1
datac[36] => datac_split_input[36].IN1
datac[37] => datac_split_input[37].IN1
datac[38] => datac_split_input[38].IN1
datac[39] => datac_split_input[39].IN1
datac[40] => datac_split_input[40].IN1
datac[41] => datac_split_input[41].IN1
datac[42] => datac_split_input[42].IN1
datac[43] => datac_split_input[43].IN1
datac[44] => datac_split_input[44].IN1
datac[45] => datac_split_input[45].IN1
datac[46] => datac_split_input[46].IN1
datac[47] => datac_split_input[47].IN1
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
clock3 => clock_all_wire[3].IN8
clock2 => clock_all_wire[2].IN8
clock1 => clock_all_wire[1].IN8
clock0 => clock_all_wire[0].IN8
aclr3 => aclr_all_wire[3].IN8
aclr2 => aclr_all_wire[2].IN8
aclr1 => aclr_all_wire[1].IN8
aclr0 => aclr_all_wire[0].IN8
sclr3 => sclr_all_wire[3].IN8
sclr2 => sclr_all_wire[2].IN8
sclr1 => sclr_all_wire[1].IN8
sclr0 => sclr_all_wire[0].IN8
ena3 => ena_all_wire[3].IN8
ena2 => ena_all_wire[2].IN8
ena1 => ena_all_wire[1].IN8
ena0 => ena_all_wire[0].IN8
signa => signa.IN1
signb => signb.IN1
addnsub1 => addnsub1.IN1
addnsub3 => addnsub3.IN1
result[0] <= ama_register_function:output_reg_block.data_out
result[1] <= ama_register_function:output_reg_block.data_out
result[2] <= ama_register_function:output_reg_block.data_out
result[3] <= ama_register_function:output_reg_block.data_out
result[4] <= ama_register_function:output_reg_block.data_out
result[5] <= ama_register_function:output_reg_block.data_out
result[6] <= ama_register_function:output_reg_block.data_out
result[7] <= ama_register_function:output_reg_block.data_out
result[8] <= ama_register_function:output_reg_block.data_out
result[9] <= ama_register_function:output_reg_block.data_out
result[10] <= ama_register_function:output_reg_block.data_out
result[11] <= ama_register_function:output_reg_block.data_out
result[12] <= ama_register_function:output_reg_block.data_out
result[13] <= ama_register_function:output_reg_block.data_out
result[14] <= ama_register_function:output_reg_block.data_out
result[15] <= ama_register_function:output_reg_block.data_out
result[16] <= ama_register_function:output_reg_block.data_out
result[17] <= ama_register_function:output_reg_block.data_out
result[18] <= ama_register_function:output_reg_block.data_out
result[19] <= ama_register_function:output_reg_block.data_out
result[20] <= ama_register_function:output_reg_block.data_out
result[21] <= ama_register_function:output_reg_block.data_out
result[22] <= ama_register_function:output_reg_block.data_out
result[23] <= ama_register_function:output_reg_block.data_out
result[24] <= ama_register_function:output_reg_block.data_out
result[25] <= ama_register_function:output_reg_block.data_out
result[26] <= ama_register_function:output_reg_block.data_out
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
scanoutb[16] <= <GND>
mult01_round => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
mult0_is_saturated <= <GND>
mult1_is_saturated <= <GND>
mult2_is_saturated <= <GND>
mult3_is_saturated <= <GND>
output_round => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
overflow <= <GND>
chainout_sat_overflow <= <GND>
chainin[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
rotate => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
accum_sload => ~NO_FANOUT~
sload_accum => ~NO_FANOUT~
negate => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_1[0].IN1
data_in[9] => data_split_1[1].IN1
data_in[10] => data_split_1[2].IN1
data_in[11] => data_split_1[3].IN1
data_in[12] => data_split_1[4].IN1
data_in[13] => data_split_1[5].IN1
data_in[14] => data_split_1[6].IN1
data_in[15] => data_split_1[7].IN1
data_in[16] => data_split_2[0].IN1
data_in[17] => data_split_2[1].IN1
data_in[18] => data_split_2[2].IN1
data_in[19] => data_split_2[3].IN1
data_in[20] => data_split_2[4].IN1
data_in[21] => data_split_2[5].IN1
data_in[22] => data_split_2[6].IN1
data_in[23] => data_split_2[7].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split
clock[0] => clock[0].IN7
clock[1] => clock[1].IN7
clock[2] => clock[2].IN7
clock[3] => clock[3].IN7
aclr[0] => aclr[0].IN7
aclr[1] => aclr[1].IN7
aclr[2] => aclr[2].IN7
aclr[3] => aclr[3].IN7
sclr[0] => sclr[0].IN7
sclr[1] => sclr[1].IN7
sclr[2] => sclr[2].IN7
sclr[3] => sclr[3].IN7
ena[0] => ena[0].IN7
ena[1] => ena[1].IN7
ena[2] => ena[2].IN7
ena[3] => ena[3].IN7
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_0[16].IN1
data_in[17] => data_split_1[0].IN1
data_in[18] => data_split_1[1].IN1
data_in[19] => data_split_1[2].IN1
data_in[20] => data_split_1[3].IN1
data_in[21] => data_split_1[4].IN1
data_in[22] => data_split_1[5].IN1
data_in[23] => data_split_1[6].IN1
data_in[24] => data_split_1[7].IN1
data_in[25] => data_split_1[8].IN1
data_in[26] => data_split_1[9].IN1
data_in[27] => data_split_1[10].IN1
data_in[28] => data_split_1[11].IN1
data_in[29] => data_split_1[12].IN1
data_in[30] => data_split_1[13].IN1
data_in[31] => data_split_1[14].IN1
data_in[32] => data_split_1[15].IN1
data_in[33] => data_split_1[16].IN1
data_in[34] => data_split_2[0].IN1
data_in[35] => data_split_2[1].IN1
data_in[36] => data_split_2[2].IN1
data_in[37] => data_split_2[3].IN1
data_in[38] => data_split_2[4].IN1
data_in[39] => data_split_2[5].IN1
data_in[40] => data_split_2[6].IN1
data_in[41] => data_split_2[7].IN1
data_in[42] => data_split_2[8].IN1
data_in[43] => data_split_2[9].IN1
data_in[44] => data_split_2[10].IN1
data_in[45] => data_split_2[11].IN1
data_in[46] => data_split_2[12].IN1
data_in[47] => data_split_2[13].IN1
data_in[48] => data_split_2[14].IN1
data_in[49] => data_split_2[15].IN1
data_in[50] => data_split_2[16].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[16] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[16] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[16] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[16] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block
clock[0] => data_out_array[0][0].CLK
clock[0] => data_out_array[0][1].CLK
clock[0] => data_out_array[0][2].CLK
clock[0] => data_out_array[0][3].CLK
clock[0] => data_out_array[0][4].CLK
clock[0] => data_out_array[0][5].CLK
clock[0] => data_out_array[0][6].CLK
clock[0] => data_out_array[0][7].CLK
clock[0] => data_out_array[0][8].CLK
clock[0] => data_out_array[0][9].CLK
clock[0] => data_out_array[0][10].CLK
clock[0] => data_out_array[0][11].CLK
clock[0] => data_out_array[0][12].CLK
clock[0] => data_out_array[0][13].CLK
clock[0] => data_out_array[0][14].CLK
clock[0] => data_out_array[0][15].CLK
clock[0] => data_out_array[0][16].CLK
clock[0] => data_out_array[1][0].CLK
clock[0] => data_out_array[1][1].CLK
clock[0] => data_out_array[1][2].CLK
clock[0] => data_out_array[1][3].CLK
clock[0] => data_out_array[1][4].CLK
clock[0] => data_out_array[1][5].CLK
clock[0] => data_out_array[1][6].CLK
clock[0] => data_out_array[1][7].CLK
clock[0] => data_out_array[1][8].CLK
clock[0] => data_out_array[1][9].CLK
clock[0] => data_out_array[1][10].CLK
clock[0] => data_out_array[1][11].CLK
clock[0] => data_out_array[1][12].CLK
clock[0] => data_out_array[1][13].CLK
clock[0] => data_out_array[1][14].CLK
clock[0] => data_out_array[1][15].CLK
clock[0] => data_out_array[1][16].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_array[0][0].ACLR
aclr[0] => data_out_array[0][1].ACLR
aclr[0] => data_out_array[0][2].ACLR
aclr[0] => data_out_array[0][3].ACLR
aclr[0] => data_out_array[0][4].ACLR
aclr[0] => data_out_array[0][5].ACLR
aclr[0] => data_out_array[0][6].ACLR
aclr[0] => data_out_array[0][7].ACLR
aclr[0] => data_out_array[0][8].ACLR
aclr[0] => data_out_array[0][9].ACLR
aclr[0] => data_out_array[0][10].ACLR
aclr[0] => data_out_array[0][11].ACLR
aclr[0] => data_out_array[0][12].ACLR
aclr[0] => data_out_array[0][13].ACLR
aclr[0] => data_out_array[0][14].ACLR
aclr[0] => data_out_array[0][15].ACLR
aclr[0] => data_out_array[0][16].ACLR
aclr[0] => data_out_array[1][0].ACLR
aclr[0] => data_out_array[1][1].ACLR
aclr[0] => data_out_array[1][2].ACLR
aclr[0] => data_out_array[1][3].ACLR
aclr[0] => data_out_array[1][4].ACLR
aclr[0] => data_out_array[1][5].ACLR
aclr[0] => data_out_array[1][6].ACLR
aclr[0] => data_out_array[1][7].ACLR
aclr[0] => data_out_array[1][8].ACLR
aclr[0] => data_out_array[1][9].ACLR
aclr[0] => data_out_array[1][10].ACLR
aclr[0] => data_out_array[1][11].ACLR
aclr[0] => data_out_array[1][12].ACLR
aclr[0] => data_out_array[1][13].ACLR
aclr[0] => data_out_array[1][14].ACLR
aclr[0] => data_out_array[1][15].ACLR
aclr[0] => data_out_array[1][16].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_array[1][0].ENA
ena[0] => data_out_array[1][16].ENA
ena[0] => data_out_array[1][15].ENA
ena[0] => data_out_array[1][14].ENA
ena[0] => data_out_array[1][13].ENA
ena[0] => data_out_array[1][12].ENA
ena[0] => data_out_array[1][11].ENA
ena[0] => data_out_array[1][10].ENA
ena[0] => data_out_array[1][9].ENA
ena[0] => data_out_array[1][8].ENA
ena[0] => data_out_array[1][7].ENA
ena[0] => data_out_array[1][6].ENA
ena[0] => data_out_array[1][5].ENA
ena[0] => data_out_array[1][4].ENA
ena[0] => data_out_array[1][3].ENA
ena[0] => data_out_array[1][2].ENA
ena[0] => data_out_array[1][1].ENA
ena[0] => data_out_array[0][16].ENA
ena[0] => data_out_array[0][15].ENA
ena[0] => data_out_array[0][14].ENA
ena[0] => data_out_array[0][13].ENA
ena[0] => data_out_array[0][12].ENA
ena[0] => data_out_array[0][11].ENA
ena[0] => data_out_array[0][10].ENA
ena[0] => data_out_array[0][9].ENA
ena[0] => data_out_array[0][8].ENA
ena[0] => data_out_array[0][7].ENA
ena[0] => data_out_array[0][6].ENA
ena[0] => data_out_array[0][5].ENA
ena[0] => data_out_array[0][4].ENA
ena[0] => data_out_array[0][3].ENA
ena[0] => data_out_array[0][2].ENA
ena[0] => data_out_array[0][1].ENA
ena[0] => data_out_array[0][0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_array[0][0].DATAIN
data_in[1] => data_out_array[0][1].DATAIN
data_in[2] => data_out_array[0][2].DATAIN
data_in[3] => data_out_array[0][3].DATAIN
data_in[4] => data_out_array[0][4].DATAIN
data_in[5] => data_out_array[0][5].DATAIN
data_in[6] => data_out_array[0][6].DATAIN
data_in[7] => data_out_array[0][7].DATAIN
data_in[8] => data_out_array[0][8].DATAIN
data_in[9] => data_out_array[0][9].DATAIN
data_in[10] => data_out_array[0][10].DATAIN
data_in[11] => data_out_array[0][11].DATAIN
data_in[12] => data_out_array[0][12].DATAIN
data_in[13] => data_out_array[0][13].DATAIN
data_in[14] => data_out_array[0][14].DATAIN
data_in[15] => data_out_array[0][15].DATAIN
data_in[16] => data_out_array[0][16].DATAIN
data_out[0] <= data_out_array[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_array[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_array[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_array[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_array[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_array[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_array[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_array[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_array[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_array[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_array[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_array[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_array[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_array[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_array[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_array[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_array[1][16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
sign => sign.IN4
data_in[0] => data_split_0[0].IN1
data_in[1] => data_split_0[1].IN1
data_in[2] => data_split_0[2].IN1
data_in[3] => data_split_0[3].IN1
data_in[4] => data_split_0[4].IN1
data_in[5] => data_split_0[5].IN1
data_in[6] => data_split_0[6].IN1
data_in[7] => data_split_0[7].IN1
data_in[8] => data_split_0[8].IN1
data_in[9] => data_split_0[9].IN1
data_in[10] => data_split_0[10].IN1
data_in[11] => data_split_0[11].IN1
data_in[12] => data_split_0[12].IN1
data_in[13] => data_split_0[13].IN1
data_in[14] => data_split_0[14].IN1
data_in[15] => data_split_0[15].IN1
data_in[16] => data_split_1[0].IN1
data_in[17] => data_split_1[1].IN1
data_in[18] => data_split_1[2].IN1
data_in[19] => data_split_1[3].IN1
data_in[20] => data_split_1[4].IN1
data_in[21] => data_split_1[5].IN1
data_in[22] => data_split_1[6].IN1
data_in[23] => data_split_1[7].IN1
data_in[24] => data_split_1[8].IN1
data_in[25] => data_split_1[9].IN1
data_in[26] => data_split_1[10].IN1
data_in[27] => data_split_1[11].IN1
data_in[28] => data_split_1[12].IN1
data_in[29] => data_split_1[13].IN1
data_in[30] => data_split_1[14].IN1
data_in[31] => data_split_1[15].IN1
data_in[32] => data_split_2[0].IN1
data_in[33] => data_split_2[1].IN1
data_in[34] => data_split_2[2].IN1
data_in[35] => data_split_2[3].IN1
data_in[36] => data_split_2[4].IN1
data_in[37] => data_split_2[5].IN1
data_in[38] => data_split_2[6].IN1
data_in[39] => data_split_2[7].IN1
data_in[40] => data_split_2[8].IN1
data_in[41] => data_split_2[9].IN1
data_in[42] => data_split_2[10].IN1
data_in[43] => data_split_2[11].IN1
data_in[44] => data_split_2[12].IN1
data_in[45] => data_split_2[13].IN1
data_in[46] => data_split_2[14].IN1
data_in[47] => data_split_2[15].IN1
data_out_0[0] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[1] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[2] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[3] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[4] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[5] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[6] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[7] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[8] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[9] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[10] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[11] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[12] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[13] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[14] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_0[15] <= ama_dynamic_signed_function:data0_signed_extension_block.data_out
data_out_1[0] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[1] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[2] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[3] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[4] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[5] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[6] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[7] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[8] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[9] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[10] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[11] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[12] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[13] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[14] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_1[15] <= ama_dynamic_signed_function:data1_signed_extension_block.data_out
data_out_2[0] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[1] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[2] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[3] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[4] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[5] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[6] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[7] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[8] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[9] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[10] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[11] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[12] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[13] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[14] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_2[15] <= ama_dynamic_signed_function:data2_signed_extension_block.data_out
data_out_3[0] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[1] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[2] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[3] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[4] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[5] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[6] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[7] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[8] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[9] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[10] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[11] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[12] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[13] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[14] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out
data_out_3[15] <= ama_dynamic_signed_function:data3_signed_extension_block.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data1_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data2_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data3_signed_extension_block
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
sign => ~NO_FANOUT~
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block
dataa_in_0[0] => preadder_input_a0[0].IN1
dataa_in_0[1] => preadder_input_a0[1].IN1
dataa_in_0[2] => preadder_input_a0[2].IN1
dataa_in_0[3] => preadder_input_a0[3].IN1
dataa_in_0[4] => preadder_input_a0[4].IN1
dataa_in_0[5] => preadder_input_a0[5].IN1
dataa_in_0[6] => preadder_input_a0[6].IN1
dataa_in_0[7] => preadder_input_a0[7].IN1
dataa_in_1[0] => preadder_input_a1[0].IN1
dataa_in_1[1] => preadder_input_a1[1].IN1
dataa_in_1[2] => preadder_input_a1[2].IN1
dataa_in_1[3] => preadder_input_a1[3].IN1
dataa_in_1[4] => preadder_input_a1[4].IN1
dataa_in_1[5] => preadder_input_a1[5].IN1
dataa_in_1[6] => preadder_input_a1[6].IN1
dataa_in_1[7] => preadder_input_a1[7].IN1
dataa_in_2[0] => preadder_input_a2[0].IN1
dataa_in_2[1] => preadder_input_a2[1].IN1
dataa_in_2[2] => preadder_input_a2[2].IN1
dataa_in_2[3] => preadder_input_a2[3].IN1
dataa_in_2[4] => preadder_input_a2[4].IN1
dataa_in_2[5] => preadder_input_a2[5].IN1
dataa_in_2[6] => preadder_input_a2[6].IN1
dataa_in_2[7] => preadder_input_a2[7].IN1
dataa_in_3[0] => preadder_input_a3[0].IN1
dataa_in_3[1] => preadder_input_a3[1].IN1
dataa_in_3[2] => preadder_input_a3[2].IN1
dataa_in_3[3] => preadder_input_a3[3].IN1
dataa_in_3[4] => preadder_input_a3[4].IN1
dataa_in_3[5] => preadder_input_a3[5].IN1
dataa_in_3[6] => preadder_input_a3[6].IN1
dataa_in_3[7] => preadder_input_a3[7].IN1
datab_in_0[0] => preadder_input_b0[0].IN1
datab_in_0[1] => preadder_input_b0[1].IN1
datab_in_0[2] => preadder_input_b0[2].IN1
datab_in_0[3] => preadder_input_b0[3].IN1
datab_in_0[4] => preadder_input_b0[4].IN1
datab_in_0[5] => preadder_input_b0[5].IN1
datab_in_0[6] => preadder_input_b0[6].IN1
datab_in_0[7] => preadder_input_b0[7].IN1
datab_in_0[8] => preadder_input_b0[8].IN1
datab_in_0[9] => preadder_input_b0[9].IN1
datab_in_0[10] => preadder_input_b0[10].IN1
datab_in_0[11] => preadder_input_b0[11].IN1
datab_in_0[12] => preadder_input_b0[12].IN1
datab_in_0[13] => preadder_input_b0[13].IN1
datab_in_0[14] => preadder_input_b0[14].IN1
datab_in_0[15] => preadder_input_b0[15].IN1
datab_in_0[16] => preadder_input_b0[16].IN1
datab_in_1[0] => preadder_input_b1[0].IN1
datab_in_1[1] => preadder_input_b1[1].IN1
datab_in_1[2] => preadder_input_b1[2].IN1
datab_in_1[3] => preadder_input_b1[3].IN1
datab_in_1[4] => preadder_input_b1[4].IN1
datab_in_1[5] => preadder_input_b1[5].IN1
datab_in_1[6] => preadder_input_b1[6].IN1
datab_in_1[7] => preadder_input_b1[7].IN1
datab_in_1[8] => preadder_input_b1[8].IN1
datab_in_1[9] => preadder_input_b1[9].IN1
datab_in_1[10] => preadder_input_b1[10].IN1
datab_in_1[11] => preadder_input_b1[11].IN1
datab_in_1[12] => preadder_input_b1[12].IN1
datab_in_1[13] => preadder_input_b1[13].IN1
datab_in_1[14] => preadder_input_b1[14].IN1
datab_in_1[15] => preadder_input_b1[15].IN1
datab_in_1[16] => preadder_input_b1[16].IN1
datab_in_2[0] => preadder_input_b2[0].IN1
datab_in_2[1] => preadder_input_b2[1].IN1
datab_in_2[2] => preadder_input_b2[2].IN1
datab_in_2[3] => preadder_input_b2[3].IN1
datab_in_2[4] => preadder_input_b2[4].IN1
datab_in_2[5] => preadder_input_b2[5].IN1
datab_in_2[6] => preadder_input_b2[6].IN1
datab_in_2[7] => preadder_input_b2[7].IN1
datab_in_2[8] => preadder_input_b2[8].IN1
datab_in_2[9] => preadder_input_b2[9].IN1
datab_in_2[10] => preadder_input_b2[10].IN1
datab_in_2[11] => preadder_input_b2[11].IN1
datab_in_2[12] => preadder_input_b2[12].IN1
datab_in_2[13] => preadder_input_b2[13].IN1
datab_in_2[14] => preadder_input_b2[14].IN1
datab_in_2[15] => preadder_input_b2[15].IN1
datab_in_2[16] => preadder_input_b2[16].IN1
datab_in_3[0] => preadder_input_b3[0].IN1
datab_in_3[1] => preadder_input_b3[1].IN1
datab_in_3[2] => preadder_input_b3[2].IN1
datab_in_3[3] => preadder_input_b3[3].IN1
datab_in_3[4] => preadder_input_b3[4].IN1
datab_in_3[5] => preadder_input_b3[5].IN1
datab_in_3[6] => preadder_input_b3[6].IN1
datab_in_3[7] => preadder_input_b3[7].IN1
datab_in_3[8] => preadder_input_b3[8].IN1
datab_in_3[9] => preadder_input_b3[9].IN1
datab_in_3[10] => preadder_input_b3[10].IN1
datab_in_3[11] => preadder_input_b3[11].IN1
datab_in_3[12] => preadder_input_b3[12].IN1
datab_in_3[13] => preadder_input_b3[13].IN1
datab_in_3[14] => preadder_input_b3[14].IN1
datab_in_3[15] => preadder_input_b3[15].IN1
datab_in_3[16] => preadder_input_b3[16].IN1
datac_in_0[0] => ~NO_FANOUT~
datac_in_0[1] => ~NO_FANOUT~
datac_in_0[2] => ~NO_FANOUT~
datac_in_0[3] => ~NO_FANOUT~
datac_in_0[4] => ~NO_FANOUT~
datac_in_0[5] => ~NO_FANOUT~
datac_in_0[6] => ~NO_FANOUT~
datac_in_0[7] => ~NO_FANOUT~
datac_in_0[8] => ~NO_FANOUT~
datac_in_0[9] => ~NO_FANOUT~
datac_in_0[10] => ~NO_FANOUT~
datac_in_0[11] => ~NO_FANOUT~
datac_in_0[12] => ~NO_FANOUT~
datac_in_0[13] => ~NO_FANOUT~
datac_in_0[14] => ~NO_FANOUT~
datac_in_0[15] => ~NO_FANOUT~
datac_in_1[0] => ~NO_FANOUT~
datac_in_1[1] => ~NO_FANOUT~
datac_in_1[2] => ~NO_FANOUT~
datac_in_1[3] => ~NO_FANOUT~
datac_in_1[4] => ~NO_FANOUT~
datac_in_1[5] => ~NO_FANOUT~
datac_in_1[6] => ~NO_FANOUT~
datac_in_1[7] => ~NO_FANOUT~
datac_in_1[8] => ~NO_FANOUT~
datac_in_1[9] => ~NO_FANOUT~
datac_in_1[10] => ~NO_FANOUT~
datac_in_1[11] => ~NO_FANOUT~
datac_in_1[12] => ~NO_FANOUT~
datac_in_1[13] => ~NO_FANOUT~
datac_in_1[14] => ~NO_FANOUT~
datac_in_1[15] => ~NO_FANOUT~
datac_in_2[0] => ~NO_FANOUT~
datac_in_2[1] => ~NO_FANOUT~
datac_in_2[2] => ~NO_FANOUT~
datac_in_2[3] => ~NO_FANOUT~
datac_in_2[4] => ~NO_FANOUT~
datac_in_2[5] => ~NO_FANOUT~
datac_in_2[6] => ~NO_FANOUT~
datac_in_2[7] => ~NO_FANOUT~
datac_in_2[8] => ~NO_FANOUT~
datac_in_2[9] => ~NO_FANOUT~
datac_in_2[10] => ~NO_FANOUT~
datac_in_2[11] => ~NO_FANOUT~
datac_in_2[12] => ~NO_FANOUT~
datac_in_2[13] => ~NO_FANOUT~
datac_in_2[14] => ~NO_FANOUT~
datac_in_2[15] => ~NO_FANOUT~
datac_in_3[0] => ~NO_FANOUT~
datac_in_3[1] => ~NO_FANOUT~
datac_in_3[2] => ~NO_FANOUT~
datac_in_3[3] => ~NO_FANOUT~
datac_in_3[4] => ~NO_FANOUT~
datac_in_3[5] => ~NO_FANOUT~
datac_in_3[6] => ~NO_FANOUT~
datac_in_3[7] => ~NO_FANOUT~
datac_in_3[8] => ~NO_FANOUT~
datac_in_3[9] => ~NO_FANOUT~
datac_in_3[10] => ~NO_FANOUT~
datac_in_3[11] => ~NO_FANOUT~
datac_in_3[12] => ~NO_FANOUT~
datac_in_3[13] => ~NO_FANOUT~
datac_in_3[14] => ~NO_FANOUT~
datac_in_3[15] => ~NO_FANOUT~
coef0[0] => ~NO_FANOUT~
coef0[1] => ~NO_FANOUT~
coef0[2] => ~NO_FANOUT~
coef0[3] => ~NO_FANOUT~
coef0[4] => ~NO_FANOUT~
coef0[5] => ~NO_FANOUT~
coef0[6] => ~NO_FANOUT~
coef0[7] => ~NO_FANOUT~
coef0[8] => ~NO_FANOUT~
coef0[9] => ~NO_FANOUT~
coef0[10] => ~NO_FANOUT~
coef0[11] => ~NO_FANOUT~
coef0[12] => ~NO_FANOUT~
coef0[13] => ~NO_FANOUT~
coef0[14] => ~NO_FANOUT~
coef0[15] => ~NO_FANOUT~
coef0[16] => ~NO_FANOUT~
coef0[17] => ~NO_FANOUT~
coef1[0] => ~NO_FANOUT~
coef1[1] => ~NO_FANOUT~
coef1[2] => ~NO_FANOUT~
coef1[3] => ~NO_FANOUT~
coef1[4] => ~NO_FANOUT~
coef1[5] => ~NO_FANOUT~
coef1[6] => ~NO_FANOUT~
coef1[7] => ~NO_FANOUT~
coef1[8] => ~NO_FANOUT~
coef1[9] => ~NO_FANOUT~
coef1[10] => ~NO_FANOUT~
coef1[11] => ~NO_FANOUT~
coef1[12] => ~NO_FANOUT~
coef1[13] => ~NO_FANOUT~
coef1[14] => ~NO_FANOUT~
coef1[15] => ~NO_FANOUT~
coef1[16] => ~NO_FANOUT~
coef1[17] => ~NO_FANOUT~
coef2[0] => ~NO_FANOUT~
coef2[1] => ~NO_FANOUT~
coef2[2] => ~NO_FANOUT~
coef2[3] => ~NO_FANOUT~
coef2[4] => ~NO_FANOUT~
coef2[5] => ~NO_FANOUT~
coef2[6] => ~NO_FANOUT~
coef2[7] => ~NO_FANOUT~
coef2[8] => ~NO_FANOUT~
coef2[9] => ~NO_FANOUT~
coef2[10] => ~NO_FANOUT~
coef2[11] => ~NO_FANOUT~
coef2[12] => ~NO_FANOUT~
coef2[13] => ~NO_FANOUT~
coef2[14] => ~NO_FANOUT~
coef2[15] => ~NO_FANOUT~
coef2[16] => ~NO_FANOUT~
coef2[17] => ~NO_FANOUT~
coef3[0] => ~NO_FANOUT~
coef3[1] => ~NO_FANOUT~
coef3[2] => ~NO_FANOUT~
coef3[3] => ~NO_FANOUT~
coef3[4] => ~NO_FANOUT~
coef3[5] => ~NO_FANOUT~
coef3[6] => ~NO_FANOUT~
coef3[7] => ~NO_FANOUT~
coef3[8] => ~NO_FANOUT~
coef3[9] => ~NO_FANOUT~
coef3[10] => ~NO_FANOUT~
coef3[11] => ~NO_FANOUT~
coef3[12] => ~NO_FANOUT~
coef3[13] => ~NO_FANOUT~
coef3[14] => ~NO_FANOUT~
coef3[15] => ~NO_FANOUT~
coef3[16] => ~NO_FANOUT~
coef3[17] => ~NO_FANOUT~
result_a0[0] <= preadder_input_a0[0].DB_MAX_OUTPUT_PORT_TYPE
result_a0[1] <= preadder_input_a0[1].DB_MAX_OUTPUT_PORT_TYPE
result_a0[2] <= preadder_input_a0[2].DB_MAX_OUTPUT_PORT_TYPE
result_a0[3] <= preadder_input_a0[3].DB_MAX_OUTPUT_PORT_TYPE
result_a0[4] <= preadder_input_a0[4].DB_MAX_OUTPUT_PORT_TYPE
result_a0[5] <= preadder_input_a0[5].DB_MAX_OUTPUT_PORT_TYPE
result_a0[6] <= preadder_input_a0[6].DB_MAX_OUTPUT_PORT_TYPE
result_a0[7] <= preadder_input_a0[7].DB_MAX_OUTPUT_PORT_TYPE
result_a1[0] <= preadder_input_a1[0].DB_MAX_OUTPUT_PORT_TYPE
result_a1[1] <= preadder_input_a1[1].DB_MAX_OUTPUT_PORT_TYPE
result_a1[2] <= preadder_input_a1[2].DB_MAX_OUTPUT_PORT_TYPE
result_a1[3] <= preadder_input_a1[3].DB_MAX_OUTPUT_PORT_TYPE
result_a1[4] <= preadder_input_a1[4].DB_MAX_OUTPUT_PORT_TYPE
result_a1[5] <= preadder_input_a1[5].DB_MAX_OUTPUT_PORT_TYPE
result_a1[6] <= preadder_input_a1[6].DB_MAX_OUTPUT_PORT_TYPE
result_a1[7] <= preadder_input_a1[7].DB_MAX_OUTPUT_PORT_TYPE
result_a2[0] <= preadder_input_a2[0].DB_MAX_OUTPUT_PORT_TYPE
result_a2[1] <= preadder_input_a2[1].DB_MAX_OUTPUT_PORT_TYPE
result_a2[2] <= preadder_input_a2[2].DB_MAX_OUTPUT_PORT_TYPE
result_a2[3] <= preadder_input_a2[3].DB_MAX_OUTPUT_PORT_TYPE
result_a2[4] <= preadder_input_a2[4].DB_MAX_OUTPUT_PORT_TYPE
result_a2[5] <= preadder_input_a2[5].DB_MAX_OUTPUT_PORT_TYPE
result_a2[6] <= preadder_input_a2[6].DB_MAX_OUTPUT_PORT_TYPE
result_a2[7] <= preadder_input_a2[7].DB_MAX_OUTPUT_PORT_TYPE
result_a3[0] <= preadder_input_a3[0].DB_MAX_OUTPUT_PORT_TYPE
result_a3[1] <= preadder_input_a3[1].DB_MAX_OUTPUT_PORT_TYPE
result_a3[2] <= preadder_input_a3[2].DB_MAX_OUTPUT_PORT_TYPE
result_a3[3] <= preadder_input_a3[3].DB_MAX_OUTPUT_PORT_TYPE
result_a3[4] <= preadder_input_a3[4].DB_MAX_OUTPUT_PORT_TYPE
result_a3[5] <= preadder_input_a3[5].DB_MAX_OUTPUT_PORT_TYPE
result_a3[6] <= preadder_input_a3[6].DB_MAX_OUTPUT_PORT_TYPE
result_a3[7] <= preadder_input_a3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[0] <= preadder_input_b0[0].DB_MAX_OUTPUT_PORT_TYPE
result_b0[1] <= preadder_input_b0[1].DB_MAX_OUTPUT_PORT_TYPE
result_b0[2] <= preadder_input_b0[2].DB_MAX_OUTPUT_PORT_TYPE
result_b0[3] <= preadder_input_b0[3].DB_MAX_OUTPUT_PORT_TYPE
result_b0[4] <= preadder_input_b0[4].DB_MAX_OUTPUT_PORT_TYPE
result_b0[5] <= preadder_input_b0[5].DB_MAX_OUTPUT_PORT_TYPE
result_b0[6] <= preadder_input_b0[6].DB_MAX_OUTPUT_PORT_TYPE
result_b0[7] <= preadder_input_b0[7].DB_MAX_OUTPUT_PORT_TYPE
result_b0[8] <= preadder_input_b0[8].DB_MAX_OUTPUT_PORT_TYPE
result_b0[9] <= preadder_input_b0[9].DB_MAX_OUTPUT_PORT_TYPE
result_b0[10] <= preadder_input_b0[10].DB_MAX_OUTPUT_PORT_TYPE
result_b0[11] <= preadder_input_b0[11].DB_MAX_OUTPUT_PORT_TYPE
result_b0[12] <= preadder_input_b0[12].DB_MAX_OUTPUT_PORT_TYPE
result_b0[13] <= preadder_input_b0[13].DB_MAX_OUTPUT_PORT_TYPE
result_b0[14] <= preadder_input_b0[14].DB_MAX_OUTPUT_PORT_TYPE
result_b0[15] <= preadder_input_b0[15].DB_MAX_OUTPUT_PORT_TYPE
result_b0[16] <= preadder_input_b0[16].DB_MAX_OUTPUT_PORT_TYPE
result_b1[0] <= preadder_input_b1[0].DB_MAX_OUTPUT_PORT_TYPE
result_b1[1] <= preadder_input_b1[1].DB_MAX_OUTPUT_PORT_TYPE
result_b1[2] <= preadder_input_b1[2].DB_MAX_OUTPUT_PORT_TYPE
result_b1[3] <= preadder_input_b1[3].DB_MAX_OUTPUT_PORT_TYPE
result_b1[4] <= preadder_input_b1[4].DB_MAX_OUTPUT_PORT_TYPE
result_b1[5] <= preadder_input_b1[5].DB_MAX_OUTPUT_PORT_TYPE
result_b1[6] <= preadder_input_b1[6].DB_MAX_OUTPUT_PORT_TYPE
result_b1[7] <= preadder_input_b1[7].DB_MAX_OUTPUT_PORT_TYPE
result_b1[8] <= preadder_input_b1[8].DB_MAX_OUTPUT_PORT_TYPE
result_b1[9] <= preadder_input_b1[9].DB_MAX_OUTPUT_PORT_TYPE
result_b1[10] <= preadder_input_b1[10].DB_MAX_OUTPUT_PORT_TYPE
result_b1[11] <= preadder_input_b1[11].DB_MAX_OUTPUT_PORT_TYPE
result_b1[12] <= preadder_input_b1[12].DB_MAX_OUTPUT_PORT_TYPE
result_b1[13] <= preadder_input_b1[13].DB_MAX_OUTPUT_PORT_TYPE
result_b1[14] <= preadder_input_b1[14].DB_MAX_OUTPUT_PORT_TYPE
result_b1[15] <= preadder_input_b1[15].DB_MAX_OUTPUT_PORT_TYPE
result_b1[16] <= preadder_input_b1[16].DB_MAX_OUTPUT_PORT_TYPE
result_b2[0] <= preadder_input_b2[0].DB_MAX_OUTPUT_PORT_TYPE
result_b2[1] <= preadder_input_b2[1].DB_MAX_OUTPUT_PORT_TYPE
result_b2[2] <= preadder_input_b2[2].DB_MAX_OUTPUT_PORT_TYPE
result_b2[3] <= preadder_input_b2[3].DB_MAX_OUTPUT_PORT_TYPE
result_b2[4] <= preadder_input_b2[4].DB_MAX_OUTPUT_PORT_TYPE
result_b2[5] <= preadder_input_b2[5].DB_MAX_OUTPUT_PORT_TYPE
result_b2[6] <= preadder_input_b2[6].DB_MAX_OUTPUT_PORT_TYPE
result_b2[7] <= preadder_input_b2[7].DB_MAX_OUTPUT_PORT_TYPE
result_b2[8] <= preadder_input_b2[8].DB_MAX_OUTPUT_PORT_TYPE
result_b2[9] <= preadder_input_b2[9].DB_MAX_OUTPUT_PORT_TYPE
result_b2[10] <= preadder_input_b2[10].DB_MAX_OUTPUT_PORT_TYPE
result_b2[11] <= preadder_input_b2[11].DB_MAX_OUTPUT_PORT_TYPE
result_b2[12] <= preadder_input_b2[12].DB_MAX_OUTPUT_PORT_TYPE
result_b2[13] <= preadder_input_b2[13].DB_MAX_OUTPUT_PORT_TYPE
result_b2[14] <= preadder_input_b2[14].DB_MAX_OUTPUT_PORT_TYPE
result_b2[15] <= preadder_input_b2[15].DB_MAX_OUTPUT_PORT_TYPE
result_b2[16] <= preadder_input_b2[16].DB_MAX_OUTPUT_PORT_TYPE
result_b3[0] <= preadder_input_b3[0].DB_MAX_OUTPUT_PORT_TYPE
result_b3[1] <= preadder_input_b3[1].DB_MAX_OUTPUT_PORT_TYPE
result_b3[2] <= preadder_input_b3[2].DB_MAX_OUTPUT_PORT_TYPE
result_b3[3] <= preadder_input_b3[3].DB_MAX_OUTPUT_PORT_TYPE
result_b3[4] <= preadder_input_b3[4].DB_MAX_OUTPUT_PORT_TYPE
result_b3[5] <= preadder_input_b3[5].DB_MAX_OUTPUT_PORT_TYPE
result_b3[6] <= preadder_input_b3[6].DB_MAX_OUTPUT_PORT_TYPE
result_b3[7] <= preadder_input_b3[7].DB_MAX_OUTPUT_PORT_TYPE
result_b3[8] <= preadder_input_b3[8].DB_MAX_OUTPUT_PORT_TYPE
result_b3[9] <= preadder_input_b3[9].DB_MAX_OUTPUT_PORT_TYPE
result_b3[10] <= preadder_input_b3[10].DB_MAX_OUTPUT_PORT_TYPE
result_b3[11] <= preadder_input_b3[11].DB_MAX_OUTPUT_PORT_TYPE
result_b3[12] <= preadder_input_b3[12].DB_MAX_OUTPUT_PORT_TYPE
result_b3[13] <= preadder_input_b3[13].DB_MAX_OUTPUT_PORT_TYPE
result_b3[14] <= preadder_input_b3[14].DB_MAX_OUTPUT_PORT_TYPE
result_b3[15] <= preadder_input_b3[15].DB_MAX_OUTPUT_PORT_TYPE
result_b3[16] <= preadder_input_b3[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_1|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_2|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_out[0] <= adder_result_1[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= adder_result_1[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= adder_result_1[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= adder_result_1[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= adder_result_1[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= adder_result_1[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= adder_result_1[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= adder_result_1[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= adder_result_1[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= adder_result_1[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= adder_result_1[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= adder_result_1[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= adder_result_1[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= adder_result_1[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= adder_result_1[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= adder_result_1[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= adder_result_1[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= adder_result_1[17].DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_3|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block
clock[0] => clock[0].IN4
clock[1] => clock[1].IN4
clock[2] => clock[2].IN4
clock[3] => clock[3].IN4
aclr[0] => aclr[0].IN4
aclr[1] => aclr[1].IN4
aclr[2] => aclr[2].IN4
aclr[3] => aclr[3].IN4
sclr[0] => sclr[0].IN4
sclr[1] => sclr[1].IN4
sclr[2] => sclr[2].IN4
sclr[3] => sclr[3].IN4
ena[0] => ena[0].IN4
ena[1] => ena[1].IN4
ena[2] => ena[2].IN4
ena[3] => ena[3].IN4
data_in_a0[0] => data_in_a0[0].IN1
data_in_a0[1] => data_in_a0[1].IN1
data_in_a0[2] => data_in_a0[2].IN1
data_in_a0[3] => data_in_a0[3].IN1
data_in_a0[4] => data_in_a0[4].IN1
data_in_a0[5] => data_in_a0[5].IN1
data_in_a0[6] => data_in_a0[6].IN1
data_in_a0[7] => data_in_a0[7].IN1
data_in_a1[0] => data_in_a1[0].IN1
data_in_a1[1] => data_in_a1[1].IN1
data_in_a1[2] => data_in_a1[2].IN1
data_in_a1[3] => data_in_a1[3].IN1
data_in_a1[4] => data_in_a1[4].IN1
data_in_a1[5] => data_in_a1[5].IN1
data_in_a1[6] => data_in_a1[6].IN1
data_in_a1[7] => data_in_a1[7].IN1
data_in_a2[0] => data_in_a2[0].IN1
data_in_a2[1] => data_in_a2[1].IN1
data_in_a2[2] => data_in_a2[2].IN1
data_in_a2[3] => data_in_a2[3].IN1
data_in_a2[4] => data_in_a2[4].IN1
data_in_a2[5] => data_in_a2[5].IN1
data_in_a2[6] => data_in_a2[6].IN1
data_in_a2[7] => data_in_a2[7].IN1
data_in_a3[0] => data_in_a3[0].IN1
data_in_a3[1] => data_in_a3[1].IN1
data_in_a3[2] => data_in_a3[2].IN1
data_in_a3[3] => data_in_a3[3].IN1
data_in_a3[4] => data_in_a3[4].IN1
data_in_a3[5] => data_in_a3[5].IN1
data_in_a3[6] => data_in_a3[6].IN1
data_in_a3[7] => data_in_a3[7].IN1
data_in_b0[0] => data_in_b0[0].IN1
data_in_b0[1] => data_in_b0[1].IN1
data_in_b0[2] => data_in_b0[2].IN1
data_in_b0[3] => data_in_b0[3].IN1
data_in_b0[4] => data_in_b0[4].IN1
data_in_b0[5] => data_in_b0[5].IN1
data_in_b0[6] => data_in_b0[6].IN1
data_in_b0[7] => data_in_b0[7].IN1
data_in_b0[8] => data_in_b0[8].IN1
data_in_b0[9] => data_in_b0[9].IN1
data_in_b0[10] => data_in_b0[10].IN1
data_in_b0[11] => data_in_b0[11].IN1
data_in_b0[12] => data_in_b0[12].IN1
data_in_b0[13] => data_in_b0[13].IN1
data_in_b0[14] => data_in_b0[14].IN1
data_in_b0[15] => data_in_b0[15].IN1
data_in_b0[16] => data_in_b0[16].IN1
data_in_b1[0] => data_in_b1[0].IN1
data_in_b1[1] => data_in_b1[1].IN1
data_in_b1[2] => data_in_b1[2].IN1
data_in_b1[3] => data_in_b1[3].IN1
data_in_b1[4] => data_in_b1[4].IN1
data_in_b1[5] => data_in_b1[5].IN1
data_in_b1[6] => data_in_b1[6].IN1
data_in_b1[7] => data_in_b1[7].IN1
data_in_b1[8] => data_in_b1[8].IN1
data_in_b1[9] => data_in_b1[9].IN1
data_in_b1[10] => data_in_b1[10].IN1
data_in_b1[11] => data_in_b1[11].IN1
data_in_b1[12] => data_in_b1[12].IN1
data_in_b1[13] => data_in_b1[13].IN1
data_in_b1[14] => data_in_b1[14].IN1
data_in_b1[15] => data_in_b1[15].IN1
data_in_b1[16] => data_in_b1[16].IN1
data_in_b2[0] => data_in_b2[0].IN1
data_in_b2[1] => data_in_b2[1].IN1
data_in_b2[2] => data_in_b2[2].IN1
data_in_b2[3] => data_in_b2[3].IN1
data_in_b2[4] => data_in_b2[4].IN1
data_in_b2[5] => data_in_b2[5].IN1
data_in_b2[6] => data_in_b2[6].IN1
data_in_b2[7] => data_in_b2[7].IN1
data_in_b2[8] => data_in_b2[8].IN1
data_in_b2[9] => data_in_b2[9].IN1
data_in_b2[10] => data_in_b2[10].IN1
data_in_b2[11] => data_in_b2[11].IN1
data_in_b2[12] => data_in_b2[12].IN1
data_in_b2[13] => data_in_b2[13].IN1
data_in_b2[14] => data_in_b2[14].IN1
data_in_b2[15] => data_in_b2[15].IN1
data_in_b2[16] => data_in_b2[16].IN1
data_in_b3[0] => data_in_b3[0].IN1
data_in_b3[1] => data_in_b3[1].IN1
data_in_b3[2] => data_in_b3[2].IN1
data_in_b3[3] => data_in_b3[3].IN1
data_in_b3[4] => data_in_b3[4].IN1
data_in_b3[5] => data_in_b3[5].IN1
data_in_b3[6] => data_in_b3[6].IN1
data_in_b3[7] => data_in_b3[7].IN1
data_in_b3[8] => data_in_b3[8].IN1
data_in_b3[9] => data_in_b3[9].IN1
data_in_b3[10] => data_in_b3[10].IN1
data_in_b3[11] => data_in_b3[11].IN1
data_in_b3[12] => data_in_b3[12].IN1
data_in_b3[13] => data_in_b3[13].IN1
data_in_b3[14] => data_in_b3[14].IN1
data_in_b3[15] => data_in_b3[15].IN1
data_in_b3[16] => data_in_b3[16].IN1
data_out_0[0] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[1] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[2] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[3] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[4] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[5] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[6] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[7] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[8] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[9] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[10] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[11] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[12] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[13] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[14] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[15] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[16] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[17] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[18] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[19] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[20] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[21] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[22] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[23] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[24] <= ama_register_function:multiplier_register_block_0.data_out
data_out_0[25] <= ama_register_function:multiplier_register_block_0.data_out
data_out_1[0] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[1] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[2] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[3] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[4] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[5] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[6] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[7] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[8] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[9] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[10] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[11] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[12] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[13] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[14] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[15] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[16] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[17] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[18] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[19] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[20] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[21] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[22] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[23] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[24] <= ama_register_function:multiplier_register_block_1.data_out
data_out_1[25] <= ama_register_function:multiplier_register_block_1.data_out
data_out_2[0] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[1] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[2] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[3] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[4] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[5] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[6] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[7] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[8] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[9] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[10] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[11] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[12] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[13] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[14] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[15] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[16] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[17] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[18] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[19] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[20] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[21] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[22] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[23] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[24] <= ama_register_function:multiplier_register_block_2.data_out
data_out_2[25] <= ama_register_function:multiplier_register_block_2.data_out
data_out_3[0] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[1] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[2] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[3] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[4] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[5] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[6] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[7] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[8] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[9] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[10] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[11] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[12] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[13] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[14] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[15] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[16] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[17] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[18] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[19] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[20] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[21] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[22] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[23] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[24] <= ama_register_function:multiplier_register_block_3.data_out
data_out_3[25] <= ama_register_function:multiplier_register_block_3.data_out


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= <GND>


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_2
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_3
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_0[16] => data_in_0[16].IN1
data_in_0[17] => data_in_0[17].IN1
data_in_0[18] => data_in_0[18].IN1
data_in_0[19] => data_in_0[19].IN1
data_in_0[20] => data_in_0[20].IN1
data_in_0[21] => data_in_0[21].IN1
data_in_0[22] => data_in_0[22].IN1
data_in_0[23] => data_in_0[23].IN1
data_in_0[24] => data_in_0[24].IN1
data_in_0[25] => data_in_0[25].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_1[16] => data_in_1[16].IN1
data_in_1[17] => data_in_1[17].IN1
data_in_1[18] => data_in_1[18].IN1
data_in_1[19] => data_in_1[19].IN1
data_in_1[20] => data_in_1[20].IN1
data_in_1[21] => data_in_1[21].IN1
data_in_1[22] => data_in_1[22].IN1
data_in_1[23] => data_in_1[23].IN1
data_in_1[24] => data_in_1[24].IN1
data_in_1[25] => data_in_1[25].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_2[16] => data_in_2[16].IN1
data_in_2[17] => data_in_2[17].IN1
data_in_2[18] => data_in_2[18].IN1
data_in_2[19] => data_in_2[19].IN1
data_in_2[20] => data_in_2[20].IN1
data_in_2[21] => data_in_2[21].IN1
data_in_2[22] => data_in_2[22].IN1
data_in_2[23] => data_in_2[23].IN1
data_in_2[24] => data_in_2[24].IN1
data_in_2[25] => data_in_2[25].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_3[16] => data_in_3[16].IN1
data_in_3[17] => data_in_3[17].IN1
data_in_3[18] => data_in_3[18].IN1
data_in_3[19] => data_in_3[19].IN1
data_in_3[20] => data_in_3[20].IN1
data_in_3[21] => data_in_3[21].IN1
data_in_3[22] => data_in_3[22].IN1
data_in_3[23] => data_in_3[23].IN1
data_in_3[24] => data_in_3[24].IN1
data_in_3[25] => data_in_3[25].IN1
data_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
clock[0] => ~NO_FANOUT~
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => ~NO_FANOUT~
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[25] => data_out[26].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_1
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_2
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_3
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[26] => data_out[27].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block
clock[0] => data_out_wire[0].CLK
clock[0] => data_out_wire[1].CLK
clock[0] => data_out_wire[2].CLK
clock[0] => data_out_wire[3].CLK
clock[0] => data_out_wire[4].CLK
clock[0] => data_out_wire[5].CLK
clock[0] => data_out_wire[6].CLK
clock[0] => data_out_wire[7].CLK
clock[0] => data_out_wire[8].CLK
clock[0] => data_out_wire[9].CLK
clock[0] => data_out_wire[10].CLK
clock[0] => data_out_wire[11].CLK
clock[0] => data_out_wire[12].CLK
clock[0] => data_out_wire[13].CLK
clock[0] => data_out_wire[14].CLK
clock[0] => data_out_wire[15].CLK
clock[0] => data_out_wire[16].CLK
clock[0] => data_out_wire[17].CLK
clock[0] => data_out_wire[18].CLK
clock[0] => data_out_wire[19].CLK
clock[0] => data_out_wire[20].CLK
clock[0] => data_out_wire[21].CLK
clock[0] => data_out_wire[22].CLK
clock[0] => data_out_wire[23].CLK
clock[0] => data_out_wire[24].CLK
clock[0] => data_out_wire[25].CLK
clock[0] => data_out_wire[26].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
aclr[0] => data_out_wire[0].ACLR
aclr[0] => data_out_wire[1].ACLR
aclr[0] => data_out_wire[2].ACLR
aclr[0] => data_out_wire[3].ACLR
aclr[0] => data_out_wire[4].ACLR
aclr[0] => data_out_wire[5].ACLR
aclr[0] => data_out_wire[6].ACLR
aclr[0] => data_out_wire[7].ACLR
aclr[0] => data_out_wire[8].ACLR
aclr[0] => data_out_wire[9].ACLR
aclr[0] => data_out_wire[10].ACLR
aclr[0] => data_out_wire[11].ACLR
aclr[0] => data_out_wire[12].ACLR
aclr[0] => data_out_wire[13].ACLR
aclr[0] => data_out_wire[14].ACLR
aclr[0] => data_out_wire[15].ACLR
aclr[0] => data_out_wire[16].ACLR
aclr[0] => data_out_wire[17].ACLR
aclr[0] => data_out_wire[18].ACLR
aclr[0] => data_out_wire[19].ACLR
aclr[0] => data_out_wire[20].ACLR
aclr[0] => data_out_wire[21].ACLR
aclr[0] => data_out_wire[22].ACLR
aclr[0] => data_out_wire[23].ACLR
aclr[0] => data_out_wire[24].ACLR
aclr[0] => data_out_wire[25].ACLR
aclr[0] => data_out_wire[26].ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
sclr[0] => ~NO_FANOUT~
sclr[1] => ~NO_FANOUT~
sclr[2] => ~NO_FANOUT~
sclr[3] => ~NO_FANOUT~
ena[0] => data_out_wire[0].ENA
ena[0] => data_out_wire[26].ENA
ena[0] => data_out_wire[25].ENA
ena[0] => data_out_wire[24].ENA
ena[0] => data_out_wire[23].ENA
ena[0] => data_out_wire[22].ENA
ena[0] => data_out_wire[21].ENA
ena[0] => data_out_wire[20].ENA
ena[0] => data_out_wire[19].ENA
ena[0] => data_out_wire[18].ENA
ena[0] => data_out_wire[17].ENA
ena[0] => data_out_wire[16].ENA
ena[0] => data_out_wire[15].ENA
ena[0] => data_out_wire[14].ENA
ena[0] => data_out_wire[13].ENA
ena[0] => data_out_wire[12].ENA
ena[0] => data_out_wire[11].ENA
ena[0] => data_out_wire[10].ENA
ena[0] => data_out_wire[9].ENA
ena[0] => data_out_wire[8].ENA
ena[0] => data_out_wire[7].ENA
ena[0] => data_out_wire[6].ENA
ena[0] => data_out_wire[5].ENA
ena[0] => data_out_wire[4].ENA
ena[0] => data_out_wire[3].ENA
ena[0] => data_out_wire[2].ENA
ena[0] => data_out_wire[1].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
data_in[0] => data_out_wire[0].DATAIN
data_in[1] => data_out_wire[1].DATAIN
data_in[2] => data_out_wire[2].DATAIN
data_in[3] => data_out_wire[3].DATAIN
data_in[4] => data_out_wire[4].DATAIN
data_in[5] => data_out_wire[5].DATAIN
data_in[6] => data_out_wire[6].DATAIN
data_in[7] => data_out_wire[7].DATAIN
data_in[8] => data_out_wire[8].DATAIN
data_in[9] => data_out_wire[9].DATAIN
data_in[10] => data_out_wire[10].DATAIN
data_in[11] => data_out_wire[11].DATAIN
data_in[12] => data_out_wire[12].DATAIN
data_in[13] => data_out_wire[13].DATAIN
data_in[14] => data_out_wire[14].DATAIN
data_in[15] => data_out_wire[15].DATAIN
data_in[16] => data_out_wire[16].DATAIN
data_in[17] => data_out_wire[17].DATAIN
data_in[18] => data_out_wire[18].DATAIN
data_in[19] => data_out_wire[19].DATAIN
data_in[20] => data_out_wire[20].DATAIN
data_in[21] => data_out_wire[21].DATAIN
data_in[22] => data_out_wire[22].DATAIN
data_in[23] => data_out_wire[23].DATAIN
data_in[24] => data_out_wire[24].DATAIN
data_in[25] => data_out_wire[25].DATAIN
data_in[26] => data_out_wire[26].DATAIN
data_out[0] <= data_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out_wire[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out_wire[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out_wire[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out_wire[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out_wire[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out_wire[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out_wire[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out_wire[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out_wire[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out_wire[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out_wire[26].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|VGA_Ctrl:u9
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
oCurrent_X[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= iRed[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= iRed[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= iGreen[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= iGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= iBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= iBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_HS~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_HS~reg0.PRESET
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR


|Rhapsody|camera:camera_in|Line_Buffer:u10
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Line_Buffer:u11
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_9c61:auto_generated.shiftin[0]
shiftin[1] => shift_taps_9c61:auto_generated.shiftin[1]
shiftin[2] => shift_taps_9c61:auto_generated.shiftin[2]
shiftin[3] => shift_taps_9c61:auto_generated.shiftin[3]
shiftin[4] => shift_taps_9c61:auto_generated.shiftin[4]
shiftin[5] => shift_taps_9c61:auto_generated.shiftin[5]
shiftin[6] => shift_taps_9c61:auto_generated.shiftin[6]
shiftin[7] => shift_taps_9c61:auto_generated.shiftin[7]
shiftin[8] => shift_taps_9c61:auto_generated.shiftin[8]
shiftin[9] => shift_taps_9c61:auto_generated.shiftin[9]
shiftin[10] => shift_taps_9c61:auto_generated.shiftin[10]
shiftin[11] => shift_taps_9c61:auto_generated.shiftin[11]
shiftin[12] => shift_taps_9c61:auto_generated.shiftin[12]
shiftin[13] => shift_taps_9c61:auto_generated.shiftin[13]
shiftin[14] => shift_taps_9c61:auto_generated.shiftin[14]
shiftin[15] => shift_taps_9c61:auto_generated.shiftin[15]
clock => shift_taps_9c61:auto_generated.clock
clken => shift_taps_9c61:auto_generated.clken
shiftout[0] <= shift_taps_9c61:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_9c61:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_9c61:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_9c61:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_9c61:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_9c61:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_9c61:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_9c61:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_9c61:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_9c61:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_9c61:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_9c61:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_9c61:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_9c61:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_9c61:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_9c61:auto_generated.shiftout[15]
taps[0] <= shift_taps_9c61:auto_generated.taps[0]
taps[1] <= shift_taps_9c61:auto_generated.taps[1]
taps[2] <= shift_taps_9c61:auto_generated.taps[2]
taps[3] <= shift_taps_9c61:auto_generated.taps[3]
taps[4] <= shift_taps_9c61:auto_generated.taps[4]
taps[5] <= shift_taps_9c61:auto_generated.taps[5]
taps[6] <= shift_taps_9c61:auto_generated.taps[6]
taps[7] <= shift_taps_9c61:auto_generated.taps[7]
taps[8] <= shift_taps_9c61:auto_generated.taps[8]
taps[9] <= shift_taps_9c61:auto_generated.taps[9]
taps[10] <= shift_taps_9c61:auto_generated.taps[10]
taps[11] <= shift_taps_9c61:auto_generated.taps[11]
taps[12] <= shift_taps_9c61:auto_generated.taps[12]
taps[13] <= shift_taps_9c61:auto_generated.taps[13]
taps[14] <= shift_taps_9c61:auto_generated.taps[14]
taps[15] <= shift_taps_9c61:auto_generated.taps[15]
aclr => shift_taps_9c61:auto_generated.aclr


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated
aclr => dffe4.IN0
aclr => cntr_b6h:cntr3.aset
clken => altsyncram_ffj1:altsyncram2.clocken0
clken => cntr_lmf:cntr1.clk_en
clken => cntr_b6h:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_ffj1:altsyncram2.clock0
clock => cntr_lmf:cntr1.clock
clock => cntr_b6h:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_ffj1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_ffj1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_ffj1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_ffj1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_ffj1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_ffj1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_ffj1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_ffj1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_ffj1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_ffj1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_ffj1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_ffj1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_ffj1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_ffj1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_ffj1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_ffj1:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_ffj1:altsyncram2.q_b[15]
taps[0] <= altsyncram_ffj1:altsyncram2.q_b[0]
taps[1] <= altsyncram_ffj1:altsyncram2.q_b[1]
taps[2] <= altsyncram_ffj1:altsyncram2.q_b[2]
taps[3] <= altsyncram_ffj1:altsyncram2.q_b[3]
taps[4] <= altsyncram_ffj1:altsyncram2.q_b[4]
taps[5] <= altsyncram_ffj1:altsyncram2.q_b[5]
taps[6] <= altsyncram_ffj1:altsyncram2.q_b[6]
taps[7] <= altsyncram_ffj1:altsyncram2.q_b[7]
taps[8] <= altsyncram_ffj1:altsyncram2.q_b[8]
taps[9] <= altsyncram_ffj1:altsyncram2.q_b[9]
taps[10] <= altsyncram_ffj1:altsyncram2.q_b[10]
taps[11] <= altsyncram_ffj1:altsyncram2.q_b[11]
taps[12] <= altsyncram_ffj1:altsyncram2.q_b[12]
taps[13] <= altsyncram_ffj1:altsyncram2.q_b[13]
taps[14] <= altsyncram_ffj1:altsyncram2.q_b[14]
taps[15] <= altsyncram_ffj1:altsyncram2.q_b[15]


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
aset => counter_reg_bit0.IN0
aset => counter_reg_bit7.IN0
aset => counter_reg_bit1.IN0
aset => counter_reg_bit9.IN0
clk_en => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
clock => counter_reg_bit2.CLK
clock => counter_reg_bit3.CLK
clock => counter_reg_bit4.CLK
clock => counter_reg_bit5.CLK
clock => counter_reg_bit6.CLK
clock => counter_reg_bit7.CLK
clock => counter_reg_bit8.CLK
clock => counter_reg_bit9.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|camera:camera_in|check_position:check
clk => position[0]~reg0.CLK
clk => position[1]~reg0.CLK
clk => position[2]~reg0.CLK
clk => y_cor[0]~reg0.CLK
clk => y_cor[1]~reg0.CLK
clk => y_cor[2]~reg0.CLK
clk => y_cor[3]~reg0.CLK
clk => y_cor[4]~reg0.CLK
clk => y_cor[5]~reg0.CLK
clk => y_cor[6]~reg0.CLK
clk => y_cor[7]~reg0.CLK
clk => y_cor[8]~reg0.CLK
clk => y_cor[9]~reg0.CLK
clk => y_cor[10]~reg0.CLK
clk => x_cor[0]~reg0.CLK
clk => x_cor[1]~reg0.CLK
clk => x_cor[2]~reg0.CLK
clk => x_cor[3]~reg0.CLK
clk => x_cor[4]~reg0.CLK
clk => x_cor[5]~reg0.CLK
clk => x_cor[6]~reg0.CLK
clk => x_cor[7]~reg0.CLK
clk => x_cor[8]~reg0.CLK
clk => x_cor[9]~reg0.CLK
clk => x_cor[10]~reg0.CLK
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => x_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => y_cor.OUTPUTSELECT
resetn => position[0]~reg0.ENA
resetn => position[1]~reg0.ENA
resetn => position[2]~reg0.ENA
vga_x[0] => LessThan5.IN22
vga_x[0] => LessThan6.IN22
vga_x[0] => LessThan7.IN22
vga_x[0] => LessThan8.IN22
vga_x[0] => LessThan9.IN22
vga_x[0] => LessThan10.IN22
vga_x[0] => x_cor.DATAB
vga_x[1] => LessThan5.IN21
vga_x[1] => LessThan6.IN21
vga_x[1] => LessThan7.IN21
vga_x[1] => LessThan8.IN21
vga_x[1] => LessThan9.IN21
vga_x[1] => LessThan10.IN21
vga_x[1] => x_cor.DATAB
vga_x[2] => LessThan5.IN20
vga_x[2] => LessThan6.IN20
vga_x[2] => LessThan7.IN20
vga_x[2] => LessThan8.IN20
vga_x[2] => LessThan9.IN20
vga_x[2] => LessThan10.IN20
vga_x[2] => x_cor.DATAB
vga_x[3] => LessThan5.IN19
vga_x[3] => LessThan6.IN19
vga_x[3] => LessThan7.IN19
vga_x[3] => LessThan8.IN19
vga_x[3] => LessThan9.IN19
vga_x[3] => LessThan10.IN19
vga_x[3] => x_cor.DATAB
vga_x[4] => LessThan5.IN18
vga_x[4] => LessThan6.IN18
vga_x[4] => LessThan7.IN18
vga_x[4] => LessThan8.IN18
vga_x[4] => LessThan9.IN18
vga_x[4] => LessThan10.IN18
vga_x[4] => x_cor.DATAB
vga_x[5] => LessThan5.IN17
vga_x[5] => LessThan6.IN17
vga_x[5] => LessThan7.IN17
vga_x[5] => LessThan8.IN17
vga_x[5] => LessThan9.IN17
vga_x[5] => LessThan10.IN17
vga_x[5] => x_cor.DATAB
vga_x[6] => LessThan5.IN16
vga_x[6] => LessThan6.IN16
vga_x[6] => LessThan7.IN16
vga_x[6] => LessThan8.IN16
vga_x[6] => LessThan9.IN16
vga_x[6] => LessThan10.IN16
vga_x[6] => x_cor.DATAB
vga_x[7] => LessThan5.IN15
vga_x[7] => LessThan6.IN15
vga_x[7] => LessThan7.IN15
vga_x[7] => LessThan8.IN15
vga_x[7] => LessThan9.IN15
vga_x[7] => LessThan10.IN15
vga_x[7] => x_cor.DATAB
vga_x[8] => LessThan5.IN14
vga_x[8] => LessThan6.IN14
vga_x[8] => LessThan7.IN14
vga_x[8] => LessThan8.IN14
vga_x[8] => LessThan9.IN14
vga_x[8] => LessThan10.IN14
vga_x[8] => x_cor.DATAB
vga_x[9] => LessThan5.IN13
vga_x[9] => LessThan6.IN13
vga_x[9] => LessThan7.IN13
vga_x[9] => LessThan8.IN13
vga_x[9] => LessThan9.IN13
vga_x[9] => LessThan10.IN13
vga_x[9] => x_cor.DATAB
vga_x[10] => LessThan5.IN12
vga_x[10] => LessThan6.IN12
vga_x[10] => LessThan7.IN12
vga_x[10] => LessThan8.IN12
vga_x[10] => LessThan9.IN12
vga_x[10] => LessThan10.IN12
vga_x[10] => x_cor.DATAB
vga_y[0] => LessThan0.IN22
vga_y[0] => LessThan1.IN22
vga_y[0] => y_cor.DATAB
vga_y[1] => LessThan0.IN21
vga_y[1] => LessThan1.IN21
vga_y[1] => y_cor.DATAB
vga_y[2] => LessThan0.IN20
vga_y[2] => LessThan1.IN20
vga_y[2] => y_cor.DATAB
vga_y[3] => LessThan0.IN19
vga_y[3] => LessThan1.IN19
vga_y[3] => y_cor.DATAB
vga_y[4] => LessThan0.IN18
vga_y[4] => LessThan1.IN18
vga_y[4] => y_cor.DATAB
vga_y[5] => LessThan0.IN17
vga_y[5] => LessThan1.IN17
vga_y[5] => y_cor.DATAB
vga_y[6] => LessThan0.IN16
vga_y[6] => LessThan1.IN16
vga_y[6] => y_cor.DATAB
vga_y[7] => LessThan0.IN15
vga_y[7] => LessThan1.IN15
vga_y[7] => y_cor.DATAB
vga_y[8] => LessThan0.IN14
vga_y[8] => LessThan1.IN14
vga_y[8] => y_cor.DATAB
vga_y[9] => LessThan0.IN13
vga_y[9] => LessThan1.IN13
vga_y[9] => y_cor.DATAB
vga_y[10] => LessThan0.IN12
vga_y[10] => LessThan1.IN12
vga_y[10] => y_cor.DATAB
color[0] => LessThan2.IN16
color[1] => LessThan2.IN15
color[2] => LessThan2.IN14
color[3] => LessThan2.IN13
color[4] => LessThan2.IN12
color[5] => LessThan2.IN11
color[6] => LessThan2.IN10
color[7] => LessThan2.IN9
white[0] => LessThan3.IN16
white[1] => LessThan3.IN15
white[2] => LessThan3.IN14
white[3] => LessThan3.IN13
white[4] => LessThan3.IN12
white[5] => LessThan3.IN11
white[6] => LessThan3.IN10
white[7] => LessThan3.IN9
white[8] => LessThan4.IN16
white[9] => LessThan4.IN15
white[10] => LessThan4.IN14
white[11] => LessThan4.IN13
white[12] => LessThan4.IN12
white[13] => LessThan4.IN11
white[14] => LessThan4.IN10
white[15] => LessThan4.IN9
x_cor[0] <= x_cor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[1] <= x_cor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[2] <= x_cor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[3] <= x_cor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[4] <= x_cor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[5] <= x_cor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[6] <= x_cor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[7] <= x_cor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[8] <= x_cor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[9] <= x_cor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cor[10] <= x_cor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[0] <= y_cor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[1] <= y_cor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[2] <= y_cor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[3] <= y_cor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[4] <= y_cor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[5] <= y_cor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[6] <= y_cor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[7] <= y_cor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[8] <= y_cor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[9] <= y_cor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_cor[10] <= y_cor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[0] <= position[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[1] <= position[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
position[2] <= position[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|Rhapsody|vga_adapter:VGA_camera|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory
wren_a => altsyncram_rom1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rom1:auto_generated.data_a[0]
data_a[1] => altsyncram_rom1:auto_generated.data_a[1]
data_a[2] => altsyncram_rom1:auto_generated.data_a[2]
data_a[3] => altsyncram_rom1:auto_generated.data_a[3]
data_a[4] => altsyncram_rom1:auto_generated.data_a[4]
data_a[5] => altsyncram_rom1:auto_generated.data_a[5]
data_a[6] => altsyncram_rom1:auto_generated.data_a[6]
data_a[7] => altsyncram_rom1:auto_generated.data_a[7]
data_a[8] => altsyncram_rom1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_rom1:auto_generated.address_a[0]
address_a[1] => altsyncram_rom1:auto_generated.address_a[1]
address_a[2] => altsyncram_rom1:auto_generated.address_a[2]
address_a[3] => altsyncram_rom1:auto_generated.address_a[3]
address_a[4] => altsyncram_rom1:auto_generated.address_a[4]
address_a[5] => altsyncram_rom1:auto_generated.address_a[5]
address_a[6] => altsyncram_rom1:auto_generated.address_a[6]
address_a[7] => altsyncram_rom1:auto_generated.address_a[7]
address_a[8] => altsyncram_rom1:auto_generated.address_a[8]
address_a[9] => altsyncram_rom1:auto_generated.address_a[9]
address_a[10] => altsyncram_rom1:auto_generated.address_a[10]
address_a[11] => altsyncram_rom1:auto_generated.address_a[11]
address_a[12] => altsyncram_rom1:auto_generated.address_a[12]
address_a[13] => altsyncram_rom1:auto_generated.address_a[13]
address_a[14] => altsyncram_rom1:auto_generated.address_a[14]
address_a[15] => altsyncram_rom1:auto_generated.address_a[15]
address_a[16] => altsyncram_rom1:auto_generated.address_a[16]
address_b[0] => altsyncram_rom1:auto_generated.address_b[0]
address_b[1] => altsyncram_rom1:auto_generated.address_b[1]
address_b[2] => altsyncram_rom1:auto_generated.address_b[2]
address_b[3] => altsyncram_rom1:auto_generated.address_b[3]
address_b[4] => altsyncram_rom1:auto_generated.address_b[4]
address_b[5] => altsyncram_rom1:auto_generated.address_b[5]
address_b[6] => altsyncram_rom1:auto_generated.address_b[6]
address_b[7] => altsyncram_rom1:auto_generated.address_b[7]
address_b[8] => altsyncram_rom1:auto_generated.address_b[8]
address_b[9] => altsyncram_rom1:auto_generated.address_b[9]
address_b[10] => altsyncram_rom1:auto_generated.address_b[10]
address_b[11] => altsyncram_rom1:auto_generated.address_b[11]
address_b[12] => altsyncram_rom1:auto_generated.address_b[12]
address_b[13] => altsyncram_rom1:auto_generated.address_b[13]
address_b[14] => altsyncram_rom1:auto_generated.address_b[14]
address_b[15] => altsyncram_rom1:auto_generated.address_b[15]
address_b[16] => altsyncram_rom1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rom1:auto_generated.clock0
clock1 => altsyncram_rom1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_rom1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rom1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rom1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rom1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rom1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rom1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rom1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rom1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rom1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a45.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a63.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a46.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a64.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a47.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a65.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a30.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a48.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a66.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a31.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a49.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a67.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a32.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a50.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a68.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[6] => ram_block1a33.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a51.PORTADATAIN
data_a[6] => ram_block1a60.PORTADATAIN
data_a[6] => ram_block1a69.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[7] => ram_block1a34.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a52.PORTADATAIN
data_a[7] => ram_block1a61.PORTADATAIN
data_a[7] => ram_block1a70.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
data_a[8] => ram_block1a35.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a53.PORTADATAIN
data_a[8] => ram_block1a62.PORTADATAIN
data_a[8] => ram_block1a71.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a89.PORTADATAIN
q_b[0] <= mux_8hb:mux3.result[0]
q_b[1] <= mux_8hb:mux3.result[1]
q_b[2] <= mux_8hb:mux3.result[2]
q_b[3] <= mux_8hb:mux3.result[3]
q_b[4] <= mux_8hb:mux3.result[4]
q_b[5] <= mux_8hb:mux3.result[5]
q_b[6] <= mux_8hb:mux3.result[6]
q_b[7] <= mux_8hb:mux3.result[7]
q_b[8] <= mux_8hb:mux3.result[8]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|decode_nma:decode2
data[0] => w_anode1298w[1].IN0
data[0] => w_anode1315w[1].IN1
data[0] => w_anode1325w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1394w[1].IN0
data[0] => w_anode1405w[1].IN1
data[0] => w_anode1415w[1].IN0
data[0] => w_anode1425w[1].IN1
data[0] => w_anode1435w[1].IN0
data[0] => w_anode1445w[1].IN1
data[0] => w_anode1455w[1].IN0
data[0] => w_anode1465w[1].IN1
data[1] => w_anode1298w[2].IN0
data[1] => w_anode1315w[2].IN0
data[1] => w_anode1325w[2].IN1
data[1] => w_anode1335w[2].IN1
data[1] => w_anode1345w[2].IN0
data[1] => w_anode1355w[2].IN0
data[1] => w_anode1365w[2].IN1
data[1] => w_anode1375w[2].IN1
data[1] => w_anode1394w[2].IN0
data[1] => w_anode1405w[2].IN0
data[1] => w_anode1415w[2].IN1
data[1] => w_anode1425w[2].IN1
data[1] => w_anode1435w[2].IN0
data[1] => w_anode1445w[2].IN0
data[1] => w_anode1455w[2].IN1
data[1] => w_anode1465w[2].IN1
data[2] => w_anode1298w[3].IN0
data[2] => w_anode1315w[3].IN0
data[2] => w_anode1325w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN1
data[2] => w_anode1355w[3].IN1
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1394w[3].IN0
data[2] => w_anode1405w[3].IN0
data[2] => w_anode1415w[3].IN0
data[2] => w_anode1425w[3].IN0
data[2] => w_anode1435w[3].IN1
data[2] => w_anode1445w[3].IN1
data[2] => w_anode1455w[3].IN1
data[2] => w_anode1465w[3].IN1
data[3] => w_anode1289w[1].IN0
data[3] => w_anode1387w[1].IN1
enable => w_anode1289w[1].IN0
enable => w_anode1387w[1].IN0
eq[0] <= w_anode1298w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1315w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1405w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode1480w[1].IN0
data[0] => w_anode1497w[1].IN1
data[0] => w_anode1507w[1].IN0
data[0] => w_anode1517w[1].IN1
data[0] => w_anode1527w[1].IN0
data[0] => w_anode1537w[1].IN1
data[0] => w_anode1547w[1].IN0
data[0] => w_anode1557w[1].IN1
data[0] => w_anode1567w[1].IN0
data[0] => w_anode1578w[1].IN1
data[0] => w_anode1588w[1].IN0
data[0] => w_anode1598w[1].IN1
data[0] => w_anode1608w[1].IN0
data[0] => w_anode1618w[1].IN1
data[0] => w_anode1628w[1].IN0
data[0] => w_anode1638w[1].IN1
data[1] => w_anode1480w[2].IN0
data[1] => w_anode1497w[2].IN0
data[1] => w_anode1507w[2].IN1
data[1] => w_anode1517w[2].IN1
data[1] => w_anode1527w[2].IN0
data[1] => w_anode1537w[2].IN0
data[1] => w_anode1547w[2].IN1
data[1] => w_anode1557w[2].IN1
data[1] => w_anode1567w[2].IN0
data[1] => w_anode1578w[2].IN0
data[1] => w_anode1588w[2].IN1
data[1] => w_anode1598w[2].IN1
data[1] => w_anode1608w[2].IN0
data[1] => w_anode1618w[2].IN0
data[1] => w_anode1628w[2].IN1
data[1] => w_anode1638w[2].IN1
data[2] => w_anode1480w[3].IN0
data[2] => w_anode1497w[3].IN0
data[2] => w_anode1507w[3].IN0
data[2] => w_anode1517w[3].IN0
data[2] => w_anode1527w[3].IN1
data[2] => w_anode1537w[3].IN1
data[2] => w_anode1547w[3].IN1
data[2] => w_anode1557w[3].IN1
data[2] => w_anode1567w[3].IN0
data[2] => w_anode1578w[3].IN0
data[2] => w_anode1588w[3].IN0
data[2] => w_anode1598w[3].IN0
data[2] => w_anode1608w[3].IN1
data[2] => w_anode1618w[3].IN1
data[2] => w_anode1628w[3].IN1
data[2] => w_anode1638w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1567w[1].IN0
data[3] => w_anode1578w[1].IN0
data[3] => w_anode1588w[1].IN0
data[3] => w_anode1598w[1].IN0
data[3] => w_anode1608w[1].IN0
data[3] => w_anode1618w[1].IN0
data[3] => w_anode1628w[1].IN0
data[3] => w_anode1638w[1].IN0
eq[0] <= w_anode1480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1497w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1507w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1517w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1527w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1547w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1557w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1567w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1578w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode1298w[1].IN0
data[0] => w_anode1315w[1].IN1
data[0] => w_anode1325w[1].IN0
data[0] => w_anode1335w[1].IN1
data[0] => w_anode1345w[1].IN0
data[0] => w_anode1355w[1].IN1
data[0] => w_anode1365w[1].IN0
data[0] => w_anode1375w[1].IN1
data[0] => w_anode1394w[1].IN0
data[0] => w_anode1405w[1].IN1
data[0] => w_anode1415w[1].IN0
data[0] => w_anode1425w[1].IN1
data[0] => w_anode1435w[1].IN0
data[0] => w_anode1445w[1].IN1
data[0] => w_anode1455w[1].IN0
data[0] => w_anode1465w[1].IN1
data[1] => w_anode1298w[2].IN0
data[1] => w_anode1315w[2].IN0
data[1] => w_anode1325w[2].IN1
data[1] => w_anode1335w[2].IN1
data[1] => w_anode1345w[2].IN0
data[1] => w_anode1355w[2].IN0
data[1] => w_anode1365w[2].IN1
data[1] => w_anode1375w[2].IN1
data[1] => w_anode1394w[2].IN0
data[1] => w_anode1405w[2].IN0
data[1] => w_anode1415w[2].IN1
data[1] => w_anode1425w[2].IN1
data[1] => w_anode1435w[2].IN0
data[1] => w_anode1445w[2].IN0
data[1] => w_anode1455w[2].IN1
data[1] => w_anode1465w[2].IN1
data[2] => w_anode1298w[3].IN0
data[2] => w_anode1315w[3].IN0
data[2] => w_anode1325w[3].IN0
data[2] => w_anode1335w[3].IN0
data[2] => w_anode1345w[3].IN1
data[2] => w_anode1355w[3].IN1
data[2] => w_anode1365w[3].IN1
data[2] => w_anode1375w[3].IN1
data[2] => w_anode1394w[3].IN0
data[2] => w_anode1405w[3].IN0
data[2] => w_anode1415w[3].IN0
data[2] => w_anode1425w[3].IN0
data[2] => w_anode1435w[3].IN1
data[2] => w_anode1445w[3].IN1
data[2] => w_anode1455w[3].IN1
data[2] => w_anode1465w[3].IN1
data[3] => w_anode1289w[1].IN0
data[3] => w_anode1387w[1].IN1
enable => w_anode1289w[1].IN0
enable => w_anode1387w[1].IN0
eq[0] <= w_anode1298w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1315w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1325w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1335w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1345w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1355w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1365w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1375w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1405w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|mux_8hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w0_n0_mux_dataout.IN1
data[10] => l1_w1_n0_mux_dataout.IN1
data[11] => l1_w2_n0_mux_dataout.IN1
data[12] => l1_w3_n0_mux_dataout.IN1
data[13] => l1_w4_n0_mux_dataout.IN1
data[14] => l1_w5_n0_mux_dataout.IN1
data[15] => l1_w6_n0_mux_dataout.IN1
data[16] => l1_w7_n0_mux_dataout.IN1
data[17] => l1_w8_n0_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w6_n1_mux_dataout.IN1
data[25] => l1_w7_n1_mux_dataout.IN1
data[26] => l1_w8_n1_mux_dataout.IN1
data[27] => l1_w0_n1_mux_dataout.IN1
data[28] => l1_w1_n1_mux_dataout.IN1
data[29] => l1_w2_n1_mux_dataout.IN1
data[30] => l1_w3_n1_mux_dataout.IN1
data[31] => l1_w4_n1_mux_dataout.IN1
data[32] => l1_w5_n1_mux_dataout.IN1
data[33] => l1_w6_n1_mux_dataout.IN1
data[34] => l1_w7_n1_mux_dataout.IN1
data[35] => l1_w8_n1_mux_dataout.IN1
data[36] => l1_w0_n2_mux_dataout.IN1
data[37] => l1_w1_n2_mux_dataout.IN1
data[38] => l1_w2_n2_mux_dataout.IN1
data[39] => l1_w3_n2_mux_dataout.IN1
data[40] => l1_w4_n2_mux_dataout.IN1
data[41] => l1_w5_n2_mux_dataout.IN1
data[42] => l1_w6_n2_mux_dataout.IN1
data[43] => l1_w7_n2_mux_dataout.IN1
data[44] => l1_w8_n2_mux_dataout.IN1
data[45] => l1_w0_n2_mux_dataout.IN1
data[46] => l1_w1_n2_mux_dataout.IN1
data[47] => l1_w2_n2_mux_dataout.IN1
data[48] => l1_w3_n2_mux_dataout.IN1
data[49] => l1_w4_n2_mux_dataout.IN1
data[50] => l1_w5_n2_mux_dataout.IN1
data[51] => l1_w6_n2_mux_dataout.IN1
data[52] => l1_w7_n2_mux_dataout.IN1
data[53] => l1_w8_n2_mux_dataout.IN1
data[54] => l1_w0_n3_mux_dataout.IN1
data[55] => l1_w1_n3_mux_dataout.IN1
data[56] => l1_w2_n3_mux_dataout.IN1
data[57] => l1_w3_n3_mux_dataout.IN1
data[58] => l1_w4_n3_mux_dataout.IN1
data[59] => l1_w5_n3_mux_dataout.IN1
data[60] => l1_w6_n3_mux_dataout.IN1
data[61] => l1_w7_n3_mux_dataout.IN1
data[62] => l1_w8_n3_mux_dataout.IN1
data[63] => l1_w0_n3_mux_dataout.IN1
data[64] => l1_w1_n3_mux_dataout.IN1
data[65] => l1_w2_n3_mux_dataout.IN1
data[66] => l1_w3_n3_mux_dataout.IN1
data[67] => l1_w4_n3_mux_dataout.IN1
data[68] => l1_w5_n3_mux_dataout.IN1
data[69] => l1_w6_n3_mux_dataout.IN1
data[70] => l1_w7_n3_mux_dataout.IN1
data[71] => l1_w8_n3_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w8_n4_mux_dataout.IN1
data[81] => l1_w0_n4_mux_dataout.IN1
data[82] => l1_w1_n4_mux_dataout.IN1
data[83] => l1_w2_n4_mux_dataout.IN1
data[84] => l1_w3_n4_mux_dataout.IN1
data[85] => l1_w4_n4_mux_dataout.IN1
data[86] => l1_w5_n4_mux_dataout.IN1
data[87] => l1_w6_n4_mux_dataout.IN1
data[88] => l1_w7_n4_mux_dataout.IN1
data[89] => l1_w8_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0


|Rhapsody|vga_adapter:VGA_camera|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|Rhapsody|vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Rhapsody|vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Rhapsody|vga_adapter:VGA_camera|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[1] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[8].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[2] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_B[9].DATAIN
pixel_colour[2] => VGA_B[6].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[4].DATAIN
pixel_colour[4] => VGA_G[2].DATAIN
pixel_colour[4] => VGA_G[8].DATAIN
pixel_colour[4] => VGA_G[5].DATAIN
pixel_colour[5] => VGA_G[3].DATAIN
pixel_colour[5] => VGA_G[9].DATAIN
pixel_colour[5] => VGA_G[6].DATAIN
pixel_colour[6] => VGA_R[1].DATAIN
pixel_colour[6] => VGA_R[7].DATAIN
pixel_colour[6] => VGA_R[4].DATAIN
pixel_colour[7] => VGA_R[2].DATAIN
pixel_colour[7] => VGA_R[8].DATAIN
pixel_colour[7] => VGA_R[5].DATAIN
pixel_colour[8] => VGA_R[3].DATAIN
pixel_colour[8] => VGA_R[9].DATAIN
pixel_colour[8] => VGA_R[6].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA_camera|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|score:score_update
clk => score[0].CLK
clk => score[1].CLK
clk => score[2].CLK
clk => score[3].CLK
clk => score[4].CLK
clk => score[5].CLK
clk => score[6].CLK
clk => current_state~1.DATAIN
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => score.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
expected_position[0] => Equal1.IN2
expected_position[0] => next_state.S_POINT3.DATAB
expected_position[0] => Selector2.IN2
expected_position[0] => Equal2.IN2
expected_position[1] => Equal1.IN1
expected_position[1] => next_state.S_POINT2.DATAB
expected_position[1] => Selector1.IN2
expected_position[1] => Equal2.IN1
expected_position[2] => Equal1.IN0
expected_position[2] => next_state.S_POINT1.DATAB
expected_position[2] => Selector0.IN2
expected_position[2] => Equal2.IN0
real_position[0] => Equal1.IN5
real_position[1] => Equal1.IN4
real_position[2] => Equal1.IN3
updated_score[0] <= score[0].DB_MAX_OUTPUT_PORT_TYPE
updated_score[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
updated_score[2] <= score[2].DB_MAX_OUTPUT_PORT_TYPE
updated_score[3] <= score[3].DB_MAX_OUTPUT_PORT_TYPE
updated_score[4] <= score[4].DB_MAX_OUTPUT_PORT_TYPE
updated_score[5] <= score[5].DB_MAX_OUTPUT_PORT_TYPE
updated_score[6] <= score[6].DB_MAX_OUTPUT_PORT_TYPE
win <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|mux_speed:choose
choice[0] => Decoder0.IN1
choice[0] => q[13].DATAIN
choice[0] => q[0].DATAIN
choice[1] => Decoder0.IN0
choice[1] => q[18].DATAIN
choice[1] => q[16].DATAIN
choice[1] => q[6].DATAIN
choice[1] => q[4].DATAIN
clock_50[0] => ~NO_FANOUT~
clock_50[1] => ~NO_FANOUT~
q[0] <= choice[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= <GND>
q[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= choice[1].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= choice[1].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= choice[0].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= choice[1].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= choice[1].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|counter_60:clock60
clock => pulse~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
q[0] => Q.DATAB
q[1] => Q.DATAB
q[2] => Q.DATAB
q[3] => Q.DATAB
q[4] => Q.DATAB
q[5] => Q.DATAB
q[6] => Q.DATAB
q[7] => Q.DATAB
q[8] => Q.DATAB
q[9] => Q.DATAB
q[10] => Q.DATAB
q[11] => Q.DATAB
q[12] => Q.DATAB
q[13] => Q.DATAB
q[14] => Q.DATAB
q[15] => Q.DATAB
q[16] => Q.DATAB
q[17] => Q.DATAB
q[18] => Q.DATAB
q[19] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|control:c0
clk => frameCounter[0].CLK
clk => frameCounter[1].CLK
clk => frameCounter[2].CLK
clk => frameCounter[3].CLK
clk => plot_current_state~1.DATAIN
slowerClk => frameCounter.OUTPUTSELECT
slowerClk => frameCounter.OUTPUTSELECT
slowerClk => frameCounter.OUTPUTSELECT
slowerClk => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => frameCounter.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
resetn => plot_current_state.OUTPUTSELECT
Black => ~NO_FANOUT~
counter[0] => Equal4.IN4
counter[1] => Equal4.IN3
counter[2] => Equal4.IN2
counter[3] => Equal4.IN1
counter[4] => Equal4.IN0
counter_black_y[0] => Equal3.IN5
counter_black_y[1] => Equal3.IN4
counter_black_y[2] => Equal3.IN3
counter_black_y[3] => Equal3.IN6
counter_black_y[4] => Equal3.IN2
counter_black_y[5] => Equal3.IN1
counter_black_y[6] => Equal3.IN0
counter_black_x[0] => Equal2.IN5
counter_black_x[1] => Equal2.IN4
counter_black_x[2] => Equal2.IN3
counter_black_x[3] => Equal2.IN2
counter_black_x[4] => Equal2.IN1
counter_black_x[5] => Equal2.IN7
counter_black_x[6] => Equal2.IN6
counter_black_x[7] => Equal2.IN0
counter_title_y[0] => Equal1.IN5
counter_title_y[1] => Equal1.IN4
counter_title_y[2] => Equal1.IN3
counter_title_y[3] => Equal1.IN6
counter_title_y[4] => Equal1.IN2
counter_title_y[5] => Equal1.IN1
counter_title_y[6] => Equal1.IN0
counter_title_x[0] => Equal0.IN5
counter_title_x[1] => Equal0.IN4
counter_title_x[2] => Equal0.IN3
counter_title_x[3] => Equal0.IN2
counter_title_x[4] => Equal0.IN1
counter_title_x[5] => Equal0.IN7
counter_title_x[6] => Equal0.IN6
counter_title_x[7] => Equal0.IN0
x_counter[0] => ~NO_FANOUT~
x_counter[1] => ~NO_FANOUT~
x_counter[2] => ~NO_FANOUT~
x_counter[3] => ~NO_FANOUT~
x_counter[4] => ~NO_FANOUT~
x_counter[5] => ~NO_FANOUT~
x_counter[6] => ~NO_FANOUT~
x_counter[7] => ~NO_FANOUT~
y_counter[0] => ~NO_FANOUT~
y_counter[1] => ~NO_FANOUT~
y_counter[2] => ~NO_FANOUT~
y_counter[3] => ~NO_FANOUT~
y_counter[4] => ~NO_FANOUT~
y_counter[5] => ~NO_FANOUT~
y_counter[6] => ~NO_FANOUT~
y_counter2[0] => ~NO_FANOUT~
y_counter2[1] => ~NO_FANOUT~
y_counter2[2] => ~NO_FANOUT~
y_counter2[3] => ~NO_FANOUT~
y_counter2[4] => ~NO_FANOUT~
y_counter2[5] => ~NO_FANOUT~
y_counter2[6] => ~NO_FANOUT~
y_counter3[0] => ~NO_FANOUT~
y_counter3[1] => ~NO_FANOUT~
y_counter3[2] => ~NO_FANOUT~
y_counter3[3] => ~NO_FANOUT~
y_counter3[4] => ~NO_FANOUT~
y_counter3[5] => ~NO_FANOUT~
y_counter3[6] => ~NO_FANOUT~
counter_1[0] => Equal6.IN5
counter_1[1] => Equal6.IN4
counter_1[2] => Equal6.IN3
counter_1[3] => Equal6.IN2
counter_1[4] => Equal6.IN1
counter_1[5] => Equal6.IN0
counter_2[0] => Equal7.IN5
counter_2[1] => Equal7.IN4
counter_2[2] => Equal7.IN3
counter_2[3] => Equal7.IN2
counter_2[4] => Equal7.IN1
counter_2[5] => Equal7.IN0
counter_clear[0] => Equal5.IN7
counter_clear[1] => Equal5.IN6
counter_clear[2] => Equal5.IN5
counter_clear[3] => Equal5.IN4
counter_clear[4] => Equal5.IN3
counter_clear[5] => Equal5.IN2
counter_clear[6] => Equal5.IN1
counter_clear[7] => Equal5.IN0
key1 => Selector13.IN3
key1 => Selector3.IN3
key1 => Selector14.IN1
ld_plot <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
ld_plot2 <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
ld_plot3 <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
is_black <= is_black.DB_MAX_OUTPUT_PORT_TYPE
is_update <= is_update.DB_MAX_OUTPUT_PORT_TYPE
is_update2 <= is_update2.DB_MAX_OUTPUT_PORT_TYPE
is_update3 <= is_update3.DB_MAX_OUTPUT_PORT_TYPE
is_end <= is_end.DB_MAX_OUTPUT_PORT_TYPE
is_end2 <= is_end2.DB_MAX_OUTPUT_PORT_TYPE
is_end3 <= is_end3.DB_MAX_OUTPUT_PORT_TYPE
colour_black <= colour_black.DB_MAX_OUTPUT_PORT_TYPE
colour_black2 <= colour_black2.DB_MAX_OUTPUT_PORT_TYPE
colour_black3 <= colour_black3.DB_MAX_OUTPUT_PORT_TYPE
update_1 <= update_1.DB_MAX_OUTPUT_PORT_TYPE
update_2 <= update_2.DB_MAX_OUTPUT_PORT_TYPE
updated_clear <= updated_clear.DB_MAX_OUTPUT_PORT_TYPE
ld_score <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
ld_title <= ld_title.DB_MAX_OUTPUT_PORT_TYPE
debug[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= <GND>
debug[6] <= <GND>
debug[7] <= <GND>
debug[8] <= <GND>
debug[9] <= <GND>


|Rhapsody|datapath:d0
clk => point_hit3~reg0.CLK
clk => point_hit2~reg0.CLK
clk => point_hit1~reg0.CLK
clk => colour_reg[0].CLK
clk => colour_reg[1].CLK
clk => colour_reg[2].CLK
clk => colour_reg[3].CLK
clk => colour_reg[4].CLK
clk => colour_reg[5].CLK
clk => colour_reg[6].CLK
clk => colour_reg[7].CLK
clk => colour_reg[8].CLK
clk => counter_clear[0]~reg0.CLK
clk => counter_clear[1]~reg0.CLK
clk => counter_clear[2]~reg0.CLK
clk => counter_clear[3]~reg0.CLK
clk => counter_clear[4]~reg0.CLK
clk => counter_clear[5]~reg0.CLK
clk => counter_clear[6]~reg0.CLK
clk => counter_clear[7]~reg0.CLK
clk => counter_2[0]~reg0.CLK
clk => counter_2[1]~reg0.CLK
clk => counter_2[2]~reg0.CLK
clk => counter_2[3]~reg0.CLK
clk => counter_2[4]~reg0.CLK
clk => counter_2[5]~reg0.CLK
clk => counter_1[0]~reg0.CLK
clk => counter_1[1]~reg0.CLK
clk => counter_1[2]~reg0.CLK
clk => counter_1[3]~reg0.CLK
clk => counter_1[4]~reg0.CLK
clk => counter_1[5]~reg0.CLK
clk => titleAddress[0]~reg0.CLK
clk => titleAddress[1]~reg0.CLK
clk => titleAddress[2]~reg0.CLK
clk => titleAddress[3]~reg0.CLK
clk => titleAddress[4]~reg0.CLK
clk => titleAddress[5]~reg0.CLK
clk => titleAddress[6]~reg0.CLK
clk => titleAddress[7]~reg0.CLK
clk => titleAddress[8]~reg0.CLK
clk => titleAddress[9]~reg0.CLK
clk => titleAddress[10]~reg0.CLK
clk => titleAddress[11]~reg0.CLK
clk => titleAddress[12]~reg0.CLK
clk => titleAddress[13]~reg0.CLK
clk => titleAddress[14]~reg0.CLK
clk => backAddress[0]~reg0.CLK
clk => backAddress[1]~reg0.CLK
clk => backAddress[2]~reg0.CLK
clk => backAddress[3]~reg0.CLK
clk => backAddress[4]~reg0.CLK
clk => backAddress[5]~reg0.CLK
clk => backAddress[6]~reg0.CLK
clk => backAddress[7]~reg0.CLK
clk => backAddress[8]~reg0.CLK
clk => backAddress[9]~reg0.CLK
clk => backAddress[10]~reg0.CLK
clk => backAddress[11]~reg0.CLK
clk => backAddress[12]~reg0.CLK
clk => backAddress[13]~reg0.CLK
clk => backAddress[14]~reg0.CLK
clk => rightAddress[0]~reg0.CLK
clk => rightAddress[1]~reg0.CLK
clk => rightAddress[2]~reg0.CLK
clk => rightAddress[3]~reg0.CLK
clk => middleAddress[0]~reg0.CLK
clk => middleAddress[1]~reg0.CLK
clk => middleAddress[2]~reg0.CLK
clk => middleAddress[3]~reg0.CLK
clk => leftAddress[0]~reg0.CLK
clk => leftAddress[1]~reg0.CLK
clk => leftAddress[2]~reg0.CLK
clk => leftAddress[3]~reg0.CLK
clk => y_counter3[0]~reg0.CLK
clk => y_counter3[1]~reg0.CLK
clk => y_counter3[2]~reg0.CLK
clk => y_counter3[3]~reg0.CLK
clk => y_counter3[4]~reg0.CLK
clk => y_counter3[5]~reg0.CLK
clk => y_counter3[6]~reg0.CLK
clk => y_counter2[0]~reg0.CLK
clk => y_counter2[1]~reg0.CLK
clk => y_counter2[2]~reg0.CLK
clk => y_counter2[3]~reg0.CLK
clk => y_counter2[4]~reg0.CLK
clk => y_counter2[5]~reg0.CLK
clk => y_counter2[6]~reg0.CLK
clk => y_counter[0]~reg0.CLK
clk => y_counter[1]~reg0.CLK
clk => y_counter[2]~reg0.CLK
clk => y_counter[3]~reg0.CLK
clk => y_counter[4]~reg0.CLK
clk => y_counter[5]~reg0.CLK
clk => y_counter[6]~reg0.CLK
clk => x_counter[0]~reg0.CLK
clk => x_counter[1]~reg0.CLK
clk => x_counter[2]~reg0.CLK
clk => x_counter[3]~reg0.CLK
clk => x_counter[4]~reg0.CLK
clk => x_counter[5]~reg0.CLK
clk => x_counter[6]~reg0.CLK
clk => x_counter[7]~reg0.CLK
clk => counter_title_y[0]~reg0.CLK
clk => counter_title_y[1]~reg0.CLK
clk => counter_title_y[2]~reg0.CLK
clk => counter_title_y[3]~reg0.CLK
clk => counter_title_y[4]~reg0.CLK
clk => counter_title_y[5]~reg0.CLK
clk => counter_title_y[6]~reg0.CLK
clk => counter_title_x[0]~reg0.CLK
clk => counter_title_x[1]~reg0.CLK
clk => counter_title_x[2]~reg0.CLK
clk => counter_title_x[3]~reg0.CLK
clk => counter_title_x[4]~reg0.CLK
clk => counter_title_x[5]~reg0.CLK
clk => counter_title_x[6]~reg0.CLK
clk => counter_title_x[7]~reg0.CLK
clk => counter_black_x[0]~reg0.CLK
clk => counter_black_x[1]~reg0.CLK
clk => counter_black_x[2]~reg0.CLK
clk => counter_black_x[3]~reg0.CLK
clk => counter_black_x[4]~reg0.CLK
clk => counter_black_x[5]~reg0.CLK
clk => counter_black_x[6]~reg0.CLK
clk => counter_black_x[7]~reg0.CLK
clk => counter_black_y[0]~reg0.CLK
clk => counter_black_y[1]~reg0.CLK
clk => counter_black_y[2]~reg0.CLK
clk => counter_black_y[3]~reg0.CLK
clk => counter_black_y[4]~reg0.CLK
clk => counter_black_y[5]~reg0.CLK
clk => counter_black_y[6]~reg0.CLK
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => y_out[0]~reg0.CLK
clk => y_out[1]~reg0.CLK
clk => y_out[2]~reg0.CLK
clk => y_out[3]~reg0.CLK
clk => y_out[4]~reg0.CLK
clk => y_out[5]~reg0.CLK
clk => y_out[6]~reg0.CLK
clk => x_out[0]~reg0.CLK
clk => x_out[1]~reg0.CLK
clk => x_out[2]~reg0.CLK
clk => x_out[3]~reg0.CLK
clk => x_out[4]~reg0.CLK
clk => x_out[5]~reg0.CLK
clk => x_out[6]~reg0.CLK
clk => x_out[7]~reg0.CLK
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => x_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => y_out.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_y.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_black_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_x.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => counter_title_y.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter2.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => y_counter3.OUTPUTSELECT
resetn => leftAddress.OUTPUTSELECT
resetn => leftAddress.OUTPUTSELECT
resetn => leftAddress.OUTPUTSELECT
resetn => leftAddress.OUTPUTSELECT
resetn => middleAddress.OUTPUTSELECT
resetn => middleAddress.OUTPUTSELECT
resetn => middleAddress.OUTPUTSELECT
resetn => middleAddress.OUTPUTSELECT
resetn => rightAddress.OUTPUTSELECT
resetn => rightAddress.OUTPUTSELECT
resetn => rightAddress.OUTPUTSELECT
resetn => rightAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => backAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => titleAddress.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_1.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_2.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => counter_clear.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => colour_reg.OUTPUTSELECT
resetn => point_hit1~reg0.ENA
resetn => point_hit2~reg0.ENA
resetn => point_hit3~reg0.ENA
resetn => x_counter[0]~reg0.ENA
resetn => x_counter[1]~reg0.ENA
resetn => x_counter[2]~reg0.ENA
resetn => x_counter[3]~reg0.ENA
resetn => x_counter[4]~reg0.ENA
resetn => x_counter[5]~reg0.ENA
resetn => x_counter[6]~reg0.ENA
resetn => x_counter[7]~reg0.ENA
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => counter.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => x_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => y_out.OUTPUTSELECT
ld_plot => leftAddress.OUTPUTSELECT
ld_plot => leftAddress.OUTPUTSELECT
ld_plot => leftAddress.OUTPUTSELECT
ld_plot => leftAddress.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => colour_reg.OUTPUTSELECT
ld_plot => point_hit1.OUTPUTSELECT
ld_plot2 => counter.OUTPUTSELECT
ld_plot2 => counter.OUTPUTSELECT
ld_plot2 => counter.OUTPUTSELECT
ld_plot2 => counter.OUTPUTSELECT
ld_plot2 => counter.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => x_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => y_out.OUTPUTSELECT
ld_plot2 => middleAddress.OUTPUTSELECT
ld_plot2 => middleAddress.OUTPUTSELECT
ld_plot2 => middleAddress.OUTPUTSELECT
ld_plot2 => middleAddress.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => colour_reg.OUTPUTSELECT
ld_plot2 => point_hit2.OUTPUTSELECT
ld_plot3 => counter.OUTPUTSELECT
ld_plot3 => counter.OUTPUTSELECT
ld_plot3 => counter.OUTPUTSELECT
ld_plot3 => counter.OUTPUTSELECT
ld_plot3 => counter.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => x_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => y_out.OUTPUTSELECT
ld_plot3 => rightAddress.OUTPUTSELECT
ld_plot3 => rightAddress.OUTPUTSELECT
ld_plot3 => rightAddress.OUTPUTSELECT
ld_plot3 => rightAddress.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => colour_reg.OUTPUTSELECT
ld_plot3 => point_hit3.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => counter_black_x.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => x_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => y_out.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => counter_black_y.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => backAddress.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_black => colour_reg.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update => y_counter.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update2 => y_counter2.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_update3 => y_counter3.OUTPUTSELECT
is_end => counter.OUTPUTSELECT
is_end => counter.OUTPUTSELECT
is_end => counter.OUTPUTSELECT
is_end => counter.OUTPUTSELECT
is_end => counter.OUTPUTSELECT
is_end => leftAddress.OUTPUTSELECT
is_end => leftAddress.OUTPUTSELECT
is_end => leftAddress.OUTPUTSELECT
is_end => leftAddress.OUTPUTSELECT
is_end => middleAddress.OUTPUTSELECT
is_end => middleAddress.OUTPUTSELECT
is_end => middleAddress.OUTPUTSELECT
is_end => middleAddress.OUTPUTSELECT
is_end => rightAddress.OUTPUTSELECT
is_end => rightAddress.OUTPUTSELECT
is_end => rightAddress.OUTPUTSELECT
is_end => rightAddress.OUTPUTSELECT
is_end2 => counter.OUTPUTSELECT
is_end2 => counter.OUTPUTSELECT
is_end2 => counter.OUTPUTSELECT
is_end2 => counter.OUTPUTSELECT
is_end2 => counter.OUTPUTSELECT
is_end2 => leftAddress.OUTPUTSELECT
is_end2 => leftAddress.OUTPUTSELECT
is_end2 => leftAddress.OUTPUTSELECT
is_end2 => leftAddress.OUTPUTSELECT
is_end2 => middleAddress.OUTPUTSELECT
is_end2 => middleAddress.OUTPUTSELECT
is_end2 => middleAddress.OUTPUTSELECT
is_end2 => middleAddress.OUTPUTSELECT
is_end2 => rightAddress.OUTPUTSELECT
is_end2 => rightAddress.OUTPUTSELECT
is_end2 => rightAddress.OUTPUTSELECT
is_end2 => rightAddress.OUTPUTSELECT
is_end3 => counter.OUTPUTSELECT
is_end3 => counter.OUTPUTSELECT
is_end3 => counter.OUTPUTSELECT
is_end3 => counter.OUTPUTSELECT
is_end3 => counter.OUTPUTSELECT
is_end3 => leftAddress.OUTPUTSELECT
is_end3 => leftAddress.OUTPUTSELECT
is_end3 => leftAddress.OUTPUTSELECT
is_end3 => leftAddress.OUTPUTSELECT
is_end3 => middleAddress.OUTPUTSELECT
is_end3 => middleAddress.OUTPUTSELECT
is_end3 => middleAddress.OUTPUTSELECT
is_end3 => middleAddress.OUTPUTSELECT
is_end3 => rightAddress.OUTPUTSELECT
is_end3 => rightAddress.OUTPUTSELECT
is_end3 => rightAddress.OUTPUTSELECT
is_end3 => rightAddress.OUTPUTSELECT
colour_black => counter.OUTPUTSELECT
colour_black => counter.OUTPUTSELECT
colour_black => counter.OUTPUTSELECT
colour_black => counter.OUTPUTSELECT
colour_black => counter.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => x_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => y_out.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black => colour_reg.OUTPUTSELECT
colour_black2 => counter.OUTPUTSELECT
colour_black2 => counter.OUTPUTSELECT
colour_black2 => counter.OUTPUTSELECT
colour_black2 => counter.OUTPUTSELECT
colour_black2 => counter.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => x_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => y_out.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black2 => colour_reg.OUTPUTSELECT
colour_black3 => counter.OUTPUTSELECT
colour_black3 => counter.OUTPUTSELECT
colour_black3 => counter.OUTPUTSELECT
colour_black3 => counter.OUTPUTSELECT
colour_black3 => counter.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => x_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => y_out.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
colour_black3 => colour_reg.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => x_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => y_out.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => counter_1.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_1 => colour_reg.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => x_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => y_out.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => counter_2.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
update_2 => colour_reg.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => x_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => y_out.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => counter_clear.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
updated_clear => colour_reg.OUTPUTSELECT
ld_score => ~NO_FANOUT~
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => counter_title_x.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => x_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => y_out.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => counter_title_y.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => titleAddress.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
ld_title => colour_reg.OUTPUTSELECT
color_q[0] => colour_reg.DATAB
color_q[1] => colour_reg.DATAB
color_q[2] => colour_reg.DATAB
color_q[3] => colour_reg.DATAB
color_q[4] => colour_reg.DATAB
color_q[5] => colour_reg.DATAB
color_q[6] => colour_reg.DATAB
color_q[7] => colour_reg.DATAB
color_q[8] => colour_reg.DATAB
left_color[0] => colour_reg.DATAB
left_color[1] => colour_reg.DATAB
left_color[2] => colour_reg.DATAB
left_color[3] => colour_reg.DATAB
left_color[4] => colour_reg.DATAB
left_color[5] => colour_reg.DATAB
left_color[6] => colour_reg.DATAB
left_color[7] => colour_reg.DATAB
left_color[8] => colour_reg.DATAB
right_color[0] => colour_reg.DATAB
right_color[1] => colour_reg.DATAB
right_color[2] => colour_reg.DATAB
right_color[3] => colour_reg.DATAB
right_color[4] => colour_reg.DATAB
right_color[5] => colour_reg.DATAB
right_color[6] => colour_reg.DATAB
right_color[7] => colour_reg.DATAB
right_color[8] => colour_reg.DATAB
middle_color[0] => colour_reg.DATAB
middle_color[1] => colour_reg.DATAB
middle_color[2] => colour_reg.DATAB
middle_color[3] => colour_reg.DATAB
middle_color[4] => colour_reg.DATAB
middle_color[5] => colour_reg.DATAB
middle_color[6] => colour_reg.DATAB
middle_color[7] => colour_reg.DATAB
middle_color[8] => colour_reg.DATAB
color_first[0] => colour_reg.DATAB
color_first[1] => colour_reg.DATAB
color_first[2] => colour_reg.DATAB
color_first[3] => colour_reg.DATAB
color_first[4] => colour_reg.DATAB
color_first[5] => colour_reg.DATAB
color_first[6] => colour_reg.DATAB
color_first[7] => colour_reg.DATAB
color_first[8] => colour_reg.DATAB
score[0] => Mod0.IN10
score[0] => Div0.IN10
score[1] => Mod0.IN9
score[1] => Div0.IN9
score[2] => Mod0.IN8
score[2] => Div0.IN8
score[3] => Mod0.IN7
score[3] => Div0.IN7
score[4] => Mod0.IN6
score[4] => Div0.IN6
score[5] => Mod0.IN5
score[5] => Div0.IN5
score[6] => Mod0.IN4
score[6] => Div0.IN4
counter_1[0] <= counter_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_1[1] <= counter_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_1[2] <= counter_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_1[3] <= counter_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_1[4] <= counter_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_1[5] <= counter_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[0] <= counter_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[1] <= counter_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[2] <= counter_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[3] <= counter_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[4] <= counter_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_2[5] <= counter_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[0] <= counter_clear[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[1] <= counter_clear[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[2] <= counter_clear[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[3] <= counter_clear[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[4] <= counter_clear[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[5] <= counter_clear[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[6] <= counter_clear[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_clear[7] <= counter_clear[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= y_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= y_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= y_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= y_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= y_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= y_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= y_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[0] <= counter_black_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[1] <= counter_black_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[2] <= counter_black_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[3] <= counter_black_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[4] <= counter_black_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[5] <= counter_black_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[6] <= counter_black_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_x[7] <= counter_black_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[0] <= counter_black_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[1] <= counter_black_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[2] <= counter_black_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[3] <= counter_black_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[4] <= counter_black_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[5] <= counter_black_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_black_y[6] <= counter_black_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[0] <= counter_title_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[1] <= counter_title_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[2] <= counter_title_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[3] <= counter_title_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[4] <= counter_title_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[5] <= counter_title_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[6] <= counter_title_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_x[7] <= counter_title_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[0] <= counter_title_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[1] <= counter_title_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[2] <= counter_title_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[3] <= counter_title_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[4] <= counter_title_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[5] <= counter_title_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_title_y[6] <= counter_title_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[0] <= x_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[1] <= x_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[2] <= x_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[3] <= x_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[4] <= x_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[5] <= x_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[6] <= x_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_counter[7] <= x_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[0] <= y_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[1] <= y_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[2] <= y_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[3] <= y_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[4] <= y_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[5] <= y_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter[6] <= y_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[0] <= y_counter2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[1] <= y_counter2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[2] <= y_counter2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[3] <= y_counter2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[4] <= y_counter2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[5] <= y_counter2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter2[6] <= y_counter2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[0] <= y_counter3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[1] <= y_counter3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[2] <= y_counter3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[3] <= y_counter3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[4] <= y_counter3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[5] <= y_counter3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_counter3[6] <= y_counter3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour_reg[0].DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour_reg[1].DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour_reg[2].DB_MAX_OUTPUT_PORT_TYPE
colour[3] <= colour_reg[3].DB_MAX_OUTPUT_PORT_TYPE
colour[4] <= colour_reg[4].DB_MAX_OUTPUT_PORT_TYPE
colour[5] <= colour_reg[5].DB_MAX_OUTPUT_PORT_TYPE
colour[6] <= colour_reg[6].DB_MAX_OUTPUT_PORT_TYPE
colour[7] <= colour_reg[7].DB_MAX_OUTPUT_PORT_TYPE
colour[8] <= colour_reg[8].DB_MAX_OUTPUT_PORT_TYPE
backAddress[0] <= backAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[1] <= backAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[2] <= backAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[3] <= backAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[4] <= backAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[5] <= backAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[6] <= backAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[7] <= backAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[8] <= backAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[9] <= backAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[10] <= backAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[11] <= backAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[12] <= backAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[13] <= backAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backAddress[14] <= backAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[0] <= titleAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[1] <= titleAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[2] <= titleAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[3] <= titleAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[4] <= titleAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[5] <= titleAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[6] <= titleAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[7] <= titleAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[8] <= titleAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[9] <= titleAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[10] <= titleAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[11] <= titleAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[12] <= titleAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[13] <= titleAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
titleAddress[14] <= titleAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leftAddress[0] <= leftAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leftAddress[1] <= leftAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leftAddress[2] <= leftAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leftAddress[3] <= leftAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
middleAddress[0] <= middleAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
middleAddress[1] <= middleAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
middleAddress[2] <= middleAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
middleAddress[3] <= middleAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rightAddress[0] <= rightAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rightAddress[1] <= rightAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rightAddress[2] <= rightAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rightAddress[3] <= rightAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_digit[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
first_digit[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
first_digit[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
first_digit[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
second_digit[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
second_digit[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
second_digit[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
second_digit[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
point_hit1 <= point_hit1~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_hit2 <= point_hit2~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_hit3 <= point_hit3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|background9:back
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|Rhapsody|background9:back|altsyncram:altsyncram_component
wren_a => altsyncram_kao1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kao1:auto_generated.data_a[0]
data_a[1] => altsyncram_kao1:auto_generated.data_a[1]
data_a[2] => altsyncram_kao1:auto_generated.data_a[2]
data_a[3] => altsyncram_kao1:auto_generated.data_a[3]
data_a[4] => altsyncram_kao1:auto_generated.data_a[4]
data_a[5] => altsyncram_kao1:auto_generated.data_a[5]
data_a[6] => altsyncram_kao1:auto_generated.data_a[6]
data_a[7] => altsyncram_kao1:auto_generated.data_a[7]
data_a[8] => altsyncram_kao1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kao1:auto_generated.address_a[0]
address_a[1] => altsyncram_kao1:auto_generated.address_a[1]
address_a[2] => altsyncram_kao1:auto_generated.address_a[2]
address_a[3] => altsyncram_kao1:auto_generated.address_a[3]
address_a[4] => altsyncram_kao1:auto_generated.address_a[4]
address_a[5] => altsyncram_kao1:auto_generated.address_a[5]
address_a[6] => altsyncram_kao1:auto_generated.address_a[6]
address_a[7] => altsyncram_kao1:auto_generated.address_a[7]
address_a[8] => altsyncram_kao1:auto_generated.address_a[8]
address_a[9] => altsyncram_kao1:auto_generated.address_a[9]
address_a[10] => altsyncram_kao1:auto_generated.address_a[10]
address_a[11] => altsyncram_kao1:auto_generated.address_a[11]
address_a[12] => altsyncram_kao1:auto_generated.address_a[12]
address_a[13] => altsyncram_kao1:auto_generated.address_a[13]
address_a[14] => altsyncram_kao1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kao1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kao1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kao1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kao1:auto_generated.q_a[2]
q_a[3] <= altsyncram_kao1:auto_generated.q_a[3]
q_a[4] <= altsyncram_kao1:auto_generated.q_a[4]
q_a[5] <= altsyncram_kao1:auto_generated.q_a[5]
q_a[6] <= altsyncram_kao1:auto_generated.q_a[6]
q_a[7] <= altsyncram_kao1:auto_generated.q_a[7]
q_a[8] <= altsyncram_kao1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
q_a[8] <= mux_ofb:mux2.result[8]
wren_a => decode_7la:decode3.enable


|Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|decode_7la:decode3
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|decode_01a:rden_decode
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|mux_ofb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Rhapsody|title:first
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|Rhapsody|title:first|altsyncram:altsyncram_component
wren_a => altsyncram_5fo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5fo1:auto_generated.data_a[0]
data_a[1] => altsyncram_5fo1:auto_generated.data_a[1]
data_a[2] => altsyncram_5fo1:auto_generated.data_a[2]
data_a[3] => altsyncram_5fo1:auto_generated.data_a[3]
data_a[4] => altsyncram_5fo1:auto_generated.data_a[4]
data_a[5] => altsyncram_5fo1:auto_generated.data_a[5]
data_a[6] => altsyncram_5fo1:auto_generated.data_a[6]
data_a[7] => altsyncram_5fo1:auto_generated.data_a[7]
data_a[8] => altsyncram_5fo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5fo1:auto_generated.address_a[0]
address_a[1] => altsyncram_5fo1:auto_generated.address_a[1]
address_a[2] => altsyncram_5fo1:auto_generated.address_a[2]
address_a[3] => altsyncram_5fo1:auto_generated.address_a[3]
address_a[4] => altsyncram_5fo1:auto_generated.address_a[4]
address_a[5] => altsyncram_5fo1:auto_generated.address_a[5]
address_a[6] => altsyncram_5fo1:auto_generated.address_a[6]
address_a[7] => altsyncram_5fo1:auto_generated.address_a[7]
address_a[8] => altsyncram_5fo1:auto_generated.address_a[8]
address_a[9] => altsyncram_5fo1:auto_generated.address_a[9]
address_a[10] => altsyncram_5fo1:auto_generated.address_a[10]
address_a[11] => altsyncram_5fo1:auto_generated.address_a[11]
address_a[12] => altsyncram_5fo1:auto_generated.address_a[12]
address_a[13] => altsyncram_5fo1:auto_generated.address_a[13]
address_a[14] => altsyncram_5fo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5fo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5fo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5fo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5fo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5fo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5fo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5fo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5fo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5fo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5fo1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_a[0] <= mux_ofb:mux2.result[0]
q_a[1] <= mux_ofb:mux2.result[1]
q_a[2] <= mux_ofb:mux2.result[2]
q_a[3] <= mux_ofb:mux2.result[3]
q_a[4] <= mux_ofb:mux2.result[4]
q_a[5] <= mux_ofb:mux2.result[5]
q_a[6] <= mux_ofb:mux2.result[6]
q_a[7] <= mux_ofb:mux2.result[7]
q_a[8] <= mux_ofb:mux2.result[8]
wren_a => decode_7la:decode3.enable


|Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|decode_7la:decode3
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|mux_ofb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Rhapsody|left:left0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|Rhapsody|left:left0|altsyncram:altsyncram_component
wren_a => altsyncram_vuo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vuo1:auto_generated.data_a[0]
data_a[1] => altsyncram_vuo1:auto_generated.data_a[1]
data_a[2] => altsyncram_vuo1:auto_generated.data_a[2]
data_a[3] => altsyncram_vuo1:auto_generated.data_a[3]
data_a[4] => altsyncram_vuo1:auto_generated.data_a[4]
data_a[5] => altsyncram_vuo1:auto_generated.data_a[5]
data_a[6] => altsyncram_vuo1:auto_generated.data_a[6]
data_a[7] => altsyncram_vuo1:auto_generated.data_a[7]
data_a[8] => altsyncram_vuo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vuo1:auto_generated.address_a[0]
address_a[1] => altsyncram_vuo1:auto_generated.address_a[1]
address_a[2] => altsyncram_vuo1:auto_generated.address_a[2]
address_a[3] => altsyncram_vuo1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vuo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vuo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vuo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vuo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vuo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vuo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vuo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vuo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vuo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vuo1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|Rhapsody|middle:middle0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|Rhapsody|middle:middle0|altsyncram:altsyncram_component
wren_a => altsyncram_nuo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nuo1:auto_generated.data_a[0]
data_a[1] => altsyncram_nuo1:auto_generated.data_a[1]
data_a[2] => altsyncram_nuo1:auto_generated.data_a[2]
data_a[3] => altsyncram_nuo1:auto_generated.data_a[3]
data_a[4] => altsyncram_nuo1:auto_generated.data_a[4]
data_a[5] => altsyncram_nuo1:auto_generated.data_a[5]
data_a[6] => altsyncram_nuo1:auto_generated.data_a[6]
data_a[7] => altsyncram_nuo1:auto_generated.data_a[7]
data_a[8] => altsyncram_nuo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nuo1:auto_generated.address_a[0]
address_a[1] => altsyncram_nuo1:auto_generated.address_a[1]
address_a[2] => altsyncram_nuo1:auto_generated.address_a[2]
address_a[3] => altsyncram_nuo1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nuo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nuo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nuo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nuo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nuo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nuo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nuo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nuo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nuo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nuo1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|Rhapsody|right:right0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|Rhapsody|right:right0|altsyncram:altsyncram_component
wren_a => altsyncram_ouo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ouo1:auto_generated.data_a[0]
data_a[1] => altsyncram_ouo1:auto_generated.data_a[1]
data_a[2] => altsyncram_ouo1:auto_generated.data_a[2]
data_a[3] => altsyncram_ouo1:auto_generated.data_a[3]
data_a[4] => altsyncram_ouo1:auto_generated.data_a[4]
data_a[5] => altsyncram_ouo1:auto_generated.data_a[5]
data_a[6] => altsyncram_ouo1:auto_generated.data_a[6]
data_a[7] => altsyncram_ouo1:auto_generated.data_a[7]
data_a[8] => altsyncram_ouo1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ouo1:auto_generated.address_a[0]
address_a[1] => altsyncram_ouo1:auto_generated.address_a[1]
address_a[2] => altsyncram_ouo1:auto_generated.address_a[2]
address_a[3] => altsyncram_ouo1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ouo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ouo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ouo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ouo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ouo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ouo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ouo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ouo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ouo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ouo1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|Rhapsody|music:mu0
CLOCK_50 => CLOCK_50.IN6
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => _.IN1
KEY[2] => _.IN1
KEY[3] => ~NO_FANOUT~
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
FPGA_I2C_SDAT <> avconf_audio:avc.FPGA_I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
FPGA_I2C_SCLK <= avconf_audio:avc.FPGA_I2C_SCLK
SW[0] => Mux0.IN1
SW[0] => Mux1.IN1
SW[0] => Mux2.IN1
SW[0] => Mux3.IN1
SW[0] => Mux4.IN1
SW[0] => Mux5.IN1
SW[1] => Mux0.IN0
SW[1] => Mux1.IN0
SW[1] => Mux2.IN0
SW[1] => Mux3.IN0
SW[1] => Mux4.IN0
SW[1] => Mux5.IN0
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= address01[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= address01[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= address01[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= address01[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= address01[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= address01[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= address01[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= address01[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= address01[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= address01[14].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData00:w0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component
wren_a => altsyncram_v0o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v0o1:auto_generated.data_a[0]
data_a[1] => altsyncram_v0o1:auto_generated.data_a[1]
data_a[2] => altsyncram_v0o1:auto_generated.data_a[2]
data_a[3] => altsyncram_v0o1:auto_generated.data_a[3]
data_a[4] => altsyncram_v0o1:auto_generated.data_a[4]
data_a[5] => altsyncram_v0o1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v0o1:auto_generated.address_a[0]
address_a[1] => altsyncram_v0o1:auto_generated.address_a[1]
address_a[2] => altsyncram_v0o1:auto_generated.address_a[2]
address_a[3] => altsyncram_v0o1:auto_generated.address_a[3]
address_a[4] => altsyncram_v0o1:auto_generated.address_a[4]
address_a[5] => altsyncram_v0o1:auto_generated.address_a[5]
address_a[6] => altsyncram_v0o1:auto_generated.address_a[6]
address_a[7] => altsyncram_v0o1:auto_generated.address_a[7]
address_a[8] => altsyncram_v0o1:auto_generated.address_a[8]
address_a[9] => altsyncram_v0o1:auto_generated.address_a[9]
address_a[10] => altsyncram_v0o1:auto_generated.address_a[10]
address_a[11] => altsyncram_v0o1:auto_generated.address_a[11]
address_a[12] => altsyncram_v0o1:auto_generated.address_a[12]
address_a[13] => altsyncram_v0o1:auto_generated.address_a[13]
address_a[14] => altsyncram_v0o1:auto_generated.address_a[14]
address_a[15] => altsyncram_v0o1:auto_generated.address_a[15]
address_a[16] => altsyncram_v0o1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v0o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v0o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v0o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_v0o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_v0o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_v0o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_v0o1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_oma:decode3.data[0]
address_a[13] => decode_h2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_oma:decode3.data[1]
address_a[14] => decode_h2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_oma:decode3.data[2]
address_a[15] => decode_h2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_oma:decode3.data[3]
address_a[16] => decode_h2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
q_a[0] <= mux_6hb:mux2.result[0]
q_a[1] <= mux_6hb:mux2.result[1]
q_a[2] <= mux_6hb:mux2.result[2]
q_a[3] <= mux_6hb:mux2.result[3]
q_a[4] <= mux_6hb:mux2.result[4]
q_a[5] <= mux_6hb:mux2.result[5]
wren_a => decode_oma:decode3.enable


|Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|decode_oma:decode3
data[0] => w_anode464w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode521w[1].IN1
data[0] => w_anode531w[1].IN0
data[0] => w_anode541w[1].IN1
data[0] => w_anode560w[1].IN0
data[0] => w_anode571w[1].IN1
data[0] => w_anode581w[1].IN0
data[0] => w_anode591w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode611w[1].IN1
data[0] => w_anode621w[1].IN0
data[0] => w_anode631w[1].IN1
data[1] => w_anode464w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode521w[2].IN0
data[1] => w_anode531w[2].IN1
data[1] => w_anode541w[2].IN1
data[1] => w_anode560w[2].IN0
data[1] => w_anode571w[2].IN0
data[1] => w_anode581w[2].IN1
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN1
data[1] => w_anode631w[2].IN1
data[2] => w_anode464w[3].IN0
data[2] => w_anode481w[3].IN0
data[2] => w_anode491w[3].IN0
data[2] => w_anode501w[3].IN0
data[2] => w_anode511w[3].IN1
data[2] => w_anode521w[3].IN1
data[2] => w_anode531w[3].IN1
data[2] => w_anode541w[3].IN1
data[2] => w_anode560w[3].IN0
data[2] => w_anode571w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN1
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[3] => w_anode455w[1].IN0
data[3] => w_anode553w[1].IN1
enable => w_anode455w[1].IN0
enable => w_anode553w[1].IN0
eq[0] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode521w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|decode_h2a:rden_decode
data[0] => w_anode646w[1].IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode673w[1].IN0
data[0] => w_anode683w[1].IN1
data[0] => w_anode693w[1].IN0
data[0] => w_anode703w[1].IN1
data[0] => w_anode713w[1].IN0
data[0] => w_anode723w[1].IN1
data[0] => w_anode733w[1].IN0
data[0] => w_anode744w[1].IN1
data[0] => w_anode754w[1].IN0
data[0] => w_anode764w[1].IN1
data[0] => w_anode774w[1].IN0
data[0] => w_anode784w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode804w[1].IN1
data[1] => w_anode646w[2].IN0
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN1
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN0
data[1] => w_anode703w[2].IN0
data[1] => w_anode713w[2].IN1
data[1] => w_anode723w[2].IN1
data[1] => w_anode733w[2].IN0
data[1] => w_anode744w[2].IN0
data[1] => w_anode754w[2].IN1
data[1] => w_anode764w[2].IN1
data[1] => w_anode774w[2].IN0
data[1] => w_anode784w[2].IN0
data[1] => w_anode794w[2].IN1
data[1] => w_anode804w[2].IN1
data[2] => w_anode646w[3].IN0
data[2] => w_anode663w[3].IN0
data[2] => w_anode673w[3].IN0
data[2] => w_anode683w[3].IN0
data[2] => w_anode693w[3].IN1
data[2] => w_anode703w[3].IN1
data[2] => w_anode713w[3].IN1
data[2] => w_anode723w[3].IN1
data[2] => w_anode733w[3].IN0
data[2] => w_anode744w[3].IN0
data[2] => w_anode754w[3].IN0
data[2] => w_anode764w[3].IN0
data[2] => w_anode774w[3].IN1
data[2] => w_anode784w[3].IN1
data[2] => w_anode794w[3].IN1
data[2] => w_anode804w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode733w[1].IN0
data[3] => w_anode744w[1].IN0
data[3] => w_anode754w[1].IN0
data[3] => w_anode764w[1].IN0
data[3] => w_anode774w[1].IN0
data[3] => w_anode784w[1].IN0
data[3] => w_anode794w[1].IN0
data[3] => w_anode804w[1].IN0
eq[0] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode703w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode744w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode754w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|mux_6hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
data[60] => l1_w0_n5_mux_dataout.IN1
data[61] => l1_w1_n5_mux_dataout.IN1
data[62] => l1_w2_n5_mux_dataout.IN1
data[63] => l1_w3_n5_mux_dataout.IN1
data[64] => l1_w4_n5_mux_dataout.IN1
data[65] => l1_w5_n5_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|Rhapsody|music:mu0|waveData01:w1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component
wren_a => altsyncram_01o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_01o1:auto_generated.data_a[0]
data_a[1] => altsyncram_01o1:auto_generated.data_a[1]
data_a[2] => altsyncram_01o1:auto_generated.data_a[2]
data_a[3] => altsyncram_01o1:auto_generated.data_a[3]
data_a[4] => altsyncram_01o1:auto_generated.data_a[4]
data_a[5] => altsyncram_01o1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_01o1:auto_generated.address_a[0]
address_a[1] => altsyncram_01o1:auto_generated.address_a[1]
address_a[2] => altsyncram_01o1:auto_generated.address_a[2]
address_a[3] => altsyncram_01o1:auto_generated.address_a[3]
address_a[4] => altsyncram_01o1:auto_generated.address_a[4]
address_a[5] => altsyncram_01o1:auto_generated.address_a[5]
address_a[6] => altsyncram_01o1:auto_generated.address_a[6]
address_a[7] => altsyncram_01o1:auto_generated.address_a[7]
address_a[8] => altsyncram_01o1:auto_generated.address_a[8]
address_a[9] => altsyncram_01o1:auto_generated.address_a[9]
address_a[10] => altsyncram_01o1:auto_generated.address_a[10]
address_a[11] => altsyncram_01o1:auto_generated.address_a[11]
address_a[12] => altsyncram_01o1:auto_generated.address_a[12]
address_a[13] => altsyncram_01o1:auto_generated.address_a[13]
address_a[14] => altsyncram_01o1:auto_generated.address_a[14]
address_a[15] => altsyncram_01o1:auto_generated.address_a[15]
address_a[16] => altsyncram_01o1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_01o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_01o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_01o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_01o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_01o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_01o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_01o1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_oma:decode3.data[0]
address_a[13] => decode_h2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_oma:decode3.data[1]
address_a[14] => decode_h2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_oma:decode3.data[2]
address_a[15] => decode_h2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_oma:decode3.data[3]
address_a[16] => decode_h2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
q_a[0] <= mux_6hb:mux2.result[0]
q_a[1] <= mux_6hb:mux2.result[1]
q_a[2] <= mux_6hb:mux2.result[2]
q_a[3] <= mux_6hb:mux2.result[3]
q_a[4] <= mux_6hb:mux2.result[4]
q_a[5] <= mux_6hb:mux2.result[5]
wren_a => decode_oma:decode3.enable


|Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated|decode_oma:decode3
data[0] => w_anode464w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode521w[1].IN1
data[0] => w_anode531w[1].IN0
data[0] => w_anode541w[1].IN1
data[0] => w_anode560w[1].IN0
data[0] => w_anode571w[1].IN1
data[0] => w_anode581w[1].IN0
data[0] => w_anode591w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode611w[1].IN1
data[0] => w_anode621w[1].IN0
data[0] => w_anode631w[1].IN1
data[1] => w_anode464w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode521w[2].IN0
data[1] => w_anode531w[2].IN1
data[1] => w_anode541w[2].IN1
data[1] => w_anode560w[2].IN0
data[1] => w_anode571w[2].IN0
data[1] => w_anode581w[2].IN1
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN1
data[1] => w_anode631w[2].IN1
data[2] => w_anode464w[3].IN0
data[2] => w_anode481w[3].IN0
data[2] => w_anode491w[3].IN0
data[2] => w_anode501w[3].IN0
data[2] => w_anode511w[3].IN1
data[2] => w_anode521w[3].IN1
data[2] => w_anode531w[3].IN1
data[2] => w_anode541w[3].IN1
data[2] => w_anode560w[3].IN0
data[2] => w_anode571w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN1
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[3] => w_anode455w[1].IN0
data[3] => w_anode553w[1].IN1
enable => w_anode455w[1].IN0
enable => w_anode553w[1].IN0
eq[0] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode521w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated|decode_h2a:rden_decode
data[0] => w_anode646w[1].IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode673w[1].IN0
data[0] => w_anode683w[1].IN1
data[0] => w_anode693w[1].IN0
data[0] => w_anode703w[1].IN1
data[0] => w_anode713w[1].IN0
data[0] => w_anode723w[1].IN1
data[0] => w_anode733w[1].IN0
data[0] => w_anode744w[1].IN1
data[0] => w_anode754w[1].IN0
data[0] => w_anode764w[1].IN1
data[0] => w_anode774w[1].IN0
data[0] => w_anode784w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode804w[1].IN1
data[1] => w_anode646w[2].IN0
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN1
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN0
data[1] => w_anode703w[2].IN0
data[1] => w_anode713w[2].IN1
data[1] => w_anode723w[2].IN1
data[1] => w_anode733w[2].IN0
data[1] => w_anode744w[2].IN0
data[1] => w_anode754w[2].IN1
data[1] => w_anode764w[2].IN1
data[1] => w_anode774w[2].IN0
data[1] => w_anode784w[2].IN0
data[1] => w_anode794w[2].IN1
data[1] => w_anode804w[2].IN1
data[2] => w_anode646w[3].IN0
data[2] => w_anode663w[3].IN0
data[2] => w_anode673w[3].IN0
data[2] => w_anode683w[3].IN0
data[2] => w_anode693w[3].IN1
data[2] => w_anode703w[3].IN1
data[2] => w_anode713w[3].IN1
data[2] => w_anode723w[3].IN1
data[2] => w_anode733w[3].IN0
data[2] => w_anode744w[3].IN0
data[2] => w_anode754w[3].IN0
data[2] => w_anode764w[3].IN0
data[2] => w_anode774w[3].IN1
data[2] => w_anode784w[3].IN1
data[2] => w_anode794w[3].IN1
data[2] => w_anode804w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode733w[1].IN0
data[3] => w_anode744w[1].IN0
data[3] => w_anode754w[1].IN0
data[3] => w_anode764w[1].IN0
data[3] => w_anode774w[1].IN0
data[3] => w_anode784w[1].IN0
data[3] => w_anode794w[1].IN0
data[3] => w_anode804w[1].IN0
eq[0] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode703w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode744w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode754w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated|mux_6hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
data[60] => l1_w0_n5_mux_dataout.IN1
data[61] => l1_w1_n5_mux_dataout.IN1
data[62] => l1_w2_n5_mux_dataout.IN1
data[63] => l1_w3_n5_mux_dataout.IN1
data[64] => l1_w4_n5_mux_dataout.IN1
data[65] => l1_w5_n5_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|Rhapsody|music:mu0|waveData10:w2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component
wren_a => altsyncram_11o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_11o1:auto_generated.data_a[0]
data_a[1] => altsyncram_11o1:auto_generated.data_a[1]
data_a[2] => altsyncram_11o1:auto_generated.data_a[2]
data_a[3] => altsyncram_11o1:auto_generated.data_a[3]
data_a[4] => altsyncram_11o1:auto_generated.data_a[4]
data_a[5] => altsyncram_11o1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_11o1:auto_generated.address_a[0]
address_a[1] => altsyncram_11o1:auto_generated.address_a[1]
address_a[2] => altsyncram_11o1:auto_generated.address_a[2]
address_a[3] => altsyncram_11o1:auto_generated.address_a[3]
address_a[4] => altsyncram_11o1:auto_generated.address_a[4]
address_a[5] => altsyncram_11o1:auto_generated.address_a[5]
address_a[6] => altsyncram_11o1:auto_generated.address_a[6]
address_a[7] => altsyncram_11o1:auto_generated.address_a[7]
address_a[8] => altsyncram_11o1:auto_generated.address_a[8]
address_a[9] => altsyncram_11o1:auto_generated.address_a[9]
address_a[10] => altsyncram_11o1:auto_generated.address_a[10]
address_a[11] => altsyncram_11o1:auto_generated.address_a[11]
address_a[12] => altsyncram_11o1:auto_generated.address_a[12]
address_a[13] => altsyncram_11o1:auto_generated.address_a[13]
address_a[14] => altsyncram_11o1:auto_generated.address_a[14]
address_a[15] => altsyncram_11o1:auto_generated.address_a[15]
address_a[16] => altsyncram_11o1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_11o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_11o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_11o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_11o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_11o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_11o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_11o1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_oma:decode3.data[0]
address_a[13] => decode_h2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_oma:decode3.data[1]
address_a[14] => decode_h2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_oma:decode3.data[2]
address_a[15] => decode_h2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_oma:decode3.data[3]
address_a[16] => decode_h2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
q_a[0] <= mux_6hb:mux2.result[0]
q_a[1] <= mux_6hb:mux2.result[1]
q_a[2] <= mux_6hb:mux2.result[2]
q_a[3] <= mux_6hb:mux2.result[3]
q_a[4] <= mux_6hb:mux2.result[4]
q_a[5] <= mux_6hb:mux2.result[5]
wren_a => decode_oma:decode3.enable


|Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|decode_oma:decode3
data[0] => w_anode464w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode521w[1].IN1
data[0] => w_anode531w[1].IN0
data[0] => w_anode541w[1].IN1
data[0] => w_anode560w[1].IN0
data[0] => w_anode571w[1].IN1
data[0] => w_anode581w[1].IN0
data[0] => w_anode591w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode611w[1].IN1
data[0] => w_anode621w[1].IN0
data[0] => w_anode631w[1].IN1
data[1] => w_anode464w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode521w[2].IN0
data[1] => w_anode531w[2].IN1
data[1] => w_anode541w[2].IN1
data[1] => w_anode560w[2].IN0
data[1] => w_anode571w[2].IN0
data[1] => w_anode581w[2].IN1
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN1
data[1] => w_anode631w[2].IN1
data[2] => w_anode464w[3].IN0
data[2] => w_anode481w[3].IN0
data[2] => w_anode491w[3].IN0
data[2] => w_anode501w[3].IN0
data[2] => w_anode511w[3].IN1
data[2] => w_anode521w[3].IN1
data[2] => w_anode531w[3].IN1
data[2] => w_anode541w[3].IN1
data[2] => w_anode560w[3].IN0
data[2] => w_anode571w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN1
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[3] => w_anode455w[1].IN0
data[3] => w_anode553w[1].IN1
enable => w_anode455w[1].IN0
enable => w_anode553w[1].IN0
eq[0] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode521w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|decode_h2a:rden_decode
data[0] => w_anode646w[1].IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode673w[1].IN0
data[0] => w_anode683w[1].IN1
data[0] => w_anode693w[1].IN0
data[0] => w_anode703w[1].IN1
data[0] => w_anode713w[1].IN0
data[0] => w_anode723w[1].IN1
data[0] => w_anode733w[1].IN0
data[0] => w_anode744w[1].IN1
data[0] => w_anode754w[1].IN0
data[0] => w_anode764w[1].IN1
data[0] => w_anode774w[1].IN0
data[0] => w_anode784w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode804w[1].IN1
data[1] => w_anode646w[2].IN0
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN1
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN0
data[1] => w_anode703w[2].IN0
data[1] => w_anode713w[2].IN1
data[1] => w_anode723w[2].IN1
data[1] => w_anode733w[2].IN0
data[1] => w_anode744w[2].IN0
data[1] => w_anode754w[2].IN1
data[1] => w_anode764w[2].IN1
data[1] => w_anode774w[2].IN0
data[1] => w_anode784w[2].IN0
data[1] => w_anode794w[2].IN1
data[1] => w_anode804w[2].IN1
data[2] => w_anode646w[3].IN0
data[2] => w_anode663w[3].IN0
data[2] => w_anode673w[3].IN0
data[2] => w_anode683w[3].IN0
data[2] => w_anode693w[3].IN1
data[2] => w_anode703w[3].IN1
data[2] => w_anode713w[3].IN1
data[2] => w_anode723w[3].IN1
data[2] => w_anode733w[3].IN0
data[2] => w_anode744w[3].IN0
data[2] => w_anode754w[3].IN0
data[2] => w_anode764w[3].IN0
data[2] => w_anode774w[3].IN1
data[2] => w_anode784w[3].IN1
data[2] => w_anode794w[3].IN1
data[2] => w_anode804w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode733w[1].IN0
data[3] => w_anode744w[1].IN0
data[3] => w_anode754w[1].IN0
data[3] => w_anode764w[1].IN0
data[3] => w_anode774w[1].IN0
data[3] => w_anode784w[1].IN0
data[3] => w_anode794w[1].IN0
data[3] => w_anode804w[1].IN0
eq[0] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode703w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode744w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode754w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|mux_6hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
data[60] => l1_w0_n5_mux_dataout.IN1
data[61] => l1_w1_n5_mux_dataout.IN1
data[62] => l1_w2_n5_mux_dataout.IN1
data[63] => l1_w3_n5_mux_dataout.IN1
data[64] => l1_w4_n5_mux_dataout.IN1
data[65] => l1_w5_n5_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|Rhapsody|music:mu0|waveData11:w3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component
wren_a => altsyncram_21o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_21o1:auto_generated.data_a[0]
data_a[1] => altsyncram_21o1:auto_generated.data_a[1]
data_a[2] => altsyncram_21o1:auto_generated.data_a[2]
data_a[3] => altsyncram_21o1:auto_generated.data_a[3]
data_a[4] => altsyncram_21o1:auto_generated.data_a[4]
data_a[5] => altsyncram_21o1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_21o1:auto_generated.address_a[0]
address_a[1] => altsyncram_21o1:auto_generated.address_a[1]
address_a[2] => altsyncram_21o1:auto_generated.address_a[2]
address_a[3] => altsyncram_21o1:auto_generated.address_a[3]
address_a[4] => altsyncram_21o1:auto_generated.address_a[4]
address_a[5] => altsyncram_21o1:auto_generated.address_a[5]
address_a[6] => altsyncram_21o1:auto_generated.address_a[6]
address_a[7] => altsyncram_21o1:auto_generated.address_a[7]
address_a[8] => altsyncram_21o1:auto_generated.address_a[8]
address_a[9] => altsyncram_21o1:auto_generated.address_a[9]
address_a[10] => altsyncram_21o1:auto_generated.address_a[10]
address_a[11] => altsyncram_21o1:auto_generated.address_a[11]
address_a[12] => altsyncram_21o1:auto_generated.address_a[12]
address_a[13] => altsyncram_21o1:auto_generated.address_a[13]
address_a[14] => altsyncram_21o1:auto_generated.address_a[14]
address_a[15] => altsyncram_21o1:auto_generated.address_a[15]
address_a[16] => altsyncram_21o1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_21o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_21o1:auto_generated.q_a[0]
q_a[1] <= altsyncram_21o1:auto_generated.q_a[1]
q_a[2] <= altsyncram_21o1:auto_generated.q_a[2]
q_a[3] <= altsyncram_21o1:auto_generated.q_a[3]
q_a[4] <= altsyncram_21o1:auto_generated.q_a[4]
q_a[5] <= altsyncram_21o1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_oma:decode3.data[0]
address_a[13] => decode_h2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_oma:decode3.data[1]
address_a[14] => decode_h2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_oma:decode3.data[2]
address_a[15] => decode_h2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_oma:decode3.data[3]
address_a[16] => decode_h2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a42.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a54.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a31.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a43.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a55.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a32.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a44.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a56.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a9.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a33.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a45.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a57.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a10.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a34.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a46.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a58.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a11.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a35.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a47.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a59.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
q_a[0] <= mux_6hb:mux2.result[0]
q_a[1] <= mux_6hb:mux2.result[1]
q_a[2] <= mux_6hb:mux2.result[2]
q_a[3] <= mux_6hb:mux2.result[3]
q_a[4] <= mux_6hb:mux2.result[4]
q_a[5] <= mux_6hb:mux2.result[5]
wren_a => decode_oma:decode3.enable


|Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|decode_oma:decode3
data[0] => w_anode464w[1].IN0
data[0] => w_anode481w[1].IN1
data[0] => w_anode491w[1].IN0
data[0] => w_anode501w[1].IN1
data[0] => w_anode511w[1].IN0
data[0] => w_anode521w[1].IN1
data[0] => w_anode531w[1].IN0
data[0] => w_anode541w[1].IN1
data[0] => w_anode560w[1].IN0
data[0] => w_anode571w[1].IN1
data[0] => w_anode581w[1].IN0
data[0] => w_anode591w[1].IN1
data[0] => w_anode601w[1].IN0
data[0] => w_anode611w[1].IN1
data[0] => w_anode621w[1].IN0
data[0] => w_anode631w[1].IN1
data[1] => w_anode464w[2].IN0
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN1
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN0
data[1] => w_anode521w[2].IN0
data[1] => w_anode531w[2].IN1
data[1] => w_anode541w[2].IN1
data[1] => w_anode560w[2].IN0
data[1] => w_anode571w[2].IN0
data[1] => w_anode581w[2].IN1
data[1] => w_anode591w[2].IN1
data[1] => w_anode601w[2].IN0
data[1] => w_anode611w[2].IN0
data[1] => w_anode621w[2].IN1
data[1] => w_anode631w[2].IN1
data[2] => w_anode464w[3].IN0
data[2] => w_anode481w[3].IN0
data[2] => w_anode491w[3].IN0
data[2] => w_anode501w[3].IN0
data[2] => w_anode511w[3].IN1
data[2] => w_anode521w[3].IN1
data[2] => w_anode531w[3].IN1
data[2] => w_anode541w[3].IN1
data[2] => w_anode560w[3].IN0
data[2] => w_anode571w[3].IN0
data[2] => w_anode581w[3].IN0
data[2] => w_anode591w[3].IN0
data[2] => w_anode601w[3].IN1
data[2] => w_anode611w[3].IN1
data[2] => w_anode621w[3].IN1
data[2] => w_anode631w[3].IN1
data[3] => w_anode455w[1].IN0
data[3] => w_anode553w[1].IN1
enable => w_anode455w[1].IN0
enable => w_anode553w[1].IN0
eq[0] <= w_anode464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode521w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode531w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode541w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode560w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode571w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode581w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|decode_h2a:rden_decode
data[0] => w_anode646w[1].IN0
data[0] => w_anode663w[1].IN1
data[0] => w_anode673w[1].IN0
data[0] => w_anode683w[1].IN1
data[0] => w_anode693w[1].IN0
data[0] => w_anode703w[1].IN1
data[0] => w_anode713w[1].IN0
data[0] => w_anode723w[1].IN1
data[0] => w_anode733w[1].IN0
data[0] => w_anode744w[1].IN1
data[0] => w_anode754w[1].IN0
data[0] => w_anode764w[1].IN1
data[0] => w_anode774w[1].IN0
data[0] => w_anode784w[1].IN1
data[0] => w_anode794w[1].IN0
data[0] => w_anode804w[1].IN1
data[1] => w_anode646w[2].IN0
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN1
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN0
data[1] => w_anode703w[2].IN0
data[1] => w_anode713w[2].IN1
data[1] => w_anode723w[2].IN1
data[1] => w_anode733w[2].IN0
data[1] => w_anode744w[2].IN0
data[1] => w_anode754w[2].IN1
data[1] => w_anode764w[2].IN1
data[1] => w_anode774w[2].IN0
data[1] => w_anode784w[2].IN0
data[1] => w_anode794w[2].IN1
data[1] => w_anode804w[2].IN1
data[2] => w_anode646w[3].IN0
data[2] => w_anode663w[3].IN0
data[2] => w_anode673w[3].IN0
data[2] => w_anode683w[3].IN0
data[2] => w_anode693w[3].IN1
data[2] => w_anode703w[3].IN1
data[2] => w_anode713w[3].IN1
data[2] => w_anode723w[3].IN1
data[2] => w_anode733w[3].IN0
data[2] => w_anode744w[3].IN0
data[2] => w_anode754w[3].IN0
data[2] => w_anode764w[3].IN0
data[2] => w_anode774w[3].IN1
data[2] => w_anode784w[3].IN1
data[2] => w_anode794w[3].IN1
data[2] => w_anode804w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode733w[1].IN0
data[3] => w_anode744w[1].IN0
data[3] => w_anode754w[1].IN0
data[3] => w_anode764w[1].IN0
data[3] => w_anode774w[1].IN0
data[3] => w_anode784w[1].IN0
data[3] => w_anode794w[1].IN0
data[3] => w_anode804w[1].IN0
eq[0] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode703w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode744w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode754w[3].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|mux_6hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w0_n0_mux_dataout.IN1
data[7] => l1_w1_n0_mux_dataout.IN1
data[8] => l1_w2_n0_mux_dataout.IN1
data[9] => l1_w3_n0_mux_dataout.IN1
data[10] => l1_w4_n0_mux_dataout.IN1
data[11] => l1_w5_n0_mux_dataout.IN1
data[12] => l1_w0_n1_mux_dataout.IN1
data[13] => l1_w1_n1_mux_dataout.IN1
data[14] => l1_w2_n1_mux_dataout.IN1
data[15] => l1_w3_n1_mux_dataout.IN1
data[16] => l1_w4_n1_mux_dataout.IN1
data[17] => l1_w5_n1_mux_dataout.IN1
data[18] => l1_w0_n1_mux_dataout.IN1
data[19] => l1_w1_n1_mux_dataout.IN1
data[20] => l1_w2_n1_mux_dataout.IN1
data[21] => l1_w3_n1_mux_dataout.IN1
data[22] => l1_w4_n1_mux_dataout.IN1
data[23] => l1_w5_n1_mux_dataout.IN1
data[24] => l1_w0_n2_mux_dataout.IN1
data[25] => l1_w1_n2_mux_dataout.IN1
data[26] => l1_w2_n2_mux_dataout.IN1
data[27] => l1_w3_n2_mux_dataout.IN1
data[28] => l1_w4_n2_mux_dataout.IN1
data[29] => l1_w5_n2_mux_dataout.IN1
data[30] => l1_w0_n2_mux_dataout.IN1
data[31] => l1_w1_n2_mux_dataout.IN1
data[32] => l1_w2_n2_mux_dataout.IN1
data[33] => l1_w3_n2_mux_dataout.IN1
data[34] => l1_w4_n2_mux_dataout.IN1
data[35] => l1_w5_n2_mux_dataout.IN1
data[36] => l1_w0_n3_mux_dataout.IN1
data[37] => l1_w1_n3_mux_dataout.IN1
data[38] => l1_w2_n3_mux_dataout.IN1
data[39] => l1_w3_n3_mux_dataout.IN1
data[40] => l1_w4_n3_mux_dataout.IN1
data[41] => l1_w5_n3_mux_dataout.IN1
data[42] => l1_w0_n3_mux_dataout.IN1
data[43] => l1_w1_n3_mux_dataout.IN1
data[44] => l1_w2_n3_mux_dataout.IN1
data[45] => l1_w3_n3_mux_dataout.IN1
data[46] => l1_w4_n3_mux_dataout.IN1
data[47] => l1_w5_n3_mux_dataout.IN1
data[48] => l1_w0_n4_mux_dataout.IN1
data[49] => l1_w1_n4_mux_dataout.IN1
data[50] => l1_w2_n4_mux_dataout.IN1
data[51] => l1_w3_n4_mux_dataout.IN1
data[52] => l1_w4_n4_mux_dataout.IN1
data[53] => l1_w5_n4_mux_dataout.IN1
data[54] => l1_w0_n4_mux_dataout.IN1
data[55] => l1_w1_n4_mux_dataout.IN1
data[56] => l1_w2_n4_mux_dataout.IN1
data[57] => l1_w3_n4_mux_dataout.IN1
data[58] => l1_w4_n4_mux_dataout.IN1
data[59] => l1_w5_n4_mux_dataout.IN1
data[60] => l1_w0_n5_mux_dataout.IN1
data[61] => l1_w1_n5_mux_dataout.IN1
data[62] => l1_w2_n5_mux_dataout.IN1
data[63] => l1_w3_n5_mux_dataout.IN1
data[64] => l1_w4_n5_mux_dataout.IN1
data[65] => l1_w5_n5_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => Audio_Clock_altpll:auto_generated.inclk[0]
inclk[1] => Audio_Clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Audio_Clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Audio_Clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Rhapsody|music:mu0|avconf_audio:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
FPGA_I2C_SCLK <= I2C_Controller_audio:u0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> I2C_Controller_audio:u0.FPGA_I2C_SDAT


|Rhapsody|music:mu0|avconf_audio:avc|I2C_Controller_audio:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
FPGA_I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SDAT <> FPGA_I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|keyboard:PS2_key
CLOCK_50 => CLOCK_50.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
HEX4[0] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[1] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[2] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[3] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[4] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[5] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX4[6] <= Hexadecimal_To_Seven_Segment:Segment0.seven_seg_display
HEX5[0] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[1] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[2] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[3] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[4] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[5] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
HEX5[6] <= Hexadecimal_To_Seven_Segment:Segment1.seven_seg_display
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|keyboard:PS2_key|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|keyboard:PS2_key|Hexadecimal_To_Seven_Segment:Segment0
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|keyboard:PS2_key|Hexadecimal_To_Seven_Segment:Segment1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|Rhapsody|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_78m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_78m1:auto_generated.data_a[0]
data_a[1] => altsyncram_78m1:auto_generated.data_a[1]
data_a[2] => altsyncram_78m1:auto_generated.data_a[2]
data_a[3] => altsyncram_78m1:auto_generated.data_a[3]
data_a[4] => altsyncram_78m1:auto_generated.data_a[4]
data_a[5] => altsyncram_78m1:auto_generated.data_a[5]
data_a[6] => altsyncram_78m1:auto_generated.data_a[6]
data_a[7] => altsyncram_78m1:auto_generated.data_a[7]
data_a[8] => altsyncram_78m1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_78m1:auto_generated.address_a[0]
address_a[1] => altsyncram_78m1:auto_generated.address_a[1]
address_a[2] => altsyncram_78m1:auto_generated.address_a[2]
address_a[3] => altsyncram_78m1:auto_generated.address_a[3]
address_a[4] => altsyncram_78m1:auto_generated.address_a[4]
address_a[5] => altsyncram_78m1:auto_generated.address_a[5]
address_a[6] => altsyncram_78m1:auto_generated.address_a[6]
address_a[7] => altsyncram_78m1:auto_generated.address_a[7]
address_a[8] => altsyncram_78m1:auto_generated.address_a[8]
address_a[9] => altsyncram_78m1:auto_generated.address_a[9]
address_a[10] => altsyncram_78m1:auto_generated.address_a[10]
address_a[11] => altsyncram_78m1:auto_generated.address_a[11]
address_a[12] => altsyncram_78m1:auto_generated.address_a[12]
address_a[13] => altsyncram_78m1:auto_generated.address_a[13]
address_a[14] => altsyncram_78m1:auto_generated.address_a[14]
address_b[0] => altsyncram_78m1:auto_generated.address_b[0]
address_b[1] => altsyncram_78m1:auto_generated.address_b[1]
address_b[2] => altsyncram_78m1:auto_generated.address_b[2]
address_b[3] => altsyncram_78m1:auto_generated.address_b[3]
address_b[4] => altsyncram_78m1:auto_generated.address_b[4]
address_b[5] => altsyncram_78m1:auto_generated.address_b[5]
address_b[6] => altsyncram_78m1:auto_generated.address_b[6]
address_b[7] => altsyncram_78m1:auto_generated.address_b[7]
address_b[8] => altsyncram_78m1:auto_generated.address_b[8]
address_b[9] => altsyncram_78m1:auto_generated.address_b[9]
address_b[10] => altsyncram_78m1:auto_generated.address_b[10]
address_b[11] => altsyncram_78m1:auto_generated.address_b[11]
address_b[12] => altsyncram_78m1:auto_generated.address_b[12]
address_b[13] => altsyncram_78m1:auto_generated.address_b[13]
address_b[14] => altsyncram_78m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_78m1:auto_generated.clock0
clock1 => altsyncram_78m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_78m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_78m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_78m1:auto_generated.q_b[2]
q_b[3] <= altsyncram_78m1:auto_generated.q_b[3]
q_b[4] <= altsyncram_78m1:auto_generated.q_b[4]
q_b[5] <= altsyncram_78m1:auto_generated.q_b[5]
q_b[6] <= altsyncram_78m1:auto_generated.q_b[6]
q_b[7] <= altsyncram_78m1:auto_generated.q_b[7]
q_b[8] <= altsyncram_78m1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_b[0] <= mux_ofb:mux3.result[0]
q_b[1] <= mux_ofb:mux3.result[1]
q_b[2] <= mux_ofb:mux3.result[2]
q_b[3] <= mux_ofb:mux3.result[3]
q_b[4] <= mux_ofb:mux3.result[4]
q_b[5] <= mux_ofb:mux3.result[5]
q_b[6] <= mux_ofb:mux3.result[6]
q_b[7] <= mux_ofb:mux3.result[7]
q_b[8] <= mux_ofb:mux3.result[8]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_7la:decode2
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|mux_ofb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|Rhapsody|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|Rhapsody|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Rhapsody|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Rhapsody|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[1] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[8].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[2] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_B[9].DATAIN
pixel_colour[2] => VGA_B[6].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[4].DATAIN
pixel_colour[4] => VGA_G[2].DATAIN
pixel_colour[4] => VGA_G[8].DATAIN
pixel_colour[4] => VGA_G[5].DATAIN
pixel_colour[5] => VGA_G[3].DATAIN
pixel_colour[5] => VGA_G[9].DATAIN
pixel_colour[5] => VGA_G[6].DATAIN
pixel_colour[6] => VGA_R[1].DATAIN
pixel_colour[6] => VGA_R[7].DATAIN
pixel_colour[6] => VGA_R[4].DATAIN
pixel_colour[7] => VGA_R[2].DATAIN
pixel_colour[7] => VGA_R[8].DATAIN
pixel_colour[7] => VGA_R[5].DATAIN
pixel_colour[8] => VGA_R[3].DATAIN
pixel_colour[8] => VGA_R[9].DATAIN
pixel_colour[8] => VGA_R[6].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|Rhapsody|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


