<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCR_EL0, Performance Monitors Control Register</h1><p>The PMCR_EL0 characteristics are:</p><h2>Purpose</h2>
          <p>Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Configuration</h2><p>AArch64 System register PMCR_EL0
                is architecturally mapped to
              AArch32 System register <a href="AArch32-pmcr.html">PMCR</a>.
          </p><p>AArch64 System register PMCR_EL0 bits [6:0]
        
                are architecturally mapped to
              External register <a href="ext-pmcr_el0.html">PMCR_EL0[6:0]
        </a>.
          </p><p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Warm or Cold reset these apply
      
                only if the PE resets into an Exception level that is using AArch64. 
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PMCR_EL0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMCR_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#IMP">IMP</a></td><td class="lr" colspan="8"><a href="#IDCODE">IDCODE</a></td><td class="lr" colspan="5"><a href="#N">N</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#LC">LC</a></td><td class="lr" colspan="1"><a href="#DP">DP</a></td><td class="lr" colspan="1"><a href="#X">X</a></td><td class="lr" colspan="1"><a href="#D">D</a></td><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="1"><a href="#P">P</a></td><td class="lr" colspan="1"><a href="#E">E</a></td></tr></tbody></table><h4 id="IMP">IMP, bits [31:24]
                  </h4>
              <p>Implementer code. This field is RO with an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
            
              <p>The implementer codes are allocated by ARM. Values have the same interpretation as bits [31:24] of the <a href="AArch32-midr.html">MIDR</a>.</p>
            <h4 id="IDCODE">IDCODE, bits [23:16]
                  </h4>
              <p>Identification code. This field is RO with an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
            
              <p>Each implementer must maintain a list of identification codes that is specific to the implementer. A specific implementation is identified by the combination of the implementer code and the identification code.</p>
            <h4 id="N">N, bits [15:11]
                  </h4>
              <p>Number of event counters. A RO field that indicates the number counters implemented. A value of <span class="binarynumber">0b00000</span> in this field indicates that only the Cycle Count Register <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> is implemented.</p>
            
              <p>The value of this field is the number of event counters implemented. This value is in the range of <span class="binarynumber">0b00000</span>, in which case only the <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> is implemented, to <span class="binarynumber">0b11111</span>, which indicates that the <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> and 31 event counters are implemented.</p>
            
              <p>In an implementation that includes EL2, reads of this field from Non-secure EL1 and Non-secure EL0 return the value of <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN.</p>
            <h4 id="0">
                Bits [10:7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="LC">LC, bit [6]
              </h4>
              <p>Long cycle counter enable. Determines which <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> bit generates an overflow recorded by <a href="AArch32-pmovsr.html">PMOVSR</a>[31].</p>
            <table class="valuetable"><tr><th>LC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Cycle counter overflow on increment that changes <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>[31] from 1 to 0.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Cycle counter overflow on increment that changes <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>[63] from 1 to 0.</p>
                </td></tr></table>
              <p>ARM deprecates use of PMCR_EL0.LC = 0.</p>
            
              <p>In an AArch64-only implementation, this field is <span class="arm-defined-word">RES1</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="DP">DP, bit [5]
              </h4>
              <p>Disable cycle counter when event counting is prohibited. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>DP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>, if enabled, counts when event counting is prohibited.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> does not count when event counting is prohibited.</p>
                </td></tr></table>
              <p>Counting events is never prohibited in Non-secure state. However, there are some restrictions on counting events in Secure state. For more information about the interaction between the Performance Monitors and EL3, see <span class="xref">'Interaction with EL3' in the ARMv8 ARM, section D5.5.1</span>.</p>
            
              <p>When EL3 is not implemented, this field is <span class="arm-defined-word">RES0</span>:</p>
            
              <ul>
                <li>
                  When <span class="xref">ARMv8.1-PMU</span> is not implemented.
                </li>
                <li>
                  When <span class="xref">ARMv8.1-PMU</span> is implemented, only if EL2 is not implemented.
                </li>
              </ul>
            
              <p>Otherwise this field is RW.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="X">X, bit [4]
              </h4>
              <p>Enable export of events in an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> event stream. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>X</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Do not export events.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Export events where not prohibited.</p>
                </td></tr></table>
              <p>This field enables the exporting of events over an event bus to another device, for example to an <span class="arm-defined-word">OPTIONAL</span> trace macrocell. If the implementation does not include such an event bus then this field is RAZ/WI, otherwise it is an RW field.</p>
            
              <p>In an implementation that includes an event bus, no events are exported when counting is prohibited.</p>
            
              <p>This field does not affect the generation of Performance Monitors overflow interrupt requests or signaling to a cross-trigger interface (CTI) that can be implemented as signals exported from the PE.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="D">D, bit [3]
              </h4>
              <p>Clock divider. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When enabled, <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> counts every clock cycle.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When enabled, <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> counts once every 64 clock cycles.</p>
                </td></tr></table>
              <p>In an AArch64-only implementation this field is <span class="arm-defined-word">RES0</span>, otherwise it is an RW field. If PMCR_EL0.LC == 1, this bit is ignored and the cycle counter counts every clock cycle.</p>
            
              <p>ARM deprecates use of PMCR_EL0.D = 1.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="C">C, bit [2]
              </h4>
              <p>Cycle counter reset. This bit is WO. The effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reset <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> to zero.</p>
                </td></tr></table>
              <p>This bit is always RAZ.</p>
            
              <p>Resetting <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> does not clear the <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> overflow bit to 0.</p>
            <h4 id="P">P, bit [1]
              </h4>
              <p>Event counter reset. This bit is WO. The effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reset all event counters accessible in the current EL, not including <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>, to zero.</p>
                </td></tr></table>
              <p>This bit is always RAZ.</p>
            
              <p>In Non-secure EL0 and EL1, if EL2 is implemented, a write of 1 to this bit does not reset event counters that <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN reserves for EL2 use.</p>
            
              <p>In EL2 and EL3, a write of 1 to this bit resets all the event counters.</p>
            
              <p>Resetting the event counters does not clear any overflow bits to 0.</p>
            <h4 id="E">E, bit [0]
              </h4>
              <p>Enable. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>All counters that are accessible at Non-secure EL1, including <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>, are disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>All counters that are accessible at Non-secure EL1 are enabled by <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>.</p>
                </td></tr></table>
              <p>This bit is RW.</p>
            
              <p>If EL2 is implemented, this bit does not affect the operation of event counters that <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN reserves for EL2 use.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the PMCR_EL0</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>PMCR_EL0</td><td>11</td><td>011</td><td>1001</td><td>1100</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RW</td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, accesses to this register from EL0 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPMCR==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
