Information: Updating design information... (UID-85)
Warning: Design 'windowed_register_file_M8_N4_N_bit64_W2' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : windowed_register_file_M8_N4_N_bit64_W2
Version: F-2011.09-SP3
Date   : Tue May  5 00:54:52 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4374/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][5]/D (DFF_X1)                     0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][5]/CK (DFF_X1)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4375/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][6]/D (DFF_X1)                     0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][6]/CK (DFF_X1)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4376/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][7]/D (DFF_X1)                     0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][7]/CK (DFF_X1)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4377/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][8]/D (DFF_X1)                     0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][8]/CK (DFF_X1)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4378/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][9]/D (DFF_X1)                     0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][9]/CK (DFF_X1)                    0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4379/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][10]/D (DFF_X1)                    0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][10]/CK (DFF_X1)                   0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4380/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][11]/D (DFF_X1)                    0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][11]/CK (DFF_X1)                   0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4381/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][12]/D (DFF_X1)                    0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][12]/CK (DFF_X1)                   0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4382/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][13]/D (DFF_X1)                    0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][13]/CK (DFF_X1)                   0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: cwp_reg[1] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: WRF/REGISTERS_reg[29][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_register_file_M8_N4_N_bit64_W2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cwp_reg[1]/CK (DFF_X1)                                  0.00 #     0.00 r
  cwp_reg[1]/Q (DFF_X1)                                   0.09       0.09 f
  add_con/cwp[1] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       0.09 f
  add_con/add_61/B[1] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.09 f
  add_con/add_61/U5/ZN (OAI211_X1)                        0.05       0.15 r
  add_con/add_61/U2/ZN (INV_X1)                           0.02       0.17 f
  add_con/add_61/U3/ZN (AOI21_X1)                         0.06       0.23 r
  add_con/add_61/U7/ZN (INV_X1)                           0.02       0.26 f
  add_con/add_61/U4/ZN (OAI21_X1)                         0.04       0.30 r
  add_con/add_61/U6/ZN (OAI21_X1)                         0.04       0.34 f
  add_con/add_61/U1_3/CO (FA_X1)                          0.09       0.43 f
  add_con/add_61/U1_4/S (FA_X1)                           0.14       0.56 r
  add_con/add_61/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_add_2)
                                                          0.00       0.56 r
  add_con/U50/ZN (AOI21_X1)                               0.04       0.60 f
  add_con/U55/ZN (INV_X1)                                 0.04       0.64 r
  add_con/U56/ZN (NOR2_X1)                                0.03       0.67 f
  add_con/r160/B[0] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       0.67 f
  add_con/r160/U5/Z (XOR2_X1)                             0.07       0.74 f
  add_con/r160/U1_0/CO (FA_X1)                            0.10       0.85 f
  add_con/r160/U1_1/CO (FA_X1)                            0.09       0.94 f
  add_con/r160/U1_2/CO (FA_X1)                            0.09       1.03 f
  add_con/r160/U1_3/CO (FA_X1)                            0.09       1.12 f
  add_con/r160/U1_4/S (FA_X1)                             0.13       1.25 r
  add_con/r160/SUM[4] (address_conversion_M8_N4_N_bit64_F3_DW01_addsub_1)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/B[4] (MUX21_generic_N5)
                                                          0.00       1.25 r
  add_con/ADDRESS_multiplexer_write/U11/ZN (AOI22_X1)     0.03       1.29 f
  add_con/ADDRESS_multiplexer_write/U10/ZN (INV_X1)       0.05       1.33 r
  add_con/ADDRESS_multiplexer_write/Y[4] (MUX21_generic_N5)
                                                          0.00       1.33 r
  add_con/address_output_3[4] (address_conversion_M8_N4_N_bit64_F3)
                                                          0.00       1.33 r
  WRF/ADD_WR[4] (register_file_NBIT64_NREG32)             0.00       1.33 r
  WRF/U5955/ZN (NAND3_X2)                                 0.07       1.41 f
  WRF/U834/ZN (OAI21_X1)                                  0.18       1.58 r
  WRF/U33/Z (BUF_X1)                                      0.09       1.67 r
  WRF/U796/ZN (INV_X1)                                    0.06       1.73 f
  WRF/U570/Z (BUF_X1)                                     0.05       1.78 f
  WRF/U132/ZN (INV_X1)                                    0.11       1.89 r
  WRF/U4383/ZN (OAI22_X1)                                 0.06       1.94 f
  WRF/REGISTERS_reg[29][14]/D (DFF_X1)                    0.01       1.95 f
  data arrival time                                                  1.95

  clock CLK (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  WRF/REGISTERS_reg[29][14]/CK (DFF_X1)                   0.00       2.00 r
  library setup time                                     -0.04       1.96
  data required time                                                 1.96
  --------------------------------------------------------------------------
  data required time                                                 1.96
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
