# Component constraints for D:\h_da\Lecturs\Basic Embedded\Embedded_basics\13_ADC_UART_MATLAB_data_transfer.cydsn\TopDesign\TopDesign.cysch
# Project: D:\h_da\Lecturs\Basic Embedded\Embedded_basics\13_ADC_UART_MATLAB_data_transfer.cydsn\13_ADC_UART_MATLAB_data_transfer.cyprj
# Date: Tue, 09 Jun 2020 21:14:28 GMT
