============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Nov  7 16:05:49 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 306 feed throughs used by 172 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  10.385307s wall, 10.000000s user + 0.328125s system = 10.328125s CPU (99.4%)

RUN-1004 : used memory is 845 MB, reserved memory is 835 MB, peak memory is 905 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  2.111840s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (99.9%)

RUN-1004 : used memory is 921 MB, reserved memory is 904 MB, peak memory is 921 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.805287s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (99.7%)

RUN-1004 : used memory is 873 MB, reserved memory is 858 MB, peak memory is 931 MB
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(214)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(215)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 211 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 214 in RTL/image_process.v(247)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 215 in RTL/image_process.v(248)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in RTL/image_process.v(303)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(314)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(315)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(319)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 306 feed throughs used by 172 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  8.179215s wall, 7.093750s user + 1.203125s system = 8.296875s CPU (101.4%)

RUN-1004 : used memory is 819 MB, reserved memory is 908 MB, peak memory is 931 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.957683s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (101.4%)

RUN-1004 : used memory is 867 MB, reserved memory is 942 MB, peak memory is 931 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.679106s wall, 2.625000s user + 0.046875s system = 2.671875s CPU (99.7%)

RUN-1004 : used memory is 857 MB, reserved memory is 931 MB, peak memory is 931 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.324930s wall, 0.203125s user + 0.187500s system = 0.390625s CPU (6.2%)

RUN-1004 : used memory is 903 MB, reserved memory is 955 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.631999s wall, 0.312500s user + 0.203125s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 903 MB, reserved memory is 955 MB, peak memory is 931 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 198 feed throughs used by 126 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  8.313138s wall, 7.234375s user + 1.312500s system = 8.546875s CPU (102.8%)

RUN-1004 : used memory is 840 MB, reserved memory is 958 MB, peak memory is 931 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.931654s wall, 1.968750s user + 0.062500s system = 2.031250s CPU (105.2%)

RUN-1004 : used memory is 887 MB, reserved memory is 991 MB, peak memory is 931 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.614354s wall, 2.640625s user + 0.078125s system = 2.718750s CPU (104.0%)

RUN-1004 : used memory is 881 MB, reserved memory is 984 MB, peak memory is 931 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.348066s wall, 0.187500s user + 0.234375s system = 0.421875s CPU (6.6%)

RUN-1004 : used memory is 107 MB, reserved memory is 983 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.671331s wall, 0.296875s user + 0.250000s system = 0.546875s CPU (8.2%)

RUN-1004 : used memory is 107 MB, reserved memory is 983 MB, peak memory is 931 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(41)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in RTL/Hu_Invariant_moment.v(186)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in RTL/Hu_Invariant_moment.v(187)
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(214)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(215)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 211 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 214 in RTL/image_process.v(247)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 215 in RTL/image_process.v(248)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in RTL/image_process.v(303)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(314)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(315)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(319)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 206 feed throughs used by 150 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  9.320822s wall, 8.390625s user + 1.406250s system = 9.796875s CPU (105.1%)

RUN-1004 : used memory is 374 MB, reserved memory is 934 MB, peak memory is 931 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  2.045383s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (102.4%)

RUN-1004 : used memory is 477 MB, reserved memory is 962 MB, peak memory is 931 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  3.058613s wall, 3.046875s user + 0.078125s system = 3.125000s CPU (102.2%)

RUN-1004 : used memory is 486 MB, reserved memory is 969 MB, peak memory is 931 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.336992s wall, 0.171875s user + 0.437500s system = 0.609375s CPU (9.6%)

RUN-1004 : used memory is 529 MB, reserved memory is 969 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.649019s wall, 0.281250s user + 0.515625s system = 0.796875s CPU (12.0%)

RUN-1004 : used memory is 529 MB, reserved memory is 969 MB, peak memory is 931 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-5007 WARNING: literal value 'h0x0d truncated to fit in 8 bits in RTL/test_camera.v(239)
HDL-5007 WARNING: literal value 'h0x0a truncated to fit in 8 bits in RTL/test_camera.v(239)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file al_ip/Diver_64_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in al_ip/Diver_64_gate.v(270)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/Diver_64_gate.v(275)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/Diver_64_gate.v(890)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/Diver_64_gate.v(897)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/Diver_64_gate.v(904)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/Diver_64_gate.v(911)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/Diver_64_gate.v(918)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/Diver_64_gate.v(925)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/Diver_64_gate.v(932)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/Diver_64_gate.v(939)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/Diver_64_gate.v(946)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/Diver_64_gate.v(953)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/Diver_64_gate.v(960)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/Diver_64_gate.v(967)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/Diver_64_gate.v(974)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/Diver_64_gate.v(981)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/Diver_64_gate.v(988)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/Diver_64_gate.v(995)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1002)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1009)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1016)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1023)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1030)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1037)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1044)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1051)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1058)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1065)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1072)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1079)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1086)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1093)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1100)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1107)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1114)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1121)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1128)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1135)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1142)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1149)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1156)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1163)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1170)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1177)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1184)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1191)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1198)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1205)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1212)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1219)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1226)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1233)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1240)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1247)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1254)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1261)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1268)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1275)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1282)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1289)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1296)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1303)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1310)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1317)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1324)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1331)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1338)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1345)
HDL-1007 : undeclared symbol 'open_n72', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1352)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1359)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1366)
HDL-1007 : undeclared symbol 'open_n75', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1373)
HDL-1007 : undeclared symbol 'open_n76', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1380)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1387)
HDL-1007 : undeclared symbol 'open_n78', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1394)
HDL-1007 : undeclared symbol 'open_n79', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1401)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1408)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1415)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1422)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1429)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1436)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1443)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1450)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1457)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1464)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1471)
HDL-1007 : undeclared symbol 'open_n90', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1478)
HDL-1007 : undeclared symbol 'open_n91', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1485)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1492)
HDL-1007 : undeclared symbol 'open_n93', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1499)
HDL-1007 : undeclared symbol 'open_n94', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1506)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1513)
HDL-1007 : undeclared symbol 'open_n96', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1520)
HDL-1007 : undeclared symbol 'open_n97', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1527)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1534)
HDL-1007 : undeclared symbol 'open_n99', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1541)
HDL-1007 : undeclared symbol 'open_n100', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1548)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1555)
HDL-1007 : undeclared symbol 'open_n102', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1562)
HDL-1007 : undeclared symbol 'open_n103', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1569)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1576)
HDL-1007 : undeclared symbol 'open_n105', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1583)
HDL-1007 : undeclared symbol 'open_n106', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1590)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1597)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1604)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1611)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1618)
HDL-1007 : undeclared symbol 'open_n111', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1625)
HDL-1007 : undeclared symbol 'open_n112', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1632)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1639)
HDL-1007 : undeclared symbol 'open_n114', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1646)
HDL-1007 : undeclared symbol 'open_n115', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1653)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1660)
HDL-1007 : undeclared symbol 'open_n117', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1667)
HDL-1007 : undeclared symbol 'open_n118', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1674)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1681)
HDL-1007 : undeclared symbol 'open_n120', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1688)
HDL-1007 : undeclared symbol 'open_n121', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1695)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1702)
HDL-1007 : undeclared symbol 'open_n123', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1709)
HDL-1007 : undeclared symbol 'open_n124', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1716)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1723)
HDL-1007 : undeclared symbol 'open_n126', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1730)
HDL-1007 : undeclared symbol 'open_n127', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1737)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1744)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1751)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1758)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1765)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1772)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1779)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in al_ip/Diver_64_gate.v(1786)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in al_ip/Diver_64_gate.v(6011)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in al_ip/Diver_64_gate.v(6368)
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(214)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(215)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 211 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 214 in RTL/image_process.v(247)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 215 in RTL/image_process.v(248)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in RTL/image_process.v(303)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(314)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(315)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(319)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-5007 WARNING: literal value 'h0x0d truncated to fit in 8 bits in RTL/test_camera.v(239)
HDL-5007 WARNING: literal value 'h0x0a truncated to fit in 8 bits in RTL/test_camera.v(239)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(41)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in RTL/Hu_Invariant_moment.v(186)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in RTL/Hu_Invariant_moment.v(187)
HDL-1007 : analyze verilog file RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in RTL/Perimeter_aera.v(59)
HDL-1007 : analyze verilog file RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file RTL/Gesture_detch.v
HDL-1007 : analyze verilog file RTL/Uart_Send.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 85 feed throughs used by 73 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/FPGA Race/last/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  6.023612s wall, 5.609375s user + 0.546875s system = 6.156250s CPU (102.2%)

RUN-1004 : used memory is 749 MB, reserved memory is 832 MB, peak memory is 931 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.648014s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (100.5%)

RUN-1004 : used memory is 759 MB, reserved memory is 838 MB, peak memory is 931 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.154796s wall, 2.140625s user + 0.031250s system = 2.171875s CPU (100.8%)

RUN-1004 : used memory is 767 MB, reserved memory is 847 MB, peak memory is 931 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.342171s wall, 0.203125s user + 0.328125s system = 0.531250s CPU (8.4%)

RUN-1004 : used memory is 768 MB, reserved memory is 847 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.653681s wall, 0.281250s user + 0.375000s system = 0.656250s CPU (9.9%)

RUN-1004 : used memory is 768 MB, reserved memory is 847 MB, peak memory is 931 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  68
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit" in  1.839822s wall, 1.640625s user + 0.234375s system = 1.875000s CPU (101.9%)

RUN-1004 : used memory is 417 MB, reserved memory is 1153 MB, peak memory is 931 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  93.852473s wall, 4.687500s user + 2.171875s system = 6.859375s CPU (7.3%)

RUN-1004 : used memory is 419 MB, reserved memory is 1154 MB, peak memory is 931 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.773657s wall, 0.500000s user + 0.609375s system = 1.109375s CPU (4.3%)

RUN-1004 : used memory is 228 MB, reserved memory is 948 MB, peak memory is 931 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  124.879559s wall, 8.625000s user + 3.156250s system = 11.781250s CPU (9.4%)

RUN-1004 : used memory is 228 MB, reserved memory is 948 MB, peak memory is 931 MB
GUI-1001 : Download success!
