{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477663100002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477663100003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 19:28:19 2016 " "Processing started: Fri Oct 28 19:28:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477663100003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663100003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663100003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477663100234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behaviour " "Found design unit 1: controlpath-behaviour" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112835 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112837 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112838 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behave " "Found design unit 1: memory-Behave" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112839 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC1-Struct " "Found design unit 1: RISC1-Struct" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112839 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC1 " "Found entity 1: RISC1" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112840 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behave " "Found design unit 1: flipFlop-Behave" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC1/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112841 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC1/flipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663112841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663112841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC1 " "Elaborating entity \"RISC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477663112899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC1.vhd" "dp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr_enc\"" {  } { { "DataPath_RISC.vhd" "pr_enc" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Datapath_RISC:dp\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"Datapath_RISC:dp\|memory:mem\"" {  } { { "DataPath_RISC.vhd" "mem" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC.vhd" "rf" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(28) " "VHDL Process Statement warning at regFile.vhd(28): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112926 "|RISC1|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp\"" {  } { { "DataPath_RISC.vhd" "comp" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Datapath_RISC:dp\|flipFlop:zReg " "Elaborating entity \"flipFlop\" for hierarchy \"Datapath_RISC:dp\|flipFlop:zReg\"" {  } { { "DataPath_RISC.vhd" "zReg" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:t1 " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:t1\"" {  } { { "DataPath_RISC.vhd" "t1" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:aluInst " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:aluInst\"" {  } { { "DataPath_RISC.vhd" "aluInst" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "RISC1.vhd" "cp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663112931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(76) " "VHDL Process Statement warning at controlpath.vhdl(76): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(80) " "VHDL Process Statement warning at controlpath.vhdl(80): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(81) " "VHDL Process Statement warning at controlpath.vhdl(81): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(83) " "VHDL Process Statement warning at controlpath.vhdl(83): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(84) " "VHDL Process Statement warning at controlpath.vhdl(84): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(89) " "VHDL Process Statement warning at controlpath.vhdl(89): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(90) " "VHDL Process Statement warning at controlpath.vhdl(90): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(96) " "VHDL Process Statement warning at controlpath.vhdl(96): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(97) " "VHDL Process Statement warning at controlpath.vhdl(97): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(99) " "VHDL Process Statement warning at controlpath.vhdl(99): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(100) " "VHDL Process Statement warning at controlpath.vhdl(100): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(105) " "VHDL Process Statement warning at controlpath.vhdl(105): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(106) " "VHDL Process Statement warning at controlpath.vhdl(106): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(112) " "VHDL Process Statement warning at controlpath.vhdl(112): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(116) " "VHDL Process Statement warning at controlpath.vhdl(116): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(120) " "VHDL Process Statement warning at controlpath.vhdl(120): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(124) " "VHDL Process Statement warning at controlpath.vhdl(124): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(125) " "VHDL Process Statement warning at controlpath.vhdl(125): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(126) " "VHDL Process Statement warning at controlpath.vhdl(126): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(135) " "VHDL Process Statement warning at controlpath.vhdl(135): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(139) " "VHDL Process Statement warning at controlpath.vhdl(139): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(142) " "VHDL Process Statement warning at controlpath.vhdl(142): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(146) " "VHDL Process Statement warning at controlpath.vhdl(146): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(156) " "VHDL Process Statement warning at controlpath.vhdl(156): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(161) " "VHDL Process Statement warning at controlpath.vhdl(161): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(167) " "VHDL Process Statement warning at controlpath.vhdl(167): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(172) " "VHDL Process Statement warning at controlpath.vhdl(172): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112933 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(176) " "VHDL Process Statement warning at controlpath.vhdl(176): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112934 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(203) " "VHDL Process Statement warning at controlpath.vhdl(203): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112934 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(221) " "VHDL Process Statement warning at controlpath.vhdl(221): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112934 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out controlpath.vhdl(240) " "VHDL Process Statement warning at controlpath.vhdl(240): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112934 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(273) " "VHDL Process Statement warning at controlpath.vhdl(273): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477663112934 "|RISC1|controlpath:cp"}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "Datapath_RISC:dp\|memory:mem\|ram " "Created node \"Datapath_RISC:dp\|memory:mem\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "memory.vhd" "ram" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 17 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1477663113664 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath_RISC:dp\|memory:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath_RISC:dp\|memory:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/RISC1.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477663113905 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1477663113905 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1477663113905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663113959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC1.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477663113960 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477663113960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ct81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct81 " "Found entity 1: altsyncram_ct81" {  } { { "db/altsyncram_ct81.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_ct81.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663114013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663114013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663114058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663114058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663114097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663114097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477663114136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663114136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477663114767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477663115648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477663115648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "882 " "Implemented 882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477663115799 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477663115799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "800 " "Implemented 800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477663115799 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1477663115799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477663115798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477663115809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 19:28:35 2016 " "Processing ended: Fri Oct 28 19:28:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477663115809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477663115809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477663115809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477663115809 ""}
