Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep  8 18:01:48 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.276ns  (logic 3.983ns (48.126%)  route 4.293ns (51.874%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.346     3.355    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.152     3.507 r  x1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.947     5.454    x1_OBUF
    L4                   OBUF (Prop_obuf_I_O)         2.822     8.276 r  x1_OBUF_inst/O
                         net (fo=0)                   0.000     8.276    x1
    L4                                                                r  x1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 3.980ns (49.210%)  route 4.108ns (50.790%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.009     1.009 f  a_IBUF_inst/O
                         net (fo=5, routed)           1.961     2.970    a_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.152     3.122 r  x5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.147     5.269    x5_OBUF
    M7                   OBUF (Prop_obuf_I_O)         2.819     8.088 r  x5_OBUF_inst/O
                         net (fo=0)                   0.000     8.088    x5
    M7                                                                r  x5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 3.754ns (46.825%)  route 4.263ns (53.175%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.346     3.355    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.124     3.479 r  x2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.917     5.396    x2_OBUF
    M4                   OBUF (Prop_obuf_I_O)         2.621     8.018 r  x2_OBUF_inst/O
                         net (fo=0)                   0.000     8.018    x2
    M4                                                                r  x2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 3.769ns (48.431%)  route 4.013ns (51.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.345     3.354    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.124     3.478 r  x3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     5.146    x3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         2.636     7.781 r  x3_OBUF_inst/O
                         net (fo=0)                   0.000     7.781    x3
    M2                                                                r  x3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 3.750ns (49.847%)  route 3.773ns (50.153%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.009     1.009 f  a_IBUF_inst/O
                         net (fo=5, routed)           1.961     2.970    a_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.094 r  x4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     4.906    x4_OBUF
    N7                   OBUF (Prop_obuf_I_O)         2.617     7.523 r  x4_OBUF_inst/O
                         net (fo=0)                   0.000     7.523    x4
    N7                                                                r  x4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            x4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.407ns (55.369%)  route 1.134ns (44.631%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         0.228     0.228 f  b_IBUF_inst/O
                         net (fo=5, routed)           0.755     0.983    b_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.028 r  x4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.379     1.407    x4_OBUF
    N7                   OBUF (Prop_obuf_I_O)         1.134     2.541 r  x4_OBUF_inst/O
                         net (fo=0)                   0.000     2.541    x4
    N7                                                                r  x4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.435ns (53.327%)  route 1.256ns (46.673%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.156    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.201 r  x3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.337     1.538    x3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.152     2.690 r  x3_OBUF_inst/O
                         net (fo=0)                   0.000     2.690    x3
    M2                                                                r  x3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            x5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.470ns (52.784%)  route 1.315ns (47.216%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         0.228     0.228 f  b_IBUF_inst/O
                         net (fo=5, routed)           0.755     0.983    b_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I0_O)        0.046     1.029 r  x5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.560     1.588    x5_OBUF
    M7                   OBUF (Prop_obuf_I_O)         1.196     2.785 r  x5_OBUF_inst/O
                         net (fo=0)                   0.000     2.785    x5
    M7                                                                r  x5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.421ns (50.395%)  route 1.398ns (49.605%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.156    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.201 r  x2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.479     1.681    x2_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.138     2.819 r  x2_OBUF_inst/O
                         net (fo=0)                   0.000     2.819    x2
    M4                                                                r  x2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.480ns (51.481%)  route 1.395ns (48.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.156    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.044     1.200 r  x1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     1.677    x1_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.199     2.876 r  x1_OBUF_inst/O
                         net (fo=0)                   0.000     2.876    x1
    L4                                                                r  x1 (OUT)
  -------------------------------------------------------------------    -------------------





