/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Thu Oct  9 21:59:43 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760047183
+ CACTUS_STARTTIME=1760047183
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 09 2025 (21:51:51)
Run date:          Oct 09 2025 (21:59:44+0000)
Run host:          runnervmwhb2z.ahl4oruynuculdmbolorkmdlve.cx.internal.cloudapp.net (pid=136242)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=d59158e3-f87c-884d-a448-b6be0ced53dd, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=17, CPUModel="AMD EPYC 9V74 80-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 8 stride 131072, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00141082 sec
      iterations=10000000... time=0.014178 sec
      iterations=100000000... time=0.140635 sec
      iterations=800000000... time=1.12443 sec
      iterations=800000000... time=0.844144 sec
      result: 5.70842 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00219515 sec
      iterations=10000000... time=0.0219554 sec
      iterations=100000000... time=0.219421 sec
      iterations=500000000... time=1.09691 sec
      result: 14.5864 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00177915 sec
      iterations=10000000... time=0.0176282 sec
      iterations=100000000... time=0.175977 sec
      iterations=600000000... time=1.05551 sec
      result: 9.09515 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000141834 sec
      iterations=10000... time=0.00140828 sec
      iterations=100000... time=0.0140673 sec
      iterations=1000000... time=0.140618 sec
      iterations=8000000... time=1.1266 sec
      result: 1.40825 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000651952 sec
      iterations=10000... time=0.00628949 sec
      iterations=100000... time=0.0626508 sec
      iterations=1000000... time=0.62644 sec
      iterations=2000000... time=1.25357 sec
      result: 6.26784 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.71e-07 sec
      iterations=10... time=3.515e-06 sec
      iterations=100... time=3.0446e-05 sec
      iterations=1000... time=0.000278309 sec
      iterations=10000... time=0.00278379 sec
      iterations=100000... time=0.0276764 sec
      iterations=1000000... time=0.276625 sec
      iterations=4000000... time=1.10535 sec
      result: 88.9347 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1... time=1.3981e-05 sec
      iterations=10... time=0.000112199 sec
      iterations=100... time=0.00102656 sec
      iterations=1000... time=0.0101097 sec
      iterations=10000... time=0.101267 sec
      iterations=100000... time=1.01179 sec
      result: 77.727 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.395e-06 sec
      iterations=10000... time=3.1528e-05 sec
      iterations=100000... time=0.000284839 sec
      iterations=1000000... time=0.00282552 sec
      iterations=10000000... time=0.0281927 sec
      iterations=100000000... time=0.28148 sec
      iterations=400000000... time=1.12606 sec
      result: 0.351893 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1000... time=8.142e-06 sec
      iterations=10000... time=7.2609e-05 sec
      iterations=100000... time=0.000668136 sec
      iterations=1000000... time=0.00666873 sec
      iterations=10000000... time=0.0666705 sec
      iterations=100000000... time=0.664915 sec
      iterations=200000000... time=1.33212 sec
      result: 0.832572 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.81e-07 sec
      iterations=10... time=2.975e-06 sec
      iterations=100... time=3.2859e-05 sec
      iterations=1000... time=0.000289766 sec
      iterations=10000... time=0.00288515 sec
      iterations=100000... time=0.0288385 sec
      iterations=1000000... time=0.289367 sec
      iterations=4000000... time=1.15323 sec
      result: 85.242 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1... time=1.3381e-05 sec
      iterations=10... time=0.000104588 sec
      iterations=100... time=0.000992525 sec
      iterations=1000... time=0.00970563 sec
      iterations=10000... time=0.0966662 sec
      iterations=100000... time=0.972311 sec
      iterations=200000... time=1.93303 sec
      result: 81.3676 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.0566e-05 sec
      iterations=10... time=0.000364298 sec
      iterations=100... time=0.00362479 sec
      iterations=1000... time=0.0365257 sec
      iterations=10000... time=0.369482 sec
      iterations=30000... time=1.11028 sec
      result: 0.0466908 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000255084 sec
      iterations=10... time=0.00309751 sec
      iterations=100... time=0.0316176 sec
      iterations=1000... time=0.315688 sec
      iterations=3000... time=0.947156 sec
      iterations=6000... time=1.89734 sec
      result: 0.160181 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00438719 sec
      iterations=10... time=0.0438107 sec
      iterations=100... time=0.440619 sec
      iterations=200... time=0.876518 sec
      iterations=400... time=1.75423 sec
      result: 0.355917 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00141129 sec
      iterations=10000000... time=0.0140758 sec
      iterations=100000000... time=0.140575 sec
      iterations=800000000... time=1.12458 sec
      iterations=800000000... time=0.844361 sec
      result: 5.70985 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00219204 sec
      iterations=10000000... time=0.0219374 sec
      iterations=100000000... time=0.21943 sec
      iterations=500000000... time=1.09731 sec
      result: 14.5811 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00177293 sec
      iterations=10000000... time=0.0175959 sec
      iterations=100000000... time=0.175964 sec
      iterations=600000000... time=1.05594 sec
      result: 9.09139 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000140582 sec
      iterations=10000... time=0.00141487 sec
      iterations=100000... time=0.0140682 sec
      iterations=1000000... time=0.140809 sec
      iterations=8000000... time=1.12634 sec
      result: 1.40792 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000749008 sec
      iterations=10000... time=0.00715832 sec
      iterations=100000... time=0.071513 sec
      iterations=1000000... time=0.716033 sec
      iterations=2000000... time=1.43535 sec
      result: 7.17675 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.905e-07 sec
      iterations=10... time=2.849e-06 sec
      iterations=100... time=2.94395e-05 sec
      iterations=1000... time=0.000290192 sec
      iterations=10000... time=0.0027687 sec
      iterations=100000... time=0.0276281 sec
      iterations=1000000... time=0.276502 sec
      iterations=4000000... time=1.10757 sec
      result: 88.7565 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1... time=1.23685e-05 sec
      iterations=10... time=0.000106996 sec
      iterations=100... time=0.00105797 sec
      iterations=1000... time=0.0103899 sec
      iterations=10000... time=0.103977 sec
      iterations=100000... time=1.04001 sec
      result: 75.618 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.9195e-06 sec
      iterations=10000... time=3.0531e-05 sec
      iterations=100000... time=0.000301809 sec
      iterations=1000000... time=0.00281616 sec
      iterations=10000000... time=0.0281106 sec
      iterations=100000000... time=0.281382 sec
      iterations=400000000... time=1.12593 sec
      result: 0.351852 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1000... time=7.7465e-06 sec
      iterations=10000... time=6.68755e-05 sec
      iterations=100000... time=0.000662779 sec
      iterations=1000000... time=0.00658219 sec
      iterations=10000000... time=0.0658004 sec
      iterations=100000000... time=0.658568 sec
      iterations=200000000... time=1.32292 sec
      result: 0.826824 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.905e-07 sec
      iterations=10... time=3.0345e-06 sec
      iterations=100... time=3.06165e-05 sec
      iterations=1000... time=0.000296682 sec
      iterations=10000... time=0.00282535 sec
      iterations=100000... time=0.0283267 sec
      iterations=1000000... time=0.283273 sec
      iterations=4000000... time=1.1332 sec
      result: 86.7488 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1... time=1.1903e-05 sec
      iterations=10... time=0.000114267 sec
      iterations=100... time=0.00100295 sec
      iterations=1000... time=0.0102411 sec
      iterations=10000... time=0.1002 sec
      iterations=100000... time=1.00426 sec
      result: 78.3093 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.27895e-05 sec
      iterations=10... time=9.958e-05 sec
      iterations=100... time=0.000991043 sec
      iterations=1000... time=0.00981774 sec
      iterations=10000... time=0.0972638 sec
      iterations=100000... time=0.992725 sec
      iterations=200000... time=1.97282 sec
      result: 0.175181 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=8.3105e-05 sec
      iterations=10... time=0.000768388 sec
      iterations=100... time=0.00810024 sec
      iterations=1000... time=0.080613 sec
      iterations=10000... time=0.802867 sec
      iterations=20000... time=1.6051 sec
      result: 0.631152 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00147806 sec
      iterations=10... time=0.0128094 sec
      iterations=100... time=0.125261 sec
      iterations=900... time=1.13799 sec
      result: 1.23446 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Oct  9 22:00:41 UTC 2025
+ echo Done.
Done.
  Elapsed time: 57.7 s
