#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 15 16:44:35 2025
# Process ID: 21052
# Current directory: D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.runs/design_1_ccl_slice_core_0_0_synth_1
# Command line: vivado.exe -log design_1_ccl_slice_core_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ccl_slice_core_0_0.tcl
# Log file: D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.runs/design_1_ccl_slice_core_0_0_synth_1/design_1_ccl_slice_core_0_0.vds
# Journal file: D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.runs/design_1_ccl_slice_core_0_0_synth_1\vivado.jou
# Running On        :POWERSLAVE
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34305 MB
# Swap memory       :2147 MB
# Total Virtual     :36452 MB
# Available Virtual :17953 MB
#-----------------------------------------------------------
source design_1_ccl_slice_core_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 558.137 ; gain = 245.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.cache/ip 
Command: synth_design -top design_1_ccl_slice_core_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1443.539 ; gain = 448.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ccl_slice_core_0_0' [d:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.gen/sources_1/bd/design_1/ip/design_1_ccl_slice_core_0_0_1/synth/design_1_ccl_slice_core_0_0.vhd:105]
	Parameter G_AXIS_IN_WIDTH bound to: 32 - type: integer 
	Parameter G_AXIS_OUT_WIDTH bound to: 32 - type: integer 
	Parameter G_MAX_WIDTH_PIX bound to: 512 - type: integer 
	Parameter G_MAX_HEIGHT_PIX bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'ccl_slice_core' declared at 'D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.srcs/sources_1/new/ccl_slice_core.vhd:5' bound to instance 'U0' of component 'ccl_slice_core' [d:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.gen/sources_1/bd/design_1/ip/design_1_ccl_slice_core_0_0_1/synth/design_1_ccl_slice_core_0_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ccl_slice_core' [D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.srcs/sources_1/new/ccl_slice_core.vhd:88]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.srcs/sources_1/new/ccl_slice_core.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'ccl_slice_core' (0#1) [D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.srcs/sources_1/new/ccl_slice_core.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_ccl_slice_core_0_0' (0#1) [d:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.gen/sources_1/bd/design_1/ip/design_1_ccl_slice_core_0_0_1/synth/design_1_ccl_slice_core_0_0.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element slice_id_u_reg was removed.  [D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.srcs/sources_1/new/ccl_slice_core.vhd:216]
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bready in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arvalid in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_awready in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_wready in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_bresp[1] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_bresp[0] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_bvalid in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_arready in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[31] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[30] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[29] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[28] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[27] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[26] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[25] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[24] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[23] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[22] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[21] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[20] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[19] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[18] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[17] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[16] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[15] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[14] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[13] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[12] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[11] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[10] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[9] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[8] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[7] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[6] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[5] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[4] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[3] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[2] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[1] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rdata[0] in module ccl_slice_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_lut_rvalid in module ccl_slice_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.188 ; gain = 566.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.188 ; gain = 566.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.188 ; gain = 566.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1562.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1659.832 ; gain = 0.238
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'proc_state_reg' in module 'ccl_slice_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 running |                               01 |                               01
                flushing |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'proc_state_reg' using encoding 'sequential' in module 'ccl_slice_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_awready driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_wready driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_bvalid driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_arready driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port s_axi_rvalid driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_awvalid driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wdata[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wstrb[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wstrb[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wstrb[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wstrb[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_wvalid driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_bready driven by constant 1
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_ccl_slice_core_0_0 has port m_axi_lut_araddr[25] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module design_1_ccl_slice_core_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |    63|
|3     |LUT2   |    42|
|4     |LUT3   |    20|
|5     |LUT4   |    49|
|6     |LUT5   |    44|
|7     |LUT6   |    37|
|8     |FDRE   |   283|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1659.832 ; gain = 566.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.832 ; gain = 664.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1659.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 40269618
INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1659.832 ; gain = 1087.168
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1659.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FACULTATE/facultate/anul3/sem1/SSC/proiect/utcn-bounding-box-detection-on-PYNQ-Z1/PL/PL.runs/design_1_ccl_slice_core_0_0_synth_1/design_1_ccl_slice_core_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ccl_slice_core_0_0_utilization_synth.rpt -pb design_1_ccl_slice_core_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 15 16:45:29 2025...
