# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_0/sim/BCD_modulo_3_util_vector_logic_0_0.v" \
"../../../../project_2.ip_user_files/bd/BCD_modulo_3/sim/BCD_modulo_3.v" \
"../../../../project_2.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
