==28307== Cachegrind, a cache and branch-prediction profiler
==28307== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28307== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28307== Command: ./mser .
==28307== 
--28307-- warning: L3 cache found, using its data for the LL simulation.
--28307-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28307-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28307== 
==28307== Process terminating with default action of signal 15 (SIGTERM)
==28307==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28307==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28307== 
==28307== I   refs:      1,818,956,870
==28307== I1  misses:            1,206
==28307== LLi misses:            1,202
==28307== I1  miss rate:          0.00%
==28307== LLi miss rate:          0.00%
==28307== 
==28307== D   refs:        761,118,454  (515,377,703 rd   + 245,740,751 wr)
==28307== D1  misses:        1,695,881  (    519,337 rd   +   1,176,544 wr)
==28307== LLd misses:        1,591,405  (    431,433 rd   +   1,159,972 wr)
==28307== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28307== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28307== 
==28307== LL refs:           1,697,087  (    520,543 rd   +   1,176,544 wr)
==28307== LL misses:         1,592,607  (    432,635 rd   +   1,159,972 wr)
==28307== LL miss rate:            0.1% (        0.0%     +         0.5%  )
