INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/mul_Kn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_Kn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/cordic_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_step
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/cordic_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/cordic_pipe_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_pipe_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/mode_pipe_latency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/cordic_trig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_trig
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sources_1/new/cordic_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_project
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.srcs/sim_1/new/cordic_block_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/EiT - systemy wbudowane/IV rok/SDUP/projekt_sdup/Cordic_project/cordic_project/cordic_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
