/*
 * spi.c
 *
 *  Created on: Nov 26, 2018
 *      Author: Jacob
 */

#define BASE_ADDR XPAR_SPI_3_WIRE_0_S00_AXI_BASEADDR

// Setup register map
#define SPI_MODE 	 BASE_ADDR			// CPOL (bit 0), CPHA (bit 1)
#define SPI_CONTR 	(BASE_ADDR | 0x4)
#define TX_CMD 		(BASE_ADDR | 0x8)
#define TX_DATA 	(BASE_ADDR | 0xC)
#define RX_DATA 	(BASE_ADDR | 0x10)
