|M6800_figForth
i_n_reset => debouncer:DebounceFPGAResetPB.i_PinIn
i_CLOCK_50 => mikbug_frpnl:MIKBUG_FRPNL.i_CLOCK_50
i_CLOCK_50 => w_cpuClock.CLK
i_CLOCK_50 => q_cpuClkCount[0].CLK
i_CLOCK_50 => q_cpuClkCount[1].CLK
i_CLOCK_50 => q_cpuClkCount[2].CLK
i_CLOCK_50 => figforth_rom:rom1.clock
i_CLOCK_50 => internalram4k:sram4kb_1.clock
i_CLOCK_50 => internalram4k:sram4kb_2.clock
i_CLOCK_50 => internalram16k:sram16kb.clock
i_CLOCK_50 => sbctextdisplayrgb:vdu.clk
i_CLOCK_50 => buffereduart:acia.clk
i_CLOCK_50 => outlatch:MMU1.clock
i_CLOCK_50 => outlatch:MMU2.clock
i_CLOCK_50 => sd_controller:sd1.clk
i_CLOCK_50 => baudrate6850:BaudRateGen.i_CLOCK_50
o_videoR0 <= sbctextdisplayrgb:vdu.videoR0
o_videoR1 <= sbctextdisplayrgb:vdu.videoR1
o_videoG0 <= sbctextdisplayrgb:vdu.videoG0
o_videoG1 <= sbctextdisplayrgb:vdu.videoG1
o_videoB0 <= sbctextdisplayrgb:vdu.videoB0
o_videoB1 <= sbctextdisplayrgb:vdu.videoB1
o_hSync <= sbctextdisplayrgb:vdu.hSync
o_vSync <= sbctextdisplayrgb:vdu.vSync
io_ps2Clk <> sbctextdisplayrgb:vdu.ps2Clk
io_ps2Data <> sbctextdisplayrgb:vdu.ps2Data
rxd1 => buffereduart:acia.rxd
txd1 <= buffereduart:acia.txd
cts1 => buffereduart:acia.n_cts
rts1 <= buffereduart:acia.n_rts
serSelect => w_n_if1CS.IN1
serSelect => w_n_if2CS.IN1
serSelect => w_n_if1CS.IN1
serSelect => w_n_if2CS.IN1
io_I2C_SCL <> mikbug_frpnl:MIKBUG_FRPNL.io_I2C_SCL
io_I2C_SDA <> mikbug_frpnl:MIKBUG_FRPNL.io_I2C_SDA
i_I2C_INTn => mikbug_frpnl:MIKBUG_FRPNL.i_I2C_INTn
io_extSRamData[0] <> io_extSRamData[0]
io_extSRamData[1] <> io_extSRamData[1]
io_extSRamData[2] <> io_extSRamData[2]
io_extSRamData[3] <> io_extSRamData[3]
io_extSRamData[4] <> io_extSRamData[4]
io_extSRamData[5] <> io_extSRamData[5]
io_extSRamData[6] <> io_extSRamData[6]
io_extSRamData[7] <> io_extSRamData[7]
io_extSRamAddress[0] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[0]
io_extSRamAddress[1] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[1]
io_extSRamAddress[2] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[2]
io_extSRamAddress[3] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[3]
io_extSRamAddress[4] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[4]
io_extSRamAddress[5] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[5]
io_extSRamAddress[6] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[6]
io_extSRamAddress[7] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[7]
io_extSRamAddress[8] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[8]
io_extSRamAddress[9] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[9]
io_extSRamAddress[10] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[10]
io_extSRamAddress[11] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[11]
io_extSRamAddress[12] <= mikbug_frpnl:MIKBUG_FRPNL.o_CPUAddress[12]
io_extSRamAddress[13] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[14] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[15] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[16] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[17] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[18] <= io_extSRamAddress.DB_MAX_OUTPUT_PORT_TYPE
io_extSRamAddress[19] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
io_n_extSRamWE <= io_n_extSRamWE.DB_MAX_OUTPUT_PORT_TYPE
io_n_extSRamCS <= io_n_extSRamWE.DB_MAX_OUTPUT_PORT_TYPE
io_n_extSRamOE <= mikbug_frpnl:MIKBUG_FRPNL.o_R1W0
o_sdCS <= sd_controller:sd1.sdCS
o_sdMOSI <= sd_controller:sd1.sdMOSI
i_sdMISO => sd_controller:sd1.sdMISO
o_sdSCLK <= sd_controller:sd1.sdSCLK
o_driveLED <= sd_controller:sd1.driveLED
n_sdRamCas <= <VCC>
n_sdRamRas <= <VCC>
n_sdRamWe <= <VCC>
n_sdRamCe <= <VCC>
sdRamClk <= <VCC>
sdRamClkEn <= <VCC>
sdRamAddr[0] <= <GND>
sdRamAddr[1] <= <GND>
sdRamAddr[2] <= <GND>
sdRamAddr[3] <= <GND>
sdRamAddr[4] <= <GND>
sdRamAddr[5] <= <GND>
sdRamAddr[6] <= <GND>
sdRamAddr[7] <= <GND>
sdRamAddr[8] <= <GND>
sdRamAddr[9] <= <GND>
sdRamAddr[10] <= <GND>
sdRamAddr[11] <= <GND>
sdRamAddr[12] <= <GND>
sdRamAddr[13] <= <GND>
sdRamAddr[14] <= <GND>
w_sdRamData[0] => ~NO_FANOUT~
w_sdRamData[1] => ~NO_FANOUT~
w_sdRamData[2] => ~NO_FANOUT~
w_sdRamData[3] => ~NO_FANOUT~
w_sdRamData[4] => ~NO_FANOUT~
w_sdRamData[5] => ~NO_FANOUT~
w_sdRamData[6] => ~NO_FANOUT~
w_sdRamData[7] => ~NO_FANOUT~
w_sdRamData[8] => ~NO_FANOUT~
w_sdRamData[9] => ~NO_FANOUT~
w_sdRamData[10] => ~NO_FANOUT~
w_sdRamData[11] => ~NO_FANOUT~
w_sdRamData[12] => ~NO_FANOUT~
w_sdRamData[13] => ~NO_FANOUT~
w_sdRamData[14] => ~NO_FANOUT~
w_sdRamData[15] => ~NO_FANOUT~


|M6800_figForth|Debouncer:DebounceFPGAResetPB
i_clk => w_dly2.CLK
i_clk => w_dly1.CLK
i_clk => o_PinOut~reg0.CLK
i_clk => w_dly4.CLK
i_clk => w_dly3.CLK
i_clk => w_pulse50ms.CLK
i_clk => w_dig_counter[0].CLK
i_clk => w_dig_counter[1].CLK
i_clk => w_dig_counter[2].CLK
i_clk => w_dig_counter[3].CLK
i_clk => w_dig_counter[4].CLK
i_clk => w_dig_counter[5].CLK
i_clk => w_dig_counter[6].CLK
i_clk => w_dig_counter[7].CLK
i_clk => w_dig_counter[8].CLK
i_clk => w_dig_counter[9].CLK
i_clk => w_dig_counter[10].CLK
i_clk => w_dig_counter[11].CLK
i_clk => w_dig_counter[12].CLK
i_clk => w_dig_counter[13].CLK
i_clk => w_dig_counter[14].CLK
i_clk => w_dig_counter[15].CLK
i_clk => w_dig_counter[16].CLK
i_clk => w_dig_counter[17].CLK
i_clk => w_dig_counter[18].CLK
i_clk => w_dig_counter[19].CLK
i_PinIn => w_dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL
i_CLOCK_50 => frontpanel01:fp01.i_CLOCK_50
i_cpuClock => debouncer:DebounceFPResetPB.i_clk
i_cpuClock => w_incAdrPB.CLK
i_cpuClock => w_incAdrPBD2.CLK
i_cpuClock => w_incAdrPBD1.CLK
i_cpuClock => w_setDatPB.CLK
i_cpuClock => w_setAdrPB.CLK
i_cpuClock => w_FPAddress[0].CLK
i_cpuClock => w_FPAddress[1].CLK
i_cpuClock => w_FPAddress[2].CLK
i_cpuClock => w_FPAddress[3].CLK
i_cpuClock => w_FPAddress[4].CLK
i_cpuClock => w_FPAddress[5].CLK
i_cpuClock => w_FPAddress[6].CLK
i_cpuClock => w_FPAddress[7].CLK
i_cpuClock => w_FPAddress[8].CLK
i_cpuClock => w_FPAddress[9].CLK
i_cpuClock => w_FPAddress[10].CLK
i_cpuClock => w_FPAddress[11].CLK
i_cpuClock => w_FPAddress[12].CLK
i_cpuClock => w_FPAddress[13].CLK
i_cpuClock => w_FPAddress[14].CLK
i_cpuClock => w_FPAddress[15].CLK
i_cpuClock => w_clrPB.CLK
i_cpuClock => w_clrPBD2.CLK
i_cpuClock => w_clrPBD1.CLK
i_cpuClock => o_FPReset~reg0.CLK
i_cpuClock => io_run0Halt1~reg0.CLK
i_cpuClock => w_cntCpu[0].CLK
i_cpuClock => w_cntCpu[1].CLK
i_cpuClock => w_cntCpu[2].CLK
i_n_reset => i_n_reset~buf0.DATAIN
o_FPReset <= o_FPReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_CPUAddress[0] => w_LEDsOut[8].DATAB
i_CPUAddress[0] => o_CPUAddress[0].DATAB
i_CPUAddress[1] => w_LEDsOut[9].DATAB
i_CPUAddress[1] => o_CPUAddress[1].DATAB
i_CPUAddress[2] => w_LEDsOut[10].DATAB
i_CPUAddress[2] => o_CPUAddress[2].DATAB
i_CPUAddress[3] => w_LEDsOut[11].DATAB
i_CPUAddress[3] => o_CPUAddress[3].DATAB
i_CPUAddress[4] => w_LEDsOut[12].DATAB
i_CPUAddress[4] => o_CPUAddress[4].DATAB
i_CPUAddress[5] => w_LEDsOut[13].DATAB
i_CPUAddress[5] => o_CPUAddress[5].DATAB
i_CPUAddress[6] => w_LEDsOut[14].DATAB
i_CPUAddress[6] => o_CPUAddress[6].DATAB
i_CPUAddress[7] => w_LEDsOut[15].DATAB
i_CPUAddress[7] => o_CPUAddress[7].DATAB
i_CPUAddress[8] => w_LEDsOut[16].DATAB
i_CPUAddress[8] => o_CPUAddress[8].DATAB
i_CPUAddress[9] => w_LEDsOut[17].DATAB
i_CPUAddress[9] => o_CPUAddress[9].DATAB
i_CPUAddress[10] => w_LEDsOut[18].DATAB
i_CPUAddress[10] => o_CPUAddress[10].DATAB
i_CPUAddress[11] => w_LEDsOut[19].DATAB
i_CPUAddress[11] => o_CPUAddress[11].DATAB
i_CPUAddress[12] => w_LEDsOut[20].DATAB
i_CPUAddress[12] => o_CPUAddress[12].DATAB
i_CPUAddress[13] => w_LEDsOut[21].DATAB
i_CPUAddress[13] => o_CPUAddress[13].DATAB
i_CPUAddress[14] => w_LEDsOut[22].DATAB
i_CPUAddress[14] => o_CPUAddress[14].DATAB
i_CPUAddress[15] => w_LEDsOut[23].DATAB
i_CPUAddress[15] => o_CPUAddress[15].DATAB
o_CPUAddress[0] <= o_CPUAddress[0].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[1] <= o_CPUAddress[1].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[2] <= o_CPUAddress[2].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[3] <= o_CPUAddress[3].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[4] <= o_CPUAddress[4].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[5] <= o_CPUAddress[5].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[6] <= o_CPUAddress[6].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[7] <= o_CPUAddress[7].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[8] <= o_CPUAddress[8].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[9] <= o_CPUAddress[9].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[10] <= o_CPUAddress[10].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[11] <= o_CPUAddress[11].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[12] <= o_CPUAddress[12].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[13] <= o_CPUAddress[13].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[14] <= o_CPUAddress[14].DB_MAX_OUTPUT_PORT_TYPE
o_CPUAddress[15] <= o_CPUAddress[15].DB_MAX_OUTPUT_PORT_TYPE
i_CPUData[0] => w_LEDsOut[0].DATAB
i_CPUData[0] => o_CPUData[0].DATAA
i_CPUData[0] => o_CPUData[0].DATAB
i_CPUData[1] => w_LEDsOut[1].DATAB
i_CPUData[1] => o_CPUData[1].DATAA
i_CPUData[1] => o_CPUData[1].DATAB
i_CPUData[2] => w_LEDsOut[2].DATAB
i_CPUData[2] => o_CPUData[2].DATAA
i_CPUData[2] => o_CPUData[2].DATAB
i_CPUData[3] => w_LEDsOut[3].DATAB
i_CPUData[3] => o_CPUData[3].DATAA
i_CPUData[3] => o_CPUData[3].DATAB
i_CPUData[4] => w_LEDsOut[4].DATAB
i_CPUData[4] => o_CPUData[4].DATAA
i_CPUData[4] => o_CPUData[4].DATAB
i_CPUData[5] => w_LEDsOut[5].DATAB
i_CPUData[5] => o_CPUData[5].DATAA
i_CPUData[5] => o_CPUData[5].DATAB
i_CPUData[6] => w_LEDsOut[6].DATAB
i_CPUData[6] => o_CPUData[6].DATAA
i_CPUData[6] => o_CPUData[6].DATAB
i_CPUData[7] => w_LEDsOut[7].DATAB
i_CPUData[7] => o_CPUData[7].DATAA
i_CPUData[7] => o_CPUData[7].DATAB
o_CPUData[0] <= o_CPUData[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[1] <= o_CPUData[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[2] <= o_CPUData[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[3] <= o_CPUData[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[4] <= o_CPUData[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[5] <= o_CPUData[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[6] <= o_CPUData[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_CPUData[7] <= o_CPUData[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
i_CPURdData[0] => w_LEDsOut.DATAB
i_CPURdData[0] => w_LEDsOut.DATAB
i_CPURdData[1] => w_LEDsOut.DATAB
i_CPURdData[1] => w_LEDsOut.DATAB
i_CPURdData[2] => w_LEDsOut.DATAB
i_CPURdData[2] => w_LEDsOut.DATAB
i_CPURdData[3] => w_LEDsOut.DATAB
i_CPURdData[3] => w_LEDsOut.DATAB
i_CPURdData[4] => w_LEDsOut.DATAB
i_CPURdData[4] => w_LEDsOut.DATAB
i_CPURdData[5] => w_LEDsOut.DATAB
i_CPURdData[5] => w_LEDsOut.DATAB
i_CPURdData[6] => w_LEDsOut.DATAB
i_CPURdData[6] => w_LEDsOut.DATAB
i_CPURdData[7] => w_LEDsOut.DATAB
i_CPURdData[7] => w_LEDsOut.DATAB
io_run0Halt1 <> io_run0Halt1~reg0
o_wrRamStr <= o_wrRamStr.DB_MAX_OUTPUT_PORT_TYPE
i_R1W0 => w_LEDsOut.IN1
i_R1W0 => o_R1W0.DATAB
i_R1W0 => w_LEDsOut.IN1
o_R1W0 <= o_R1W0.DB_MAX_OUTPUT_PORT_TYPE
io_I2C_SCL <> frontpanel01:fp01.io_I2C_SCL
io_I2C_SDA <> frontpanel01:fp01.io_I2C_SDA
i_I2C_INTn => frontpanel01:fp01.i_I2C_INTn


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01
i_CLOCK_50 => cpu_001:cpu.i_clock
i_CLOCK_50 => w_i2c_400KHz.CLK
i_CLOCK_50 => w_i2cCount[0].CLK
i_CLOCK_50 => w_i2cCount[1].CLK
i_CLOCK_50 => w_i2cCount[2].CLK
i_CLOCK_50 => w_i2cCount[3].CLK
i_CLOCK_50 => w_i2cCount[4].CLK
i_CLOCK_50 => o_UsrLed~reg0.CLK
i_CLOCK_50 => w_rawPBs[0].CLK
i_CLOCK_50 => w_rawPBs[1].CLK
i_CLOCK_50 => w_rawPBs[2].CLK
i_CLOCK_50 => w_rawPBs[3].CLK
i_CLOCK_50 => w_rawPBs[4].CLK
i_CLOCK_50 => w_rawPBs[5].CLK
i_CLOCK_50 => w_rawPBs[6].CLK
i_CLOCK_50 => w_rawPBs[7].CLK
i_CLOCK_50 => w_rawPBs[8].CLK
i_CLOCK_50 => w_rawPBs[9].CLK
i_CLOCK_50 => w_rawPBs[10].CLK
i_CLOCK_50 => w_rawPBs[11].CLK
i_CLOCK_50 => w_rawPBs[12].CLK
i_CLOCK_50 => w_rawPBs[13].CLK
i_CLOCK_50 => w_rawPBs[14].CLK
i_CLOCK_50 => w_rawPBs[15].CLK
i_CLOCK_50 => w_rawPBs[16].CLK
i_CLOCK_50 => w_rawPBs[17].CLK
i_CLOCK_50 => w_rawPBs[18].CLK
i_CLOCK_50 => w_rawPBs[19].CLK
i_CLOCK_50 => w_rawPBs[20].CLK
i_CLOCK_50 => w_rawPBs[21].CLK
i_CLOCK_50 => w_rawPBs[22].CLK
i_CLOCK_50 => w_rawPBs[23].CLK
i_CLOCK_50 => w_rawPBs[24].CLK
i_CLOCK_50 => w_rawPBs[25].CLK
i_CLOCK_50 => w_rawPBs[26].CLK
i_CLOCK_50 => w_rawPBs[27].CLK
i_CLOCK_50 => w_rawPBs[28].CLK
i_CLOCK_50 => w_rawPBs[29].CLK
i_CLOCK_50 => w_rawPBs[30].CLK
i_CLOCK_50 => w_rawPBs[31].CLK
i_CLOCK_50 => w_togglePinValues[0].CLK
i_CLOCK_50 => w_togglePinValues[1].CLK
i_CLOCK_50 => w_togglePinValues[2].CLK
i_CLOCK_50 => w_togglePinValues[3].CLK
i_CLOCK_50 => w_togglePinValues[4].CLK
i_CLOCK_50 => w_togglePinValues[5].CLK
i_CLOCK_50 => w_togglePinValues[6].CLK
i_CLOCK_50 => w_togglePinValues[7].CLK
i_CLOCK_50 => w_togglePinValues[8].CLK
i_CLOCK_50 => w_togglePinValues[9].CLK
i_CLOCK_50 => w_togglePinValues[10].CLK
i_CLOCK_50 => w_togglePinValues[11].CLK
i_CLOCK_50 => w_togglePinValues[12].CLK
i_CLOCK_50 => w_togglePinValues[13].CLK
i_CLOCK_50 => w_togglePinValues[14].CLK
i_CLOCK_50 => w_togglePinValues[15].CLK
i_CLOCK_50 => w_togglePinValues[16].CLK
i_CLOCK_50 => w_togglePinValues[17].CLK
i_CLOCK_50 => w_togglePinValues[18].CLK
i_CLOCK_50 => w_togglePinValues[19].CLK
i_CLOCK_50 => w_togglePinValues[20].CLK
i_CLOCK_50 => w_togglePinValues[21].CLK
i_CLOCK_50 => w_togglePinValues[22].CLK
i_CLOCK_50 => w_togglePinValues[23].CLK
i_CLOCK_50 => w_togglePinValues[24].CLK
i_CLOCK_50 => w_togglePinValues[25].CLK
i_CLOCK_50 => w_togglePinValues[26].CLK
i_CLOCK_50 => w_togglePinValues[27].CLK
i_CLOCK_50 => w_togglePinValues[28].CLK
i_CLOCK_50 => w_togglePinValues[29].CLK
i_CLOCK_50 => w_togglePinValues[30].CLK
i_CLOCK_50 => w_togglePinValues[31].CLK
i_CLOCK_50 => w_ldStrobe2.CLK
i_CLOCK_50 => w_PBDelay[0].CLK
i_CLOCK_50 => w_PBDelay[1].CLK
i_CLOCK_50 => w_PBDelay[2].CLK
i_CLOCK_50 => w_PBDelay[3].CLK
i_CLOCK_50 => w_PBDelay[4].CLK
i_CLOCK_50 => w_PBDelay[5].CLK
i_CLOCK_50 => w_PBDelay[6].CLK
i_CLOCK_50 => w_PBDelay[7].CLK
i_CLOCK_50 => w_PBDelay[8].CLK
i_CLOCK_50 => w_PBDelay[9].CLK
i_CLOCK_50 => w_PBDelay[10].CLK
i_CLOCK_50 => w_PBDelay[11].CLK
i_CLOCK_50 => w_PBDelay[12].CLK
i_CLOCK_50 => w_PBDelay[13].CLK
i_CLOCK_50 => w_PBDelay[14].CLK
i_CLOCK_50 => w_PBDelay[15].CLK
i_CLOCK_50 => w_PBDelay[16].CLK
i_CLOCK_50 => w_PBDelay[17].CLK
i_CLOCK_50 => w_PBDelay[18].CLK
i_CLOCK_50 => w_PBDelay[19].CLK
i_CLOCK_50 => w_PBDelay[20].CLK
i_CLOCK_50 => w_PBDelay[21].CLK
i_CLOCK_50 => w_PBDelay[22].CLK
i_CLOCK_50 => w_PBDelay[23].CLK
i_CLOCK_50 => w_PBDelay[24].CLK
i_CLOCK_50 => w_PBDelay[25].CLK
i_CLOCK_50 => w_PBDelay[26].CLK
i_CLOCK_50 => w_PBDelay[27].CLK
i_CLOCK_50 => w_PBDelay[28].CLK
i_CLOCK_50 => w_PBDelay[29].CLK
i_CLOCK_50 => w_PBDelay[30].CLK
i_CLOCK_50 => w_PBDelay[31].CLK
i_CLOCK_50 => i2c:i2cIF.i_CLK
i_CLOCK_50 => debouncer32:debouncePBS.i_fastClk
i_n_reset => cpu_001:cpu.i_resetN
i_n_reset => i2c:i2cIF.i_RESET
i_FPLEDs[0] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[1] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[2] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[3] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[4] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[5] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[6] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[7] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[8] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[9] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[10] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[11] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[12] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[13] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[14] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[15] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[16] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[17] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[18] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[19] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[20] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[21] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[22] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[23] => w_PERIP_DATA_IN.DATAB
i_FPLEDs[24] => w_PERIP_DATA_IN[0].DATAB
i_FPLEDs[25] => w_PERIP_DATA_IN[1].DATAB
i_FPLEDs[26] => w_PERIP_DATA_IN[2].DATAB
i_FPLEDs[27] => w_PERIP_DATA_IN[3].DATAB
i_FPLEDs[28] => w_PERIP_DATA_IN[4].DATAB
i_FPLEDs[29] => w_PERIP_DATA_IN[5].DATAB
i_FPLEDs[30] => w_PERIP_DATA_IN[6].DATAB
i_FPLEDs[31] => w_PERIP_DATA_IN[7].DATAB
o_PBRaw[0] <= o_PBRaw[0].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[1] <= o_PBRaw[1].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[2] <= o_PBRaw[2].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[3] <= o_PBRaw[3].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[4] <= o_PBRaw[4].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[5] <= o_PBRaw[5].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[6] <= o_PBRaw[6].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[7] <= o_PBRaw[7].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[8] <= o_PBRaw[8].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[9] <= o_PBRaw[9].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[10] <= o_PBRaw[10].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[11] <= o_PBRaw[11].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[12] <= o_PBRaw[12].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[13] <= o_PBRaw[13].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[14] <= o_PBRaw[14].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[15] <= o_PBRaw[15].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[16] <= o_PBRaw[16].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[17] <= o_PBRaw[17].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[18] <= o_PBRaw[18].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[19] <= o_PBRaw[19].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[20] <= o_PBRaw[20].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[21] <= o_PBRaw[21].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[22] <= o_PBRaw[22].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[23] <= o_PBRaw[23].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[24] <= o_PBRaw[24].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[25] <= o_PBRaw[25].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[26] <= o_PBRaw[26].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[27] <= o_PBRaw[27].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[28] <= o_PBRaw[28].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[29] <= o_PBRaw[29].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[30] <= o_PBRaw[30].DB_MAX_OUTPUT_PORT_TYPE
o_PBRaw[31] <= o_PBRaw[31].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[0] <= o_PBLatched[0].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[1] <= o_PBLatched[1].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[2] <= o_PBLatched[2].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[3] <= o_PBLatched[3].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[4] <= o_PBLatched[4].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[5] <= o_PBLatched[5].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[6] <= o_PBLatched[6].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[7] <= o_PBLatched[7].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[8] <= o_PBLatched[8].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[9] <= o_PBLatched[9].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[10] <= o_PBLatched[10].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[11] <= o_PBLatched[11].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[12] <= o_PBLatched[12].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[13] <= o_PBLatched[13].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[14] <= o_PBLatched[14].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[15] <= o_PBLatched[15].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[16] <= o_PBLatched[16].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[17] <= o_PBLatched[17].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[18] <= o_PBLatched[18].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[19] <= o_PBLatched[19].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[20] <= o_PBLatched[20].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[21] <= o_PBLatched[21].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[22] <= o_PBLatched[22].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[23] <= o_PBLatched[23].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[24] <= o_PBLatched[24].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[25] <= o_PBLatched[25].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[26] <= o_PBLatched[26].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[27] <= o_PBLatched[27].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[28] <= o_PBLatched[28].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[29] <= o_PBLatched[29].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[30] <= o_PBLatched[30].DB_MAX_OUTPUT_PORT_TYPE
o_PBLatched[31] <= o_PBLatched[31].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[0] <= w_togglePinValues[0].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[1] <= w_togglePinValues[1].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[2] <= w_togglePinValues[2].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[3] <= w_togglePinValues[3].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[4] <= w_togglePinValues[4].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[5] <= w_togglePinValues[5].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[6] <= w_togglePinValues[6].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[7] <= w_togglePinValues[7].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[8] <= w_togglePinValues[8].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[9] <= w_togglePinValues[9].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[10] <= w_togglePinValues[10].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[11] <= w_togglePinValues[11].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[12] <= w_togglePinValues[12].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[13] <= w_togglePinValues[13].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[14] <= w_togglePinValues[14].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[15] <= w_togglePinValues[15].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[16] <= w_togglePinValues[16].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[17] <= w_togglePinValues[17].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[18] <= w_togglePinValues[18].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[19] <= w_togglePinValues[19].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[20] <= w_togglePinValues[20].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[21] <= w_togglePinValues[21].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[22] <= w_togglePinValues[22].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[23] <= w_togglePinValues[23].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[24] <= w_togglePinValues[24].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[25] <= w_togglePinValues[25].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[26] <= w_togglePinValues[26].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[27] <= w_togglePinValues[27].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[28] <= w_togglePinValues[28].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[29] <= w_togglePinValues[29].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[30] <= w_togglePinValues[30].DB_MAX_OUTPUT_PORT_TYPE
o_PBToggled[31] <= w_togglePinValues[31].DB_MAX_OUTPUT_PORT_TYPE
i_key1 => w_PERIP_DATA_IN.DATAB
o_UsrLed <= o_UsrLed~reg0.DB_MAX_OUTPUT_PORT_TYPE
io_I2C_SCL <> i2c:i2cIF.io_I2C_SCL
io_I2C_SDA <> i2c:i2cIF.io_I2C_SDA
i_I2C_INTn => w_PERIP_DATA_IN.DATAB


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu
i_clock => programcounter:progCtr.i_clock
i_clock => lifo:GEN_STACK_DEEPER:lifo.i_clk
i_clock => registerfile:RegFile.i_clock
i_clock => shifter:Shifter.i_clock
i_clock => iop_rom:GEN_512W_INST_ROM:IopRom.clock
i_clock => greycode:GreyCodeCounter.i_clock
i_clock => alu_unit:ALU_Unit.i_clock
i_resetN => programcounter:progCtr.i_resetN
i_resetN => greycode:GreyCodeCounter.i_resetN
i_resetN => lifo:GEN_STACK_DEEPER:lifo.i_rst
i_peripDataToCPU[0] => w_regFIn[0].DATAB
i_peripDataToCPU[1] => w_regFIn[1].DATAB
i_peripDataToCPU[2] => w_regFIn[2].DATAB
i_peripDataToCPU[3] => w_regFIn[3].DATAB
i_peripDataToCPU[4] => w_regFIn[4].DATAB
i_peripDataToCPU[5] => w_regFIn[5].DATAB
i_peripDataToCPU[6] => w_regFIn[6].DATAB
i_peripDataToCPU[7] => w_regFIn[7].DATAB
o_peripAddr[0] <= o_peripAddr[0].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[1] <= o_peripAddr[1].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[2] <= o_peripAddr[2].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[3] <= o_peripAddr[3].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[4] <= o_peripAddr[4].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[5] <= o_peripAddr[5].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[6] <= o_peripAddr[6].DB_MAX_OUTPUT_PORT_TYPE
o_peripAddr[7] <= o_peripAddr[7].DB_MAX_OUTPUT_PORT_TYPE
o_peripDataFromCPU[0] <= registerfile:RegFile.o_RegFData[0]
o_peripDataFromCPU[1] <= registerfile:RegFile.o_RegFData[1]
o_peripDataFromCPU[2] <= registerfile:RegFile.o_RegFData[2]
o_peripDataFromCPU[3] <= registerfile:RegFile.o_RegFData[3]
o_peripDataFromCPU[4] <= registerfile:RegFile.o_RegFData[4]
o_peripDataFromCPU[5] <= registerfile:RegFile.o_RegFData[5]
o_peripDataFromCPU[6] <= registerfile:RegFile.o_RegFData[6]
o_peripDataFromCPU[7] <= registerfile:RegFile.o_RegFData[7]
o_peripWr <= o_peripWr.DB_MAX_OUTPUT_PORT_TYPE
o_peripRd <= o_peripRd.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ProgramCounter:progCtr
i_clock => w_progCtr[0].CLK
i_clock => w_progCtr[1].CLK
i_clock => w_progCtr[2].CLK
i_clock => w_progCtr[3].CLK
i_clock => w_progCtr[4].CLK
i_clock => w_progCtr[5].CLK
i_clock => w_progCtr[6].CLK
i_clock => w_progCtr[7].CLK
i_clock => w_progCtr[8].CLK
i_clock => w_progCtr[9].CLK
i_clock => w_progCtr[10].CLK
i_clock => w_progCtr[11].CLK
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_resetN => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_loadPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_incPC => w_progCtr.OUTPUTSELECT
i_PCLdValr[0] => w_progCtr.DATAB
i_PCLdValr[1] => w_progCtr.DATAB
i_PCLdValr[2] => w_progCtr.DATAB
i_PCLdValr[3] => w_progCtr.DATAB
i_PCLdValr[4] => w_progCtr.DATAB
i_PCLdValr[5] => w_progCtr.DATAB
i_PCLdValr[6] => w_progCtr.DATAB
i_PCLdValr[7] => w_progCtr.DATAB
i_PCLdValr[8] => w_progCtr.DATAB
i_PCLdValr[9] => w_progCtr.DATAB
i_PCLdValr[10] => w_progCtr.DATAB
i_PCLdValr[11] => w_progCtr.DATAB
o_ProgCtr[0] <= w_progCtr[0].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[1] <= w_progCtr[1].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[2] <= w_progCtr[2].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[3] <= w_progCtr[3].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[4] <= w_progCtr[4].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[5] <= w_progCtr[5].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[6] <= w_progCtr[6].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[7] <= w_progCtr[7].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[8] <= w_progCtr[8].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[9] <= w_progCtr[9].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[10] <= w_progCtr[10].DB_MAX_OUTPUT_PORT_TYPE
o_ProgCtr[11] <= w_progCtr[11].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo
i_clk => r_mem~16.CLK
i_clk => r_mem~0.CLK
i_clk => r_mem~1.CLK
i_clk => r_mem~2.CLK
i_clk => r_mem~3.CLK
i_clk => r_mem~4.CLK
i_clk => r_mem~5.CLK
i_clk => r_mem~6.CLK
i_clk => r_mem~7.CLK
i_clk => r_mem~8.CLK
i_clk => r_mem~9.CLK
i_clk => r_mem~10.CLK
i_clk => r_mem~11.CLK
i_clk => r_mem~12.CLK
i_clk => r_mem~13.CLK
i_clk => r_mem~14.CLK
i_clk => r_mem~15.CLK
i_clk => o_data[0]~reg0.CLK
i_clk => o_data[1]~reg0.CLK
i_clk => o_data[2]~reg0.CLK
i_clk => o_data[3]~reg0.CLK
i_clk => o_data[4]~reg0.CLK
i_clk => o_data[5]~reg0.CLK
i_clk => o_data[6]~reg0.CLK
i_clk => o_data[7]~reg0.CLK
i_clk => o_data[8]~reg0.CLK
i_clk => o_data[9]~reg0.CLK
i_clk => o_data[10]~reg0.CLK
i_clk => o_data[11]~reg0.CLK
i_clk => r_wr_index[0].CLK
i_clk => r_wr_index[1].CLK
i_clk => r_wr_index[2].CLK
i_clk => r_wr_index[3].CLK
i_clk => b_empty.CLK
i_clk => b_full.CLK
i_clk => r_mem.CLK0
i_rst => b_full.OUTPUTSELECT
i_rst => b_empty.OUTPUTSELECT
i_rst => r_wr_index.OUTPUTSELECT
i_rst => r_wr_index.OUTPUTSELECT
i_rst => r_wr_index.OUTPUTSELECT
i_rst => r_wr_index.OUTPUTSELECT
i_rst => r_mem.OUTPUTSELECT
i_rst => o_data[0]~reg0.ENA
i_rst => o_data[1]~reg0.ENA
i_rst => o_data[2]~reg0.ENA
i_rst => o_data[3]~reg0.ENA
i_rst => o_data[4]~reg0.ENA
i_rst => o_data[5]~reg0.ENA
i_rst => o_data[6]~reg0.ENA
i_rst => o_data[7]~reg0.ENA
i_rst => o_data[8]~reg0.ENA
i_rst => o_data[9]~reg0.ENA
i_rst => o_data[10]~reg0.ENA
i_rst => o_data[11]~reg0.ENA
i_we => b_empty.OUTPUTSELECT
i_we => r_wr_index.OUTPUTSELECT
i_we => r_wr_index.OUTPUTSELECT
i_we => r_wr_index.OUTPUTSELECT
i_we => r_wr_index.OUTPUTSELECT
i_we => b_full.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => o_data.OUTPUTSELECT
i_we => r_mem.DATAA
i_data[0] => r_mem~15.DATAIN
i_data[0] => r_mem.DATAIN
i_data[1] => r_mem~14.DATAIN
i_data[1] => r_mem.DATAIN1
i_data[2] => r_mem~13.DATAIN
i_data[2] => r_mem.DATAIN2
i_data[3] => r_mem~12.DATAIN
i_data[3] => r_mem.DATAIN3
i_data[4] => r_mem~11.DATAIN
i_data[4] => r_mem.DATAIN4
i_data[5] => r_mem~10.DATAIN
i_data[5] => r_mem.DATAIN5
i_data[6] => r_mem~9.DATAIN
i_data[6] => r_mem.DATAIN6
i_data[7] => r_mem~8.DATAIN
i_data[7] => r_mem.DATAIN7
i_data[8] => r_mem~7.DATAIN
i_data[8] => r_mem.DATAIN8
i_data[9] => r_mem~6.DATAIN
i_data[9] => r_mem.DATAIN9
i_data[10] => r_mem~5.DATAIN
i_data[10] => r_mem.DATAIN10
i_data[11] => r_mem~4.DATAIN
i_data[11] => r_mem.DATAIN11
o_full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
i_re => b_empty.OUTPUTSELECT
i_re => r_wr_index.OUTPUTSELECT
i_re => r_wr_index.OUTPUTSELECT
i_re => r_wr_index.OUTPUTSELECT
i_re => r_wr_index.OUTPUTSELECT
i_re => b_full.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
i_re => o_data.OUTPUTSELECT
o_data[0] <= o_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_empty <= b_empty.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|RegisterFile:RegFile
i_clock => reg7[0].CLK
i_clock => reg7[1].CLK
i_clock => reg7[2].CLK
i_clock => reg7[3].CLK
i_clock => reg7[4].CLK
i_clock => reg7[5].CLK
i_clock => reg7[6].CLK
i_clock => reg7[7].CLK
i_clock => reg6[0].CLK
i_clock => reg6[1].CLK
i_clock => reg6[2].CLK
i_clock => reg6[3].CLK
i_clock => reg6[4].CLK
i_clock => reg6[5].CLK
i_clock => reg6[6].CLK
i_clock => reg6[7].CLK
i_clock => reg5[0].CLK
i_clock => reg5[1].CLK
i_clock => reg5[2].CLK
i_clock => reg5[3].CLK
i_clock => reg5[4].CLK
i_clock => reg5[5].CLK
i_clock => reg5[6].CLK
i_clock => reg5[7].CLK
i_clock => reg4[0].CLK
i_clock => reg4[1].CLK
i_clock => reg4[2].CLK
i_clock => reg4[3].CLK
i_clock => reg4[4].CLK
i_clock => reg4[5].CLK
i_clock => reg4[6].CLK
i_clock => reg4[7].CLK
i_clock => reg3[0].CLK
i_clock => reg3[1].CLK
i_clock => reg3[2].CLK
i_clock => reg3[3].CLK
i_clock => reg3[4].CLK
i_clock => reg3[5].CLK
i_clock => reg3[6].CLK
i_clock => reg3[7].CLK
i_clock => reg2[0].CLK
i_clock => reg2[1].CLK
i_clock => reg2[2].CLK
i_clock => reg2[3].CLK
i_clock => reg2[4].CLK
i_clock => reg2[5].CLK
i_clock => reg2[6].CLK
i_clock => reg2[7].CLK
i_clock => reg1[0].CLK
i_clock => reg1[1].CLK
i_clock => reg1[2].CLK
i_clock => reg1[3].CLK
i_clock => reg1[4].CLK
i_clock => reg1[5].CLK
i_clock => reg1[6].CLK
i_clock => reg1[7].CLK
i_clock => reg0[0].CLK
i_clock => reg0[1].CLK
i_clock => reg0[2].CLK
i_clock => reg0[3].CLK
i_clock => reg0[4].CLK
i_clock => reg0[5].CLK
i_clock => reg0[6].CLK
i_clock => reg0[7].CLK
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_ldRegF => RegisterFile.IN1
i_regSel[0] => Equal0.IN7
i_regSel[0] => Equal1.IN7
i_regSel[0] => Equal2.IN7
i_regSel[0] => Equal3.IN7
i_regSel[0] => Equal4.IN7
i_regSel[0] => Equal5.IN7
i_regSel[0] => Equal6.IN7
i_regSel[0] => Equal7.IN7
i_regSel[0] => Equal8.IN7
i_regSel[0] => Equal9.IN7
i_regSel[0] => Equal10.IN7
i_regSel[1] => Equal0.IN6
i_regSel[1] => Equal1.IN6
i_regSel[1] => Equal2.IN6
i_regSel[1] => Equal3.IN6
i_regSel[1] => Equal4.IN6
i_regSel[1] => Equal5.IN6
i_regSel[1] => Equal6.IN6
i_regSel[1] => Equal7.IN6
i_regSel[1] => Equal8.IN6
i_regSel[1] => Equal9.IN6
i_regSel[1] => Equal10.IN6
i_regSel[2] => Equal0.IN5
i_regSel[2] => Equal1.IN5
i_regSel[2] => Equal2.IN5
i_regSel[2] => Equal3.IN5
i_regSel[2] => Equal4.IN5
i_regSel[2] => Equal5.IN5
i_regSel[2] => Equal6.IN5
i_regSel[2] => Equal7.IN5
i_regSel[2] => Equal8.IN5
i_regSel[2] => Equal9.IN5
i_regSel[2] => Equal10.IN5
i_regSel[3] => Equal0.IN4
i_regSel[3] => Equal1.IN4
i_regSel[3] => Equal2.IN4
i_regSel[3] => Equal3.IN4
i_regSel[3] => Equal4.IN4
i_regSel[3] => Equal5.IN4
i_regSel[3] => Equal6.IN4
i_regSel[3] => Equal7.IN4
i_regSel[3] => Equal8.IN4
i_regSel[3] => Equal9.IN4
i_regSel[3] => Equal10.IN4
i_RegFData[0] => reg1.DATAB
i_RegFData[0] => reg2.DATAB
i_RegFData[0] => reg3.DATAB
i_RegFData[0] => reg4.DATAB
i_RegFData[0] => reg5.DATAB
i_RegFData[0] => reg6.DATAB
i_RegFData[0] => reg7.DATAB
i_RegFData[0] => reg0[0].DATAIN
i_RegFData[1] => reg1.DATAB
i_RegFData[1] => reg2.DATAB
i_RegFData[1] => reg3.DATAB
i_RegFData[1] => reg4.DATAB
i_RegFData[1] => reg5.DATAB
i_RegFData[1] => reg6.DATAB
i_RegFData[1] => reg7.DATAB
i_RegFData[1] => reg0[1].DATAIN
i_RegFData[2] => reg1.DATAB
i_RegFData[2] => reg2.DATAB
i_RegFData[2] => reg3.DATAB
i_RegFData[2] => reg4.DATAB
i_RegFData[2] => reg5.DATAB
i_RegFData[2] => reg6.DATAB
i_RegFData[2] => reg7.DATAB
i_RegFData[2] => reg0[2].DATAIN
i_RegFData[3] => reg1.DATAB
i_RegFData[3] => reg2.DATAB
i_RegFData[3] => reg3.DATAB
i_RegFData[3] => reg4.DATAB
i_RegFData[3] => reg5.DATAB
i_RegFData[3] => reg6.DATAB
i_RegFData[3] => reg7.DATAB
i_RegFData[3] => reg0[3].DATAIN
i_RegFData[4] => reg1.DATAB
i_RegFData[4] => reg2.DATAB
i_RegFData[4] => reg3.DATAB
i_RegFData[4] => reg4.DATAB
i_RegFData[4] => reg5.DATAB
i_RegFData[4] => reg6.DATAB
i_RegFData[4] => reg7.DATAB
i_RegFData[4] => reg0[4].DATAIN
i_RegFData[5] => reg1.DATAB
i_RegFData[5] => reg2.DATAB
i_RegFData[5] => reg3.DATAB
i_RegFData[5] => reg4.DATAB
i_RegFData[5] => reg5.DATAB
i_RegFData[5] => reg6.DATAB
i_RegFData[5] => reg7.DATAB
i_RegFData[5] => reg0[5].DATAIN
i_RegFData[6] => reg1.DATAB
i_RegFData[6] => reg2.DATAB
i_RegFData[6] => reg3.DATAB
i_RegFData[6] => reg4.DATAB
i_RegFData[6] => reg5.DATAB
i_RegFData[6] => reg6.DATAB
i_RegFData[6] => reg7.DATAB
i_RegFData[6] => reg0[6].DATAIN
i_RegFData[7] => reg1.DATAB
i_RegFData[7] => reg2.DATAB
i_RegFData[7] => reg3.DATAB
i_RegFData[7] => reg4.DATAB
i_RegFData[7] => reg5.DATAB
i_RegFData[7] => reg6.DATAB
i_RegFData[7] => reg7.DATAB
i_RegFData[7] => reg0[7].DATAIN
o_RegFData[0] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[1] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[2] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[3] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[4] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[5] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[6] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE
o_RegFData[7] <= o_RegFData.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter
i_clock => ~NO_FANOUT~
i_OP_SRI => i_OP_SRI~buf0.DATAIN
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_ShiftL0A1 => o_DataOut.IN1
i_Shift0Rot1 => i_Shift0Rot1~buf0.DATAIN
i_ShiftL0R1 => i_ShiftL0R1~buf0.DATAIN
i_ShiftCount[0] => i_ShiftCount[0]~buf0.DATAIN
i_ShiftCount[1] => i_ShiftCount[1]~buf0.DATAIN
i_ShiftCount[2] => i_ShiftCount[2]~buf0.DATAIN
i_DataIn[0] => i_DataIn[0]~buf0.DATAIN
i_DataIn[1] => i_DataIn[1]~buf0.DATAIN
i_DataIn[2] => i_DataIn[2]~buf0.DATAIN
i_DataIn[3] => i_DataIn[3]~buf0.DATAIN
i_DataIn[4] => i_DataIn[4]~buf0.DATAIN
i_DataIn[5] => i_DataIn[5]~buf0.DATAIN
i_DataIn[6] => i_DataIn[6]~buf0.DATAIN
i_DataIn[7] => i_DataIn[7]~buf0.DATAIN
o_DataOut[0] <= o_DataOut[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[1] <= o_DataOut[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[2] <= o_DataOut[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[3] <= o_DataOut[3]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[4] <= o_DataOut[4]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[5] <= o_DataOut[5]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[6] <= o_DataOut[6]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_DataOut[7] <= o_DataOut[7]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9b14:auto_generated.address_a[0]
address_a[1] => altsyncram_9b14:auto_generated.address_a[1]
address_a[2] => altsyncram_9b14:auto_generated.address_a[2]
address_a[3] => altsyncram_9b14:auto_generated.address_a[3]
address_a[4] => altsyncram_9b14:auto_generated.address_a[4]
address_a[5] => altsyncram_9b14:auto_generated.address_a[5]
address_a[6] => altsyncram_9b14:auto_generated.address_a[6]
address_a[7] => altsyncram_9b14:auto_generated.address_a[7]
address_a[8] => altsyncram_9b14:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9b14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9b14:auto_generated.q_a[0]
q_a[1] <= altsyncram_9b14:auto_generated.q_a[1]
q_a[2] <= altsyncram_9b14:auto_generated.q_a[2]
q_a[3] <= altsyncram_9b14:auto_generated.q_a[3]
q_a[4] <= altsyncram_9b14:auto_generated.q_a[4]
q_a[5] <= altsyncram_9b14:auto_generated.q_a[5]
q_a[6] <= altsyncram_9b14:auto_generated.q_a[6]
q_a[7] <= altsyncram_9b14:auto_generated.q_a[7]
q_a[8] <= altsyncram_9b14:auto_generated.q_a[8]
q_a[9] <= altsyncram_9b14:auto_generated.q_a[9]
q_a[10] <= altsyncram_9b14:auto_generated.q_a[10]
q_a[11] <= altsyncram_9b14:auto_generated.q_a[11]
q_a[12] <= altsyncram_9b14:auto_generated.q_a[12]
q_a[13] <= altsyncram_9b14:auto_generated.q_a[13]
q_a[14] <= altsyncram_9b14:auto_generated.q_a[14]
q_a[15] <= altsyncram_9b14:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter
i_clock => o_GreyCode[0]~reg0.CLK
i_clock => o_GreyCode[1]~reg0.CLK
i_resetN => w_greyCode[1].OUTPUTSELECT
i_resetN => w_greyCode[0].OUTPUTSELECT
o_GreyCode[0] <> o_GreyCode[0]~reg0
o_GreyCode[1] <> o_GreyCode[1]~reg0


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit
i_clock => o_Z_Bit~reg0.CLK
i_ALU_A_In[0] => i_ALU_A_In[0]~buf0.DATAIN
i_ALU_A_In[1] => i_ALU_A_In[1]~buf0.DATAIN
i_ALU_A_In[2] => i_ALU_A_In[2]~buf0.DATAIN
i_ALU_A_In[3] => i_ALU_A_In[3]~buf0.DATAIN
i_ALU_A_In[4] => i_ALU_A_In[4]~buf0.DATAIN
i_ALU_A_In[5] => i_ALU_A_In[5]~buf0.DATAIN
i_ALU_A_In[6] => i_ALU_A_In[6]~buf0.DATAIN
i_ALU_A_In[7] => i_ALU_A_In[7]~buf0.DATAIN
i_ALU_B_In[0] => i_ALU_B_In[0]~buf0.DATAIN
i_ALU_B_In[1] => i_ALU_B_In[1]~buf0.DATAIN
i_ALU_B_In[2] => i_ALU_B_In[2]~buf0.DATAIN
i_ALU_B_In[3] => i_ALU_B_In[3]~buf0.DATAIN
i_ALU_B_In[4] => i_ALU_B_In[4]~buf0.DATAIN
i_ALU_B_In[5] => i_ALU_B_In[5]~buf0.DATAIN
i_ALU_B_In[6] => i_ALU_B_In[6]~buf0.DATAIN
i_ALU_B_In[7] => i_ALU_B_In[7]~buf0.DATAIN
i_OP_ADI => i_OP_ADI~buf0.DATAIN
i_OP_CMP => i_OP_CMP~buf0.DATAIN
i_OP_ARI => i_OP_ARI~buf0.DATAIN
i_OP_ORI => i_OP_ORI~buf0.DATAIN
i_OP_XRI => i_OP_XRI~buf0.DATAIN
i_LatchZBit => latchZBit.IN1
o_Z_Bit <= o_Z_Bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ALU_Out[0] <> o_ALU_Out[0]
o_ALU_Out[1] <> o_ALU_Out[1]
o_ALU_Out[2] <> o_ALU_Out[2]
o_ALU_Out[3] <> o_ALU_Out[3]
o_ALU_Out[4] <> o_ALU_Out[4]
o_ALU_Out[5] <> o_ALU_Out[5]
o_ALU_Out[6] <> o_ALU_Out[6]
o_ALU_Out[7] <> o_ALU_Out[7]


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF
i_RESET => process_1.IN0
i_RESET => w_phase[0].ACLR
i_RESET => w_phase[1].ACLR
i_RESET => w_ack.ACLR
i_RESET => w_sda.PRESET
i_RESET => w_scl.PRESET
i_RESET => state~7.DATAIN
i_RESET => w_shift_reg[7].ENA
i_RESET => w_shift_reg[6].ENA
i_RESET => w_shift_reg[5].ENA
i_RESET => w_shift_reg[4].ENA
i_RESET => w_shift_reg[3].ENA
i_RESET => w_shift_reg[2].ENA
i_RESET => w_shift_reg[1].ENA
i_RESET => w_shift_reg[0].ENA
i_RESET => w_nbit[2].ENA
i_RESET => w_nbit[1].ENA
i_RESET => w_nbit[0].ENA
i_RESET => w_rw_flag.ENA
i_RESET => w_rw_bit.ENA
i_CLK => w_rw_bit.CLK
i_CLK => w_rw_flag.CLK
i_CLK => w_nbit[0].CLK
i_CLK => w_nbit[1].CLK
i_CLK => w_nbit[2].CLK
i_CLK => w_shift_reg[0].CLK
i_CLK => w_shift_reg[1].CLK
i_CLK => w_shift_reg[2].CLK
i_CLK => w_shift_reg[3].CLK
i_CLK => w_shift_reg[4].CLK
i_CLK => w_shift_reg[5].CLK
i_CLK => w_shift_reg[6].CLK
i_CLK => w_shift_reg[7].CLK
i_CLK => w_phase[0].CLK
i_CLK => w_phase[1].CLK
i_CLK => w_ack.CLK
i_CLK => w_sda.CLK
i_CLK => w_scl.CLK
i_CLK => w_go.CLK
i_CLK => w_mode[0].CLK
i_CLK => w_mode[1].CLK
i_CLK => w_data_buf[0].CLK
i_CLK => w_data_buf[1].CLK
i_CLK => w_data_buf[2].CLK
i_CLK => w_data_buf[3].CLK
i_CLK => w_data_buf[4].CLK
i_CLK => w_data_buf[5].CLK
i_CLK => w_data_buf[6].CLK
i_CLK => w_data_buf[7].CLK
i_CLK => state~5.DATAIN
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_shift_reg.OUTPUTSELECT
i_ENA => w_nbit.OUTPUTSELECT
i_ENA => w_nbit.OUTPUTSELECT
i_ENA => w_nbit.OUTPUTSELECT
i_ENA => w_rw_flag.OUTPUTSELECT
i_ENA => w_rw_bit.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => state.OUTPUTSELECT
i_ENA => w_scl.ENA
i_ENA => w_sda.ENA
i_ENA => w_ack.ENA
i_ENA => w_phase[1].ENA
i_ENA => w_phase[0].ENA
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_data_buf.OUTPUTSELECT
i_ADRSEL => w_mode.OUTPUTSELECT
i_ADRSEL => w_mode.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => o_DATA_OUT.OUTPUTSELECT
i_ADRSEL => process_1.IN0
i_WR => process_1.IN1
i_WR => w_mode[0].ENA
i_WR => w_mode[1].ENA
i_WR => w_data_buf[0].ENA
i_WR => w_data_buf[1].ENA
i_WR => w_data_buf[2].ENA
i_WR => w_data_buf[3].ENA
i_WR => w_data_buf[4].ENA
i_WR => w_data_buf[5].ENA
i_WR => w_data_buf[6].ENA
i_WR => w_data_buf[7].ENA
i_DATA_IN[0] => w_data_buf.DATAB
i_DATA_IN[0] => w_mode.DATAA
i_DATA_IN[1] => w_data_buf.DATAB
i_DATA_IN[1] => w_mode.DATAA
i_DATA_IN[2] => w_data_buf.DATAB
i_DATA_IN[3] => w_data_buf.DATAB
i_DATA_IN[4] => w_data_buf.DATAB
i_DATA_IN[5] => w_data_buf.DATAB
i_DATA_IN[6] => w_data_buf.DATAB
i_DATA_IN[7] => w_data_buf.DATAB
o_DATA_OUT[0] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[1] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[2] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[3] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[4] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[5] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[6] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_OUT[7] <= o_DATA_OUT.DB_MAX_OUTPUT_PORT_TYPE
io_I2C_SCL <> io_I2C_SCL
io_I2C_SDA <> io_I2C_SDA


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS
i_slowClk => i_slowClk~buf0.DATAIN
i_fastClk => o_LdStrobe~reg0.CLK
i_fastClk => w_dly3.CLK
i_fastClk => w_dly2.CLK
i_fastClk => w_dly1.CLK
i_PinsIn[0] => w_pbPressed.IN1
i_PinsIn[0] => o_PinsOut[0].DATAB
i_PinsIn[1] => w_pbPressed.IN1
i_PinsIn[1] => o_PinsOut[1].DATAB
i_PinsIn[2] => w_pbPressed.IN1
i_PinsIn[2] => o_PinsOut[2].DATAB
i_PinsIn[3] => w_pbPressed.IN1
i_PinsIn[3] => o_PinsOut[3].DATAB
i_PinsIn[4] => w_pbPressed.IN1
i_PinsIn[4] => o_PinsOut[4].DATAB
i_PinsIn[5] => w_pbPressed.IN1
i_PinsIn[5] => o_PinsOut[5].DATAB
i_PinsIn[6] => w_pbPressed.IN1
i_PinsIn[6] => o_PinsOut[6].DATAB
i_PinsIn[7] => w_pbPressed.IN1
i_PinsIn[7] => o_PinsOut[7].DATAB
i_PinsIn[8] => w_pbPressed.IN1
i_PinsIn[8] => o_PinsOut[8].DATAB
i_PinsIn[9] => w_pbPressed.IN1
i_PinsIn[9] => o_PinsOut[9].DATAB
i_PinsIn[10] => w_pbPressed.IN1
i_PinsIn[10] => o_PinsOut[10].DATAB
i_PinsIn[11] => w_pbPressed.IN1
i_PinsIn[11] => o_PinsOut[11].DATAB
i_PinsIn[12] => w_pbPressed.IN1
i_PinsIn[12] => o_PinsOut[12].DATAB
i_PinsIn[13] => w_pbPressed.IN1
i_PinsIn[13] => o_PinsOut[13].DATAB
i_PinsIn[14] => w_pbPressed.IN1
i_PinsIn[14] => o_PinsOut[14].DATAB
i_PinsIn[15] => w_pbPressed.IN1
i_PinsIn[15] => o_PinsOut[15].DATAB
i_PinsIn[16] => w_pbPressed.IN1
i_PinsIn[16] => o_PinsOut[16].DATAB
i_PinsIn[17] => w_pbPressed.IN1
i_PinsIn[17] => o_PinsOut[17].DATAB
i_PinsIn[18] => w_pbPressed.IN1
i_PinsIn[18] => o_PinsOut[18].DATAB
i_PinsIn[19] => w_pbPressed.IN1
i_PinsIn[19] => o_PinsOut[19].DATAB
i_PinsIn[20] => w_pbPressed.IN1
i_PinsIn[20] => o_PinsOut[20].DATAB
i_PinsIn[21] => w_pbPressed.IN1
i_PinsIn[21] => o_PinsOut[21].DATAB
i_PinsIn[22] => w_pbPressed.IN1
i_PinsIn[22] => o_PinsOut[22].DATAB
i_PinsIn[23] => w_pbPressed.IN1
i_PinsIn[23] => o_PinsOut[23].DATAB
i_PinsIn[24] => w_pbPressed.IN1
i_PinsIn[24] => o_PinsOut[24].DATAB
i_PinsIn[25] => w_pbPressed.IN1
i_PinsIn[25] => o_PinsOut[25].DATAB
i_PinsIn[26] => w_pbPressed.IN1
i_PinsIn[26] => o_PinsOut[26].DATAB
i_PinsIn[27] => w_pbPressed.IN1
i_PinsIn[27] => o_PinsOut[27].DATAB
i_PinsIn[28] => w_pbPressed.IN1
i_PinsIn[28] => o_PinsOut[28].DATAB
i_PinsIn[29] => w_pbPressed.IN1
i_PinsIn[29] => o_PinsOut[29].DATAB
i_PinsIn[30] => w_pbPressed.IN0
i_PinsIn[30] => o_PinsOut[30].DATAB
i_PinsIn[31] => w_pbPressed.IN1
i_PinsIn[31] => o_PinsOut[31].DATAB
o_LdStrobe <= o_LdStrobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[0] <= o_PinsOut[0]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[1] <= o_PinsOut[1]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[2] <= o_PinsOut[2]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[3] <= o_PinsOut[3]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[4] <= o_PinsOut[4]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[5] <= o_PinsOut[5]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[6] <= o_PinsOut[6]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[7] <= o_PinsOut[7]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[8] <= o_PinsOut[8]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[9] <= o_PinsOut[9]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[10] <= o_PinsOut[10]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[11] <= o_PinsOut[11]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[12] <= o_PinsOut[12]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[13] <= o_PinsOut[13]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[14] <= o_PinsOut[14]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[15] <= o_PinsOut[15]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[16] <= o_PinsOut[16]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[17] <= o_PinsOut[17]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[18] <= o_PinsOut[18]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[19] <= o_PinsOut[19]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[20] <= o_PinsOut[20]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[21] <= o_PinsOut[21]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[22] <= o_PinsOut[22]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[23] <= o_PinsOut[23]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[24] <= o_PinsOut[24]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[25] <= o_PinsOut[25]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[26] <= o_PinsOut[26]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[27] <= o_PinsOut[27]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[28] <= o_PinsOut[28]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[29] <= o_PinsOut[29]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[30] <= o_PinsOut[30]~buf0.DB_MAX_OUTPUT_PORT_TYPE
o_PinsOut[31] <= o_PinsOut[31]~buf0.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB
i_clk => w_dly2.CLK
i_clk => w_dly1.CLK
i_clk => o_PinOut~reg0.CLK
i_clk => w_dly4.CLK
i_clk => w_dly3.CLK
i_clk => w_pulse50ms.CLK
i_clk => w_dig_counter[0].CLK
i_clk => w_dig_counter[1].CLK
i_clk => w_dig_counter[2].CLK
i_clk => w_dig_counter[3].CLK
i_clk => w_dig_counter[4].CLK
i_clk => w_dig_counter[5].CLK
i_clk => w_dig_counter[6].CLK
i_clk => w_dig_counter[7].CLK
i_clk => w_dig_counter[8].CLK
i_clk => w_dig_counter[9].CLK
i_clk => w_dig_counter[10].CLK
i_clk => w_dig_counter[11].CLK
i_clk => w_dig_counter[12].CLK
i_clk => w_dig_counter[13].CLK
i_clk => w_dig_counter[14].CLK
i_clk => w_dig_counter[15].CLK
i_clk => w_dig_counter[16].CLK
i_clk => w_dig_counter[17].CLK
i_clk => w_dig_counter[18].CLK
i_clk => w_dig_counter[19].CLK
i_PinIn => w_dly1.DATAIN
o_PinOut <= o_PinOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|cpu68:cpu1
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => op_code[0].CLK
clk => op_code[1].CLK
clk => op_code[2].CLK
clk => op_code[3].CLK
clk => op_code[4].CLK
clk => op_code[5].CLK
clk => op_code[6].CLK
clk => op_code[7].CLK
clk => iv[0].CLK
clk => iv[1].CLK
clk => ea[0].CLK
clk => ea[1].CLK
clk => ea[2].CLK
clk => ea[3].CLK
clk => ea[4].CLK
clk => ea[5].CLK
clk => ea[6].CLK
clk => ea[7].CLK
clk => ea[8].CLK
clk => ea[9].CLK
clk => ea[10].CLK
clk => ea[11].CLK
clk => ea[12].CLK
clk => ea[13].CLK
clk => ea[14].CLK
clk => ea[15].CLK
clk => acca[0].CLK
clk => acca[1].CLK
clk => acca[2].CLK
clk => acca[3].CLK
clk => acca[4].CLK
clk => acca[5].CLK
clk => acca[6].CLK
clk => acca[7].CLK
clk => accb[0].CLK
clk => accb[1].CLK
clk => accb[2].CLK
clk => accb[3].CLK
clk => accb[4].CLK
clk => accb[5].CLK
clk => accb[6].CLK
clk => accb[7].CLK
clk => xreg[0].CLK
clk => xreg[1].CLK
clk => xreg[2].CLK
clk => xreg[3].CLK
clk => xreg[4].CLK
clk => xreg[5].CLK
clk => xreg[6].CLK
clk => xreg[7].CLK
clk => xreg[8].CLK
clk => xreg[9].CLK
clk => xreg[10].CLK
clk => xreg[11].CLK
clk => xreg[12].CLK
clk => xreg[13].CLK
clk => xreg[14].CLK
clk => xreg[15].CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => sp[8].CLK
clk => sp[9].CLK
clk => sp[10].CLK
clk => sp[11].CLK
clk => sp[12].CLK
clk => sp[13].CLK
clk => sp[14].CLK
clk => sp[15].CLK
clk => md[0].CLK
clk => md[1].CLK
clk => md[2].CLK
clk => md[3].CLK
clk => md[4].CLK
clk => md[5].CLK
clk => md[6].CLK
clk => md[7].CLK
clk => md[8].CLK
clk => md[9].CLK
clk => md[10].CLK
clk => md[11].CLK
clk => md[12].CLK
clk => md[13].CLK
clk => md[14].CLK
clk => md[15].CLK
clk => cc[0].CLK
clk => cc[1].CLK
clk => cc[2].CLK
clk => cc[3].CLK
clk => cc[4].CLK
clk => cc[5].CLK
clk => cc[6].CLK
clk => cc[7].CLK
clk => nmi_req.CLK
clk => nmi_ack.CLK
clk => state~1.DATAIN
rst => nmi_req.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rw <= rw.DB_MAX_OUTPUT_PORT_TYPE
vma <= WideOr86.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector32.IN2
data_in[0] => Selector40.IN2
data_in[0] => Selector57.IN3
data_in[0] => Selector65.IN1
data_in[0] => Selector73.IN1
data_in[0] => Selector81.IN2
data_in[0] => Selector89.IN2
data_in[0] => Selector121.IN3
data_in[0] => Selector129.IN1
data_in[0] => Selector139.IN1
data_in[1] => Selector31.IN2
data_in[1] => Selector39.IN2
data_in[1] => Selector56.IN3
data_in[1] => Selector64.IN1
data_in[1] => Selector72.IN1
data_in[1] => Selector80.IN2
data_in[1] => Selector88.IN2
data_in[1] => Selector120.IN2
data_in[1] => Selector128.IN1
data_in[1] => Selector138.IN1
data_in[2] => Selector30.IN2
data_in[2] => Selector38.IN2
data_in[2] => Selector55.IN3
data_in[2] => Selector63.IN1
data_in[2] => Selector71.IN1
data_in[2] => Selector79.IN2
data_in[2] => Selector87.IN2
data_in[2] => Selector119.IN2
data_in[2] => Selector127.IN1
data_in[2] => Selector137.IN1
data_in[3] => Selector29.IN2
data_in[3] => Selector37.IN2
data_in[3] => Selector54.IN3
data_in[3] => Selector62.IN1
data_in[3] => Selector70.IN1
data_in[3] => Selector78.IN2
data_in[3] => Selector86.IN2
data_in[3] => Selector118.IN2
data_in[3] => Selector126.IN1
data_in[3] => Selector136.IN1
data_in[4] => Selector28.IN2
data_in[4] => Selector36.IN2
data_in[4] => Selector53.IN3
data_in[4] => Selector61.IN1
data_in[4] => Selector69.IN1
data_in[4] => Selector77.IN2
data_in[4] => Selector85.IN2
data_in[4] => Selector117.IN2
data_in[4] => Selector125.IN1
data_in[4] => Selector135.IN1
data_in[5] => Selector27.IN2
data_in[5] => Selector35.IN2
data_in[5] => Selector52.IN3
data_in[5] => Selector60.IN1
data_in[5] => Selector68.IN1
data_in[5] => Selector76.IN2
data_in[5] => Selector84.IN2
data_in[5] => Selector116.IN2
data_in[5] => Selector124.IN1
data_in[5] => Selector134.IN1
data_in[6] => Selector26.IN2
data_in[6] => Selector34.IN2
data_in[6] => Selector51.IN3
data_in[6] => Selector59.IN1
data_in[6] => Selector67.IN1
data_in[6] => Selector75.IN2
data_in[6] => Selector83.IN2
data_in[6] => Selector115.IN2
data_in[6] => Selector123.IN1
data_in[6] => Selector133.IN1
data_in[7] => Selector25.IN2
data_in[7] => Selector33.IN2
data_in[7] => Selector50.IN3
data_in[7] => Selector58.IN1
data_in[7] => Selector66.IN1
data_in[7] => Selector74.IN2
data_in[7] => Selector82.IN2
data_in[7] => Selector114.IN2
data_in[7] => Selector122.IN1
data_in[7] => Selector132.IN1
data_out[0] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => state.OUTPUTSELECT
hold => iv[1].ENA
hold => op_code[7].ENA
hold => op_code[6].ENA
hold => op_code[5].ENA
hold => op_code[4].ENA
hold => op_code[3].ENA
hold => op_code[2].ENA
hold => pc[0].ENA
hold => op_code[1].ENA
hold => ea[0].ENA
hold => acca[0].ENA
hold => accb[0].ENA
hold => xreg[0].ENA
hold => sp[0].ENA
hold => md[0].ENA
hold => cc[0].ENA
hold => iv[0].ENA
hold => op_code[0].ENA
hold => nmi_req.ENA
hold => nmi_ack.ENA
hold => cc[1].ENA
hold => cc[2].ENA
hold => cc[3].ENA
hold => cc[4].ENA
hold => cc[5].ENA
hold => cc[6].ENA
hold => cc[7].ENA
hold => md[1].ENA
hold => md[2].ENA
hold => md[3].ENA
hold => md[4].ENA
hold => md[5].ENA
hold => md[6].ENA
hold => md[7].ENA
hold => md[8].ENA
hold => md[9].ENA
hold => md[10].ENA
hold => md[11].ENA
hold => md[12].ENA
hold => md[13].ENA
hold => md[14].ENA
hold => md[15].ENA
hold => sp[1].ENA
hold => sp[2].ENA
hold => sp[3].ENA
hold => sp[4].ENA
hold => sp[5].ENA
hold => sp[6].ENA
hold => sp[7].ENA
hold => sp[8].ENA
hold => sp[9].ENA
hold => sp[10].ENA
hold => sp[11].ENA
hold => sp[12].ENA
hold => sp[13].ENA
hold => sp[14].ENA
hold => sp[15].ENA
hold => xreg[1].ENA
hold => xreg[2].ENA
hold => xreg[3].ENA
hold => xreg[4].ENA
hold => xreg[5].ENA
hold => xreg[6].ENA
hold => xreg[7].ENA
hold => xreg[8].ENA
hold => xreg[9].ENA
hold => xreg[10].ENA
hold => xreg[11].ENA
hold => xreg[12].ENA
hold => xreg[13].ENA
hold => xreg[14].ENA
hold => xreg[15].ENA
hold => accb[1].ENA
hold => accb[2].ENA
hold => accb[3].ENA
hold => accb[4].ENA
hold => accb[5].ENA
hold => accb[6].ENA
hold => accb[7].ENA
hold => acca[1].ENA
hold => acca[2].ENA
hold => acca[3].ENA
hold => acca[4].ENA
hold => acca[5].ENA
hold => acca[6].ENA
hold => acca[7].ENA
hold => ea[1].ENA
hold => ea[2].ENA
hold => ea[3].ENA
hold => ea[4].ENA
hold => ea[5].ENA
hold => ea[6].ENA
hold => ea[7].ENA
hold => ea[8].ENA
hold => ea[9].ENA
hold => ea[10].ENA
hold => ea[11].ENA
hold => ea[12].ENA
hold => ea[13].ENA
hold => ea[14].ENA
hold => ea[15].ENA
hold => pc[1].ENA
hold => pc[2].ENA
hold => pc[3].ENA
hold => pc[4].ENA
hold => pc[5].ENA
hold => pc[6].ENA
hold => pc[7].ENA
hold => pc[8].ENA
hold => pc[9].ENA
hold => pc[10].ENA
hold => pc[11].ENA
hold => pc[12].ENA
hold => pc[13].ENA
hold => pc[14].ENA
hold => pc[15].ENA
halt => pc_ctrl.OUTPUTSELECT
halt => pc_ctrl.OUTPUTSELECT
halt => nmi_ctrl.OUTPUTSELECT
halt => nmi_ctrl.OUTPUTSELECT
halt => nmi_ctrl.OUTPUTSELECT
halt => next_state.OUTPUTSELECT
halt => next_state.halt_state.DATAB
halt => Selector239.IN7
irq => process_17.IN1
nmi => nmi_handler.IN1
nmi => nmi_handler.IN1
test_alu[0] <= Selector179.DB_MAX_OUTPUT_PORT_TYPE
test_alu[1] <= Selector178.DB_MAX_OUTPUT_PORT_TYPE
test_alu[2] <= Selector177.DB_MAX_OUTPUT_PORT_TYPE
test_alu[3] <= Selector176.DB_MAX_OUTPUT_PORT_TYPE
test_alu[4] <= Selector175.DB_MAX_OUTPUT_PORT_TYPE
test_alu[5] <= Selector174.DB_MAX_OUTPUT_PORT_TYPE
test_alu[6] <= Selector173.DB_MAX_OUTPUT_PORT_TYPE
test_alu[7] <= Selector172.DB_MAX_OUTPUT_PORT_TYPE
test_alu[8] <= Selector171.DB_MAX_OUTPUT_PORT_TYPE
test_alu[9] <= Selector170.DB_MAX_OUTPUT_PORT_TYPE
test_alu[10] <= Selector169.DB_MAX_OUTPUT_PORT_TYPE
test_alu[11] <= Selector168.DB_MAX_OUTPUT_PORT_TYPE
test_alu[12] <= Selector167.DB_MAX_OUTPUT_PORT_TYPE
test_alu[13] <= Selector166.DB_MAX_OUTPUT_PORT_TYPE
test_alu[14] <= Selector165.DB_MAX_OUTPUT_PORT_TYPE
test_alu[15] <= Selector164.DB_MAX_OUTPUT_PORT_TYPE
test_cc[0] <= Selector180.DB_MAX_OUTPUT_PORT_TYPE
test_cc[1] <= Selector185.DB_MAX_OUTPUT_PORT_TYPE
test_cc[2] <= Selector181.DB_MAX_OUTPUT_PORT_TYPE
test_cc[3] <= Selector182.DB_MAX_OUTPUT_PORT_TYPE
test_cc[4] <= Selector183.DB_MAX_OUTPUT_PORT_TYPE
test_cc[5] <= Selector184.DB_MAX_OUTPUT_PORT_TYPE
test_cc[6] <= cc_out.DB_MAX_OUTPUT_PORT_TYPE
test_cc[7] <= cc_out.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|FigForth_ROM:rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0e34:auto_generated.address_a[0]
address_a[1] => altsyncram_0e34:auto_generated.address_a[1]
address_a[2] => altsyncram_0e34:auto_generated.address_a[2]
address_a[3] => altsyncram_0e34:auto_generated.address_a[3]
address_a[4] => altsyncram_0e34:auto_generated.address_a[4]
address_a[5] => altsyncram_0e34:auto_generated.address_a[5]
address_a[6] => altsyncram_0e34:auto_generated.address_a[6]
address_a[7] => altsyncram_0e34:auto_generated.address_a[7]
address_a[8] => altsyncram_0e34:auto_generated.address_a[8]
address_a[9] => altsyncram_0e34:auto_generated.address_a[9]
address_a[10] => altsyncram_0e34:auto_generated.address_a[10]
address_a[11] => altsyncram_0e34:auto_generated.address_a[11]
address_a[12] => altsyncram_0e34:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0e34:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0e34:auto_generated.q_a[0]
q_a[1] <= altsyncram_0e34:auto_generated.q_a[1]
q_a[2] <= altsyncram_0e34:auto_generated.q_a[2]
q_a[3] <= altsyncram_0e34:auto_generated.q_a[3]
q_a[4] <= altsyncram_0e34:auto_generated.q_a[4]
q_a[5] <= altsyncram_0e34:auto_generated.q_a[5]
q_a[6] <= altsyncram_0e34:auto_generated.q_a[6]
q_a[7] <= altsyncram_0e34:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated
address_a[0] => altsyncram_du33:altsyncram1.address_a[0]
address_a[1] => altsyncram_du33:altsyncram1.address_a[1]
address_a[2] => altsyncram_du33:altsyncram1.address_a[2]
address_a[3] => altsyncram_du33:altsyncram1.address_a[3]
address_a[4] => altsyncram_du33:altsyncram1.address_a[4]
address_a[5] => altsyncram_du33:altsyncram1.address_a[5]
address_a[6] => altsyncram_du33:altsyncram1.address_a[6]
address_a[7] => altsyncram_du33:altsyncram1.address_a[7]
address_a[8] => altsyncram_du33:altsyncram1.address_a[8]
address_a[9] => altsyncram_du33:altsyncram1.address_a[9]
address_a[10] => altsyncram_du33:altsyncram1.address_a[10]
address_a[11] => altsyncram_du33:altsyncram1.address_a[11]
address_a[12] => altsyncram_du33:altsyncram1.address_a[12]
clock0 => altsyncram_du33:altsyncram1.clock0
q_a[0] <= altsyncram_du33:altsyncram1.q_a[0]
q_a[1] <= altsyncram_du33:altsyncram1.q_a[1]
q_a[2] <= altsyncram_du33:altsyncram1.q_a[2]
q_a[3] <= altsyncram_du33:altsyncram1.q_a[3]
q_a[4] <= altsyncram_du33:altsyncram1.q_a[4]
q_a[5] <= altsyncram_du33:altsyncram1.q_a[5]
q_a[6] <= altsyncram_du33:altsyncram1.q_a[6]
q_a[7] <= altsyncram_du33:altsyncram1.q_a[7]


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated|altsyncram_du33:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_0e34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|InternalRam4K:sram4kb_1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|M6800_figForth|InternalRam4K:sram4kb_1|altsyncram:altsyncram_component
wren_a => altsyncram_12q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_12q3:auto_generated.data_a[0]
data_a[1] => altsyncram_12q3:auto_generated.data_a[1]
data_a[2] => altsyncram_12q3:auto_generated.data_a[2]
data_a[3] => altsyncram_12q3:auto_generated.data_a[3]
data_a[4] => altsyncram_12q3:auto_generated.data_a[4]
data_a[5] => altsyncram_12q3:auto_generated.data_a[5]
data_a[6] => altsyncram_12q3:auto_generated.data_a[6]
data_a[7] => altsyncram_12q3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_12q3:auto_generated.address_a[0]
address_a[1] => altsyncram_12q3:auto_generated.address_a[1]
address_a[2] => altsyncram_12q3:auto_generated.address_a[2]
address_a[3] => altsyncram_12q3:auto_generated.address_a[3]
address_a[4] => altsyncram_12q3:auto_generated.address_a[4]
address_a[5] => altsyncram_12q3:auto_generated.address_a[5]
address_a[6] => altsyncram_12q3:auto_generated.address_a[6]
address_a[7] => altsyncram_12q3:auto_generated.address_a[7]
address_a[8] => altsyncram_12q3:auto_generated.address_a[8]
address_a[9] => altsyncram_12q3:auto_generated.address_a[9]
address_a[10] => altsyncram_12q3:auto_generated.address_a[10]
address_a[11] => altsyncram_12q3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_12q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_12q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_12q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_12q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_12q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_12q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_12q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_12q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_12q3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|M6800_figForth|InternalRam4K:sram4kb_2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|M6800_figForth|InternalRam4K:sram4kb_2|altsyncram:altsyncram_component
wren_a => altsyncram_12q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_12q3:auto_generated.data_a[0]
data_a[1] => altsyncram_12q3:auto_generated.data_a[1]
data_a[2] => altsyncram_12q3:auto_generated.data_a[2]
data_a[3] => altsyncram_12q3:auto_generated.data_a[3]
data_a[4] => altsyncram_12q3:auto_generated.data_a[4]
data_a[5] => altsyncram_12q3:auto_generated.data_a[5]
data_a[6] => altsyncram_12q3:auto_generated.data_a[6]
data_a[7] => altsyncram_12q3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_12q3:auto_generated.address_a[0]
address_a[1] => altsyncram_12q3:auto_generated.address_a[1]
address_a[2] => altsyncram_12q3:auto_generated.address_a[2]
address_a[3] => altsyncram_12q3:auto_generated.address_a[3]
address_a[4] => altsyncram_12q3:auto_generated.address_a[4]
address_a[5] => altsyncram_12q3:auto_generated.address_a[5]
address_a[6] => altsyncram_12q3:auto_generated.address_a[6]
address_a[7] => altsyncram_12q3:auto_generated.address_a[7]
address_a[8] => altsyncram_12q3:auto_generated.address_a[8]
address_a[9] => altsyncram_12q3:auto_generated.address_a[9]
address_a[10] => altsyncram_12q3:auto_generated.address_a[10]
address_a[11] => altsyncram_12q3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_12q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_12q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_12q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_12q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_12q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_12q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_12q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_12q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_12q3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|InternalRam4K:sram4kb_2|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|M6800_figForth|InternalRam16K:sram16kb
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component
wren_a => altsyncram_m3q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m3q3:auto_generated.data_a[0]
data_a[1] => altsyncram_m3q3:auto_generated.data_a[1]
data_a[2] => altsyncram_m3q3:auto_generated.data_a[2]
data_a[3] => altsyncram_m3q3:auto_generated.data_a[3]
data_a[4] => altsyncram_m3q3:auto_generated.data_a[4]
data_a[5] => altsyncram_m3q3:auto_generated.data_a[5]
data_a[6] => altsyncram_m3q3:auto_generated.data_a[6]
data_a[7] => altsyncram_m3q3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m3q3:auto_generated.address_a[0]
address_a[1] => altsyncram_m3q3:auto_generated.address_a[1]
address_a[2] => altsyncram_m3q3:auto_generated.address_a[2]
address_a[3] => altsyncram_m3q3:auto_generated.address_a[3]
address_a[4] => altsyncram_m3q3:auto_generated.address_a[4]
address_a[5] => altsyncram_m3q3:auto_generated.address_a[5]
address_a[6] => altsyncram_m3q3:auto_generated.address_a[6]
address_a[7] => altsyncram_m3q3:auto_generated.address_a[7]
address_a[8] => altsyncram_m3q3:auto_generated.address_a[8]
address_a[9] => altsyncram_m3q3:auto_generated.address_a[9]
address_a[10] => altsyncram_m3q3:auto_generated.address_a[10]
address_a[11] => altsyncram_m3q3:auto_generated.address_a[11]
address_a[12] => altsyncram_m3q3:auto_generated.address_a[12]
address_a[13] => altsyncram_m3q3:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m3q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m3q3:auto_generated.q_a[0]
q_a[1] <= altsyncram_m3q3:auto_generated.q_a[1]
q_a[2] <= altsyncram_m3q3:auto_generated.q_a[2]
q_a[3] <= altsyncram_m3q3:auto_generated.q_a[3]
q_a[4] <= altsyncram_m3q3:auto_generated.q_a[4]
q_a[5] <= altsyncram_m3q3:auto_generated.q_a[5]
q_a[6] <= altsyncram_m3q3:auto_generated.q_a[6]
q_a[7] <= altsyncram_m3q3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]
wren_a => decode_jsa:decode3.enable


|M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|M6800_figForth|SBCTextDisplayRGB:vdu
n_reset => dispState.del3.OUTPUTSELECT
n_reset => dispState.del2.OUTPUTSELECT
n_reset => dispState.deleteLine.OUTPUTSELECT
n_reset => dispState.ins3.OUTPUTSELECT
n_reset => dispState.ins2.OUTPUTSELECT
n_reset => dispState.insertLine.OUTPUTSELECT
n_reset => dispState.clearC2.OUTPUTSELECT
n_reset => dispState.clearChar.OUTPUTSELECT
n_reset => dispState.clearS2.OUTPUTSELECT
n_reset => dispState.clearScreen.OUTPUTSELECT
n_reset => dispState.clearL2.OUTPUTSELECT
n_reset => dispState.clearLine.OUTPUTSELECT
n_reset => dispState.dispNextLoc.OUTPUTSELECT
n_reset => dispState.dispWrite.OUTPUTSELECT
n_reset => dispState.idle.OUTPUTSELECT
n_reset => escState.processingAdditionalParams.OUTPUTSELECT
n_reset => escState.processingParams.OUTPUTSELECT
n_reset => escState.waitForLeftBracket.OUTPUTSELECT
n_reset => escState.none.OUTPUTSELECT
n_reset => dispAttWRData[0].PRESET
n_reset => dispAttWRData[1].PRESET
n_reset => dispAttWRData[2].PRESET
n_reset => dispAttWRData[3].PRESET
n_reset => dispAttWRData[4].ACLR
n_reset => dispAttWRData[5].ACLR
n_reset => dispAttWRData[6].ACLR
n_reset => dispAttWRData[7].ACLR
n_reset => dispWR.ENA
n_reset => dispCharWRData[7].ENA
n_reset => dispCharWRData[6].ENA
n_reset => dispCharWRData[5].ENA
n_reset => dispCharWRData[4].ENA
n_reset => dispCharWRData[3].ENA
n_reset => dispCharWRData[2].ENA
n_reset => dispCharWRData[1].ENA
n_reset => dispCharWRData[0].ENA
n_reset => dispByteSent.ENA
n_reset => paramCount[2].ENA
n_reset => paramCount[1].ENA
n_reset => paramCount[0].ENA
n_reset => param1[6].ENA
n_reset => param1[5].ENA
n_reset => param1[4].ENA
n_reset => param1[3].ENA
n_reset => param1[2].ENA
n_reset => param1[1].ENA
n_reset => param1[0].ENA
n_reset => param2[6].ENA
n_reset => param2[5].ENA
n_reset => param2[4].ENA
n_reset => param2[3].ENA
n_reset => param2[2].ENA
n_reset => param2[1].ENA
n_reset => param2[0].ENA
n_reset => param3[6].ENA
n_reset => param3[5].ENA
n_reset => param3[4].ENA
n_reset => param3[3].ENA
n_reset => param3[2].ENA
n_reset => param3[1].ENA
n_reset => param3[0].ENA
n_reset => param4[6].ENA
n_reset => param4[5].ENA
n_reset => param4[4].ENA
n_reset => param4[3].ENA
n_reset => param4[2].ENA
n_reset => param4[1].ENA
n_reset => param4[0].ENA
n_reset => cursorVert[4].ENA
n_reset => cursorVert[3].ENA
n_reset => cursorVert[2].ENA
n_reset => cursorVert[1].ENA
n_reset => cursorVert[0].ENA
n_reset => cursorHoriz[6].ENA
n_reset => cursorHoriz[5].ENA
n_reset => cursorHoriz[4].ENA
n_reset => cursorHoriz[3].ENA
n_reset => cursorHoriz[2].ENA
n_reset => cursorHoriz[1].ENA
n_reset => cursorHoriz[0].ENA
n_reset => cursorVertRestore[4].ENA
n_reset => cursorVertRestore[3].ENA
n_reset => cursorVertRestore[2].ENA
n_reset => cursorVertRestore[1].ENA
n_reset => cursorVertRestore[0].ENA
n_reset => cursorHorizRestore[6].ENA
n_reset => cursorHorizRestore[5].ENA
n_reset => cursorHorizRestore[4].ENA
n_reset => cursorHorizRestore[3].ENA
n_reset => cursorHorizRestore[2].ENA
n_reset => cursorHorizRestore[1].ENA
n_reset => cursorHorizRestore[0].ENA
n_reset => savedCursorHoriz[6].ENA
n_reset => savedCursorHoriz[5].ENA
n_reset => savedCursorHoriz[4].ENA
n_reset => savedCursorHoriz[3].ENA
n_reset => savedCursorHoriz[2].ENA
n_reset => savedCursorHoriz[1].ENA
n_reset => savedCursorHoriz[0].ENA
n_reset => savedCursorVert[4].ENA
n_reset => savedCursorVert[3].ENA
n_reset => savedCursorVert[2].ENA
n_reset => savedCursorVert[1].ENA
n_reset => savedCursorVert[0].ENA
n_reset => attInverse.ENA
n_reset => attBold.ENA
n_reset => startAddr[10].ENA
n_reset => startAddr[9].ENA
n_reset => startAddr[8].ENA
n_reset => startAddr[7].ENA
n_reset => startAddr[6].ENA
n_reset => startAddr[5].ENA
n_reset => startAddr[4].ENA
n_reset => startAddr[3].ENA
n_reset => startAddr[2].ENA
n_reset => startAddr[1].ENA
n_reset => startAddr[0].ENA
clk => cgaboldrom:GEN_EXT_CHARS:fontRom.clock
clk => kbBuffer~10.CLK
clk => kbBuffer~0.CLK
clk => kbBuffer~1.CLK
clk => kbBuffer~2.CLK
clk => kbBuffer~3.CLK
clk => kbBuffer~4.CLK
clk => kbBuffer~5.CLK
clk => kbBuffer~6.CLK
clk => kbBuffer~7.CLK
clk => kbBuffer~8.CLK
clk => kbBuffer~9.CLK
clk => dispWR.CLK
clk => startAddr[0].CLK
clk => startAddr[1].CLK
clk => startAddr[2].CLK
clk => startAddr[3].CLK
clk => startAddr[4].CLK
clk => startAddr[5].CLK
clk => startAddr[6].CLK
clk => startAddr[7].CLK
clk => startAddr[8].CLK
clk => startAddr[9].CLK
clk => startAddr[10].CLK
clk => attBold.CLK
clk => attInverse.CLK
clk => savedCursorVert[0].CLK
clk => savedCursorVert[1].CLK
clk => savedCursorVert[2].CLK
clk => savedCursorVert[3].CLK
clk => savedCursorVert[4].CLK
clk => savedCursorHoriz[0].CLK
clk => savedCursorHoriz[1].CLK
clk => savedCursorHoriz[2].CLK
clk => savedCursorHoriz[3].CLK
clk => savedCursorHoriz[4].CLK
clk => savedCursorHoriz[5].CLK
clk => savedCursorHoriz[6].CLK
clk => cursorHorizRestore[0].CLK
clk => cursorHorizRestore[1].CLK
clk => cursorHorizRestore[2].CLK
clk => cursorHorizRestore[3].CLK
clk => cursorHorizRestore[4].CLK
clk => cursorHorizRestore[5].CLK
clk => cursorHorizRestore[6].CLK
clk => cursorVertRestore[0].CLK
clk => cursorVertRestore[1].CLK
clk => cursorVertRestore[2].CLK
clk => cursorVertRestore[3].CLK
clk => cursorVertRestore[4].CLK
clk => cursorHoriz[0].CLK
clk => cursorHoriz[1].CLK
clk => cursorHoriz[2].CLK
clk => cursorHoriz[3].CLK
clk => cursorHoriz[4].CLK
clk => cursorHoriz[5].CLK
clk => cursorHoriz[6].CLK
clk => cursorVert[0].CLK
clk => cursorVert[1].CLK
clk => cursorVert[2].CLK
clk => cursorVert[3].CLK
clk => cursorVert[4].CLK
clk => param4[0].CLK
clk => param4[1].CLK
clk => param4[2].CLK
clk => param4[3].CLK
clk => param4[4].CLK
clk => param4[5].CLK
clk => param4[6].CLK
clk => param3[0].CLK
clk => param3[1].CLK
clk => param3[2].CLK
clk => param3[3].CLK
clk => param3[4].CLK
clk => param3[5].CLK
clk => param3[6].CLK
clk => param2[0].CLK
clk => param2[1].CLK
clk => param2[2].CLK
clk => param2[3].CLK
clk => param2[4].CLK
clk => param2[5].CLK
clk => param2[6].CLK
clk => param1[0].CLK
clk => param1[1].CLK
clk => param1[2].CLK
clk => param1[3].CLK
clk => param1[4].CLK
clk => param1[5].CLK
clk => param1[6].CLK
clk => paramCount[0].CLK
clk => paramCount[1].CLK
clk => paramCount[2].CLK
clk => dispByteSent.CLK
clk => dispCharWRData[0].CLK
clk => dispCharWRData[1].CLK
clk => dispCharWRData[2].CLK
clk => dispCharWRData[3].CLK
clk => dispCharWRData[4].CLK
clk => dispCharWRData[5].CLK
clk => dispCharWRData[6].CLK
clk => dispCharWRData[7].CLK
clk => dispAttWRData[0].CLK
clk => dispAttWRData[1].CLK
clk => dispAttWRData[2].CLK
clk => dispAttWRData[3].CLK
clk => dispAttWRData[4].CLK
clk => dispAttWRData[5].CLK
clk => dispAttWRData[6].CLK
clk => dispAttWRData[7].CLK
clk => ps2PreviousByte[0].CLK
clk => ps2PreviousByte[1].CLK
clk => ps2PreviousByte[2].CLK
clk => ps2PreviousByte[3].CLK
clk => ps2PreviousByte[4].CLK
clk => ps2PreviousByte[5].CLK
clk => ps2PreviousByte[6].CLK
clk => ps2PreviousByte[7].CLK
clk => ps2Caps.CLK
clk => ps2Num.CLK
clk => ps2Scroll.CLK
clk => n_kbWR.CLK
clk => ps2WriteByte2[0].CLK
clk => ps2WriteByte2[1].CLK
clk => ps2WriteByte2[2].CLK
clk => ps2WriteByte2[3].CLK
clk => ps2WriteByte2[4].CLK
clk => ps2WriteByte2[5].CLK
clk => ps2WriteByte2[6].CLK
clk => ps2WriteByte2[7].CLK
clk => ps2WriteByte[0].CLK
clk => ps2WriteByte[1].CLK
clk => ps2WriteByte[2].CLK
clk => ps2WriteByte[3].CLK
clk => ps2WriteByte[4].CLK
clk => ps2WriteByte[5].CLK
clk => ps2WriteByte[6].CLK
clk => ps2WriteByte[7].CLK
clk => ps2Ctrl.CLK
clk => ps2Shift.CLK
clk => FNkeysSig[0].CLK
clk => FNkeysSig[1].CLK
clk => FNkeysSig[2].CLK
clk => FNkeysSig[3].CLK
clk => FNkeysSig[4].CLK
clk => FNkeysSig[5].CLK
clk => FNkeysSig[6].CLK
clk => FNkeysSig[7].CLK
clk => FNkeysSig[8].CLK
clk => FNkeysSig[9].CLK
clk => FNkeysSig[10].CLK
clk => FNkeysSig[11].CLK
clk => FNkeysSig[12].CLK
clk => FNtoggledKeysSig[0].CLK
clk => FNtoggledKeysSig[1].CLK
clk => FNtoggledKeysSig[2].CLK
clk => FNtoggledKeysSig[3].CLK
clk => FNtoggledKeysSig[4].CLK
clk => FNtoggledKeysSig[5].CLK
clk => FNtoggledKeysSig[6].CLK
clk => FNtoggledKeysSig[7].CLK
clk => FNtoggledKeysSig[8].CLK
clk => FNtoggledKeysSig[9].CLK
clk => FNtoggledKeysSig[10].CLK
clk => FNtoggledKeysSig[11].CLK
clk => FNtoggledKeysSig[12].CLK
clk => ps2ConvertedByte[0].CLK
clk => ps2ConvertedByte[1].CLK
clk => ps2ConvertedByte[2].CLK
clk => ps2ConvertedByte[3].CLK
clk => ps2ConvertedByte[4].CLK
clk => ps2ConvertedByte[5].CLK
clk => ps2ConvertedByte[6].CLK
clk => ps2ClkCount[0].CLK
clk => ps2ClkCount[1].CLK
clk => ps2ClkCount[2].CLK
clk => ps2ClkCount[3].CLK
clk => ps2Byte[0].CLK
clk => ps2Byte[1].CLK
clk => ps2Byte[2].CLK
clk => ps2Byte[3].CLK
clk => ps2Byte[4].CLK
clk => ps2Byte[5].CLK
clk => ps2Byte[6].CLK
clk => ps2Byte[7].CLK
clk => kbWatchdogTimer[0].CLK
clk => kbWatchdogTimer[1].CLK
clk => kbWatchdogTimer[2].CLK
clk => kbWatchdogTimer[3].CLK
clk => kbWatchdogTimer[4].CLK
clk => kbWatchdogTimer[5].CLK
clk => kbWatchdogTimer[6].CLK
clk => kbWatchdogTimer[7].CLK
clk => kbWatchdogTimer[8].CLK
clk => kbWatchdogTimer[9].CLK
clk => kbWatchdogTimer[10].CLK
clk => kbWatchdogTimer[11].CLK
clk => kbWatchdogTimer[12].CLK
clk => kbWatchdogTimer[13].CLK
clk => kbWatchdogTimer[14].CLK
clk => kbWatchdogTimer[15].CLK
clk => kbWatchdogTimer[16].CLK
clk => kbWatchdogTimer[17].CLK
clk => kbWatchdogTimer[18].CLK
clk => kbWatchdogTimer[19].CLK
clk => kbWatchdogTimer[20].CLK
clk => kbWatchdogTimer[21].CLK
clk => kbWatchdogTimer[22].CLK
clk => kbWatchdogTimer[23].CLK
clk => kbWatchdogTimer[24].CLK
clk => kbWatchdogTimer[25].CLK
clk => ps2DataOut.CLK
clk => ps2ClkOut.CLK
clk => kbWriteTimer[0].CLK
clk => kbWriteTimer[1].CLK
clk => kbWriteTimer[2].CLK
clk => kbWriteTimer[3].CLK
clk => kbWriteTimer[4].CLK
clk => kbWriteTimer[5].CLK
clk => kbWriteTimer[6].CLK
clk => kbWriteTimer[7].CLK
clk => kbWriteTimer[8].CLK
clk => kbWriteTimer[9].CLK
clk => kbWriteTimer[10].CLK
clk => kbWriteTimer[11].CLK
clk => kbWriteTimer[12].CLK
clk => kbWriteTimer[13].CLK
clk => kbWriteTimer[14].CLK
clk => kbWriteTimer[15].CLK
clk => kbWriteTimer[16].CLK
clk => kbWriteTimer[17].CLK
clk => kbWriteTimer[18].CLK
clk => kbWriteTimer[19].CLK
clk => kbWriteTimer[20].CLK
clk => kbWriteTimer[21].CLK
clk => kbWriteTimer[22].CLK
clk => kbWriteTimer[23].CLK
clk => kbWriteTimer[24].CLK
clk => kbWriteTimer[25].CLK
clk => kbWRParity.CLK
clk => ps2WriteClkCount[0].CLK
clk => ps2WriteClkCount[1].CLK
clk => ps2WriteClkCount[2].CLK
clk => ps2WriteClkCount[3].CLK
clk => ps2WriteClkCount[4].CLK
clk => kbInPointer[0].CLK
clk => kbInPointer[1].CLK
clk => kbInPointer[2].CLK
clk => kbInPointer[3].CLK
clk => ps2PrevClk.CLK
clk => ps2ClkFilter[0].CLK
clk => ps2ClkFilter[1].CLK
clk => ps2ClkFilter[2].CLK
clk => ps2ClkFilter[3].CLK
clk => ps2ClkFilter[4].CLK
clk => ps2ClkFilter[5].CLK
clk => ps2ClkFiltered.CLK
clk => func_reset.CLK
clk => cursorOn.CLK
clk => cursBlinkCount[0].CLK
clk => cursBlinkCount[1].CLK
clk => cursBlinkCount[2].CLK
clk => cursBlinkCount[3].CLK
clk => cursBlinkCount[4].CLK
clk => cursBlinkCount[5].CLK
clk => cursBlinkCount[6].CLK
clk => cursBlinkCount[7].CLK
clk => cursBlinkCount[8].CLK
clk => cursBlinkCount[9].CLK
clk => cursBlinkCount[10].CLK
clk => cursBlinkCount[11].CLK
clk => cursBlinkCount[12].CLK
clk => cursBlinkCount[13].CLK
clk => cursBlinkCount[14].CLK
clk => cursBlinkCount[15].CLK
clk => cursBlinkCount[16].CLK
clk => cursBlinkCount[17].CLK
clk => cursBlinkCount[18].CLK
clk => cursBlinkCount[19].CLK
clk => cursBlinkCount[20].CLK
clk => cursBlinkCount[21].CLK
clk => cursBlinkCount[22].CLK
clk => cursBlinkCount[23].CLK
clk => cursBlinkCount[24].CLK
clk => cursBlinkCount[25].CLK
clk => video~reg0.CLK
clk => videoB1~reg0.CLK
clk => videoG1~reg0.CLK
clk => videoR1~reg0.CLK
clk => videoB0~reg0.CLK
clk => videoG0~reg0.CLK
clk => videoR0~reg0.CLK
clk => pixelClockCount[0].CLK
clk => pixelClockCount[1].CLK
clk => pixelClockCount[2].CLK
clk => pixelClockCount[3].CLK
clk => vSync~reg0.CLK
clk => hSync~reg0.CLK
clk => charScanLine[0].CLK
clk => charScanLine[1].CLK
clk => charScanLine[2].CLK
clk => charScanLine[3].CLK
clk => charVert[0].CLK
clk => charVert[1].CLK
clk => charVert[2].CLK
clk => charVert[3].CLK
clk => charVert[4].CLK
clk => vActive.CLK
clk => vertLineCount[0].CLK
clk => vertLineCount[1].CLK
clk => vertLineCount[2].CLK
clk => vertLineCount[3].CLK
clk => vertLineCount[4].CLK
clk => vertLineCount[5].CLK
clk => vertLineCount[6].CLK
clk => vertLineCount[7].CLK
clk => vertLineCount[8].CLK
clk => vertLineCount[9].CLK
clk => charHoriz[0].CLK
clk => charHoriz[1].CLK
clk => charHoriz[2].CLK
clk => charHoriz[3].CLK
clk => charHoriz[4].CLK
clk => charHoriz[5].CLK
clk => charHoriz[6].CLK
clk => pixelCount[0].CLK
clk => pixelCount[1].CLK
clk => pixelCount[2].CLK
clk => hActive.CLK
clk => horizCount[0].CLK
clk => horizCount[1].CLK
clk => horizCount[2].CLK
clk => horizCount[3].CLK
clk => horizCount[4].CLK
clk => horizCount[5].CLK
clk => horizCount[6].CLK
clk => horizCount[7].CLK
clk => horizCount[8].CLK
clk => horizCount[9].CLK
clk => horizCount[10].CLK
clk => horizCount[11].CLK
clk => displayram2k:GEN_2KRAM:dispCharRam.clock
clk => dispState~16.DATAIN
clk => escState~3.DATAIN
clk => kbBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => dispByteLatch[0].CLK
n_wr => dispByteLatch[1].CLK
n_wr => dispByteLatch[2].CLK
n_wr => dispByteLatch[3].CLK
n_wr => dispByteLatch[4].CLK
n_wr => dispByteLatch[5].CLK
n_wr => dispByteLatch[6].CLK
n_wr => dispByteLatch[7].CLK
n_wr => dispByteWritten.CLK
n_wr => process_2.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => kbReadPointer[0].CLK
n_rd => kbReadPointer[1].CLK
n_rd => kbReadPointer[2].CLK
n_rd => kbReadPointer[3].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_2.IN1
regSel => kbReadPointer[3].ENA
regSel => kbReadPointer[2].ENA
regSel => kbReadPointer[1].ENA
regSel => kbReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => dispByteLatch[0].ENA
regSel => dispByteLatch[1].ENA
regSel => dispByteLatch[2].ENA
regSel => dispByteLatch[3].ENA
regSel => dispByteLatch[4].ENA
regSel => dispByteLatch[5].ENA
regSel => dispByteLatch[6].ENA
regSel => dispByteLatch[7].ENA
regSel => dispByteWritten.ENA
dataIn[0] => Equal8.IN3
dataIn[0] => dispByteLatch.DATAB
dataIn[1] => Equal8.IN2
dataIn[1] => dispByteLatch.DATAB
dataIn[2] => dispByteLatch.DATAB
dataIn[3] => dispByteLatch.DATAB
dataIn[4] => dispByteLatch.DATAB
dataIn[5] => dispByteLatch.DATAB
dataIn[5] => controlReg[5].DATAIN
dataIn[6] => dispByteLatch.DATAB
dataIn[6] => controlReg[6].DATAIN
dataIn[7] => dispByteLatch.DATAB
dataIn[7] => controlReg[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= LessThan12.DB_MAX_OUTPUT_PORT_TYPE
videoR0 <= videoR0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoR1 <= videoR1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG0 <= videoG0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG1 <= videoG1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB0 <= videoB0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB1 <= videoB1~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSync <= hSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
video <= video~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE
ps2Clk <> ps2Clk
ps2Data <> ps2Data
FNkeys[0] <= FNkeysSig[0].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[1] <= FNkeysSig[1].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[2] <= FNkeysSig[2].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[3] <= FNkeysSig[3].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[4] <= FNkeysSig[4].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[5] <= FNkeysSig[5].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[6] <= FNkeysSig[6].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[7] <= FNkeysSig[7].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[8] <= FNkeysSig[8].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[9] <= FNkeysSig[9].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[10] <= FNkeysSig[10].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[11] <= FNkeysSig[11].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[12] <= FNkeysSig[12].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[0] <= FNtoggledKeysSig[0].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[1] <= FNtoggledKeysSig[1].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[2] <= FNtoggledKeysSig[2].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[3] <= FNtoggledKeysSig[3].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[4] <= FNtoggledKeysSig[4].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[5] <= FNtoggledKeysSig[5].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[6] <= FNtoggledKeysSig[6].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[7] <= FNtoggledKeysSig[7].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[8] <= FNtoggledKeysSig[8].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[9] <= FNtoggledKeysSig[9].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[10] <= FNtoggledKeysSig[10].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[11] <= FNtoggledKeysSig[11].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[12] <= FNtoggledKeysSig[12].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qqa1:auto_generated.address_a[0]
address_a[1] => altsyncram_qqa1:auto_generated.address_a[1]
address_a[2] => altsyncram_qqa1:auto_generated.address_a[2]
address_a[3] => altsyncram_qqa1:auto_generated.address_a[3]
address_a[4] => altsyncram_qqa1:auto_generated.address_a[4]
address_a[5] => altsyncram_qqa1:auto_generated.address_a[5]
address_a[6] => altsyncram_qqa1:auto_generated.address_a[6]
address_a[7] => altsyncram_qqa1:auto_generated.address_a[7]
address_a[8] => altsyncram_qqa1:auto_generated.address_a[8]
address_a[9] => altsyncram_qqa1:auto_generated.address_a[9]
address_a[10] => altsyncram_qqa1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qqa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qqa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qqa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qqa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qqa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qqa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qqa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qqa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qqa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
wren_a => altsyncram_shh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_shh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_shh2:auto_generated.data_a[0]
data_a[1] => altsyncram_shh2:auto_generated.data_a[1]
data_a[2] => altsyncram_shh2:auto_generated.data_a[2]
data_a[3] => altsyncram_shh2:auto_generated.data_a[3]
data_a[4] => altsyncram_shh2:auto_generated.data_a[4]
data_a[5] => altsyncram_shh2:auto_generated.data_a[5]
data_a[6] => altsyncram_shh2:auto_generated.data_a[6]
data_a[7] => altsyncram_shh2:auto_generated.data_a[7]
data_b[0] => altsyncram_shh2:auto_generated.data_b[0]
data_b[1] => altsyncram_shh2:auto_generated.data_b[1]
data_b[2] => altsyncram_shh2:auto_generated.data_b[2]
data_b[3] => altsyncram_shh2:auto_generated.data_b[3]
data_b[4] => altsyncram_shh2:auto_generated.data_b[4]
data_b[5] => altsyncram_shh2:auto_generated.data_b[5]
data_b[6] => altsyncram_shh2:auto_generated.data_b[6]
data_b[7] => altsyncram_shh2:auto_generated.data_b[7]
address_a[0] => altsyncram_shh2:auto_generated.address_a[0]
address_a[1] => altsyncram_shh2:auto_generated.address_a[1]
address_a[2] => altsyncram_shh2:auto_generated.address_a[2]
address_a[3] => altsyncram_shh2:auto_generated.address_a[3]
address_a[4] => altsyncram_shh2:auto_generated.address_a[4]
address_a[5] => altsyncram_shh2:auto_generated.address_a[5]
address_a[6] => altsyncram_shh2:auto_generated.address_a[6]
address_a[7] => altsyncram_shh2:auto_generated.address_a[7]
address_a[8] => altsyncram_shh2:auto_generated.address_a[8]
address_a[9] => altsyncram_shh2:auto_generated.address_a[9]
address_a[10] => altsyncram_shh2:auto_generated.address_a[10]
address_b[0] => altsyncram_shh2:auto_generated.address_b[0]
address_b[1] => altsyncram_shh2:auto_generated.address_b[1]
address_b[2] => altsyncram_shh2:auto_generated.address_b[2]
address_b[3] => altsyncram_shh2:auto_generated.address_b[3]
address_b[4] => altsyncram_shh2:auto_generated.address_b[4]
address_b[5] => altsyncram_shh2:auto_generated.address_b[5]
address_b[6] => altsyncram_shh2:auto_generated.address_b[6]
address_b[7] => altsyncram_shh2:auto_generated.address_b[7]
address_b[8] => altsyncram_shh2:auto_generated.address_b[8]
address_b[9] => altsyncram_shh2:auto_generated.address_b[9]
address_b[10] => altsyncram_shh2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_shh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_shh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_shh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_shh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_shh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_shh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_shh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_shh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_shh2:auto_generated.q_a[7]
q_b[0] <= altsyncram_shh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_shh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_shh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_shh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_shh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_shh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_shh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_shh2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|M6800_figForth|bufferedUART:acia
clk => rxBuffer~12.CLK
clk => rxBuffer~0.CLK
clk => rxBuffer~1.CLK
clk => rxBuffer~2.CLK
clk => rxBuffer~3.CLK
clk => rxBuffer~4.CLK
clk => rxBuffer~5.CLK
clk => rxBuffer~6.CLK
clk => rxBuffer~7.CLK
clk => rxBuffer~8.CLK
clk => rxBuffer~9.CLK
clk => rxBuffer~10.CLK
clk => rxBuffer~11.CLK
clk => txBuffer[0].CLK
clk => txBuffer[1].CLK
clk => txBuffer[2].CLK
clk => txBuffer[3].CLK
clk => txBuffer[4].CLK
clk => txBuffer[5].CLK
clk => txBuffer[6].CLK
clk => txBuffer[7].CLK
clk => txd~reg0.CLK
clk => txByteSent.CLK
clk => txClockCount[0].CLK
clk => txClockCount[1].CLK
clk => txClockCount[2].CLK
clk => txClockCount[3].CLK
clk => txClockCount[4].CLK
clk => txClockCount[5].CLK
clk => txBitCount[0].CLK
clk => txBitCount[1].CLK
clk => txBitCount[2].CLK
clk => txBitCount[3].CLK
clk => rxCurrentByteBuffer[0].CLK
clk => rxCurrentByteBuffer[1].CLK
clk => rxCurrentByteBuffer[2].CLK
clk => rxCurrentByteBuffer[3].CLK
clk => rxCurrentByteBuffer[4].CLK
clk => rxCurrentByteBuffer[5].CLK
clk => rxCurrentByteBuffer[6].CLK
clk => rxCurrentByteBuffer[7].CLK
clk => rxInPointer[0].CLK
clk => rxInPointer[1].CLK
clk => rxInPointer[2].CLK
clk => rxInPointer[3].CLK
clk => rxInPointer[4].CLK
clk => rxInPointer[5].CLK
clk => rxClockCount[0].CLK
clk => rxClockCount[1].CLK
clk => rxClockCount[2].CLK
clk => rxClockCount[3].CLK
clk => rxClockCount[4].CLK
clk => rxClockCount[5].CLK
clk => rxBitCount[0].CLK
clk => rxBitCount[1].CLK
clk => rxBitCount[2].CLK
clk => rxBitCount[3].CLK
clk => rxFilter[0].CLK
clk => rxFilter[1].CLK
clk => rxFilter[2].CLK
clk => rxFilter[3].CLK
clk => rxFilter[4].CLK
clk => rxFilter[5].CLK
clk => rxdFiltered.CLK
clk => func_reset.CLK
clk => n_rts~reg0.CLK
clk => txState~4.DATAIN
clk => rxState~4.DATAIN
clk => rxBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => txByteLatch[0].CLK
n_wr => txByteLatch[1].CLK
n_wr => txByteLatch[2].CLK
n_wr => txByteLatch[3].CLK
n_wr => txByteLatch[4].CLK
n_wr => txByteLatch[5].CLK
n_wr => txByteLatch[6].CLK
n_wr => txByteLatch[7].CLK
n_wr => txByteWritten.CLK
n_wr => process_1.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => rxReadPointer[0].CLK
n_rd => rxReadPointer[1].CLK
n_rd => rxReadPointer[2].CLK
n_rd => rxReadPointer[3].CLK
n_rd => rxReadPointer[4].CLK
n_rd => rxReadPointer[5].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_1.IN1
regSel => rxReadPointer[5].ENA
regSel => rxReadPointer[4].ENA
regSel => rxReadPointer[3].ENA
regSel => rxReadPointer[2].ENA
regSel => rxReadPointer[1].ENA
regSel => rxReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => txByteLatch[0].ENA
regSel => txByteLatch[1].ENA
regSel => txByteLatch[2].ENA
regSel => txByteLatch[3].ENA
regSel => txByteLatch[4].ENA
regSel => txByteLatch[5].ENA
regSel => txByteLatch[6].ENA
regSel => txByteLatch[7].ENA
regSel => txByteWritten.ENA
dataIn[0] => Equal1.IN3
dataIn[0] => txByteLatch[0].DATAIN
dataIn[1] => Equal1.IN2
dataIn[1] => txByteLatch[1].DATAIN
dataIn[2] => txByteLatch[2].DATAIN
dataIn[3] => txByteLatch[3].DATAIN
dataIn[4] => txByteLatch[4].DATAIN
dataIn[5] => controlReg[5].DATAIN
dataIn[5] => txByteLatch[5].DATAIN
dataIn[6] => controlReg[6].DATAIN
dataIn[6] => txByteLatch[6].DATAIN
dataIn[7] => controlReg[7].DATAIN
dataIn[7] => txByteLatch[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
rxClkEn => rxBuffer.OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[0].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[1].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[2].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[3].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[4].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[5].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[6].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[7].OUTPUTSELECT
rxClkEn => rxState.stopBit.OUTPUTSELECT
rxClkEn => rxState.dataBit.OUTPUTSELECT
rxClkEn => rxState.idle.OUTPUTSELECT
rxClkEn => rxInPointer[0].ENA
rxClkEn => rxInPointer[1].ENA
rxClkEn => rxInPointer[2].ENA
rxClkEn => rxInPointer[3].ENA
rxClkEn => rxInPointer[4].ENA
rxClkEn => rxInPointer[5].ENA
rxClkEn => rxClockCount[0].ENA
rxClkEn => rxClockCount[1].ENA
rxClkEn => rxClockCount[2].ENA
rxClkEn => rxClockCount[3].ENA
rxClkEn => rxClockCount[4].ENA
rxClkEn => rxClockCount[5].ENA
rxClkEn => rxBitCount[0].ENA
rxClkEn => rxBitCount[1].ENA
rxClkEn => rxBitCount[2].ENA
rxClkEn => rxBitCount[3].ENA
txClkEn => txBuffer[0].OUTPUTSELECT
txClkEn => txBuffer[1].OUTPUTSELECT
txClkEn => txBuffer[2].OUTPUTSELECT
txClkEn => txBuffer[3].OUTPUTSELECT
txClkEn => txBuffer[4].OUTPUTSELECT
txClkEn => txBuffer[5].OUTPUTSELECT
txClkEn => txBuffer[6].OUTPUTSELECT
txClkEn => txBuffer[7].OUTPUTSELECT
txClkEn => txd.OUTPUTSELECT
txClkEn => txState.stopBit.OUTPUTSELECT
txClkEn => txState.dataBit.OUTPUTSELECT
txClkEn => txState.idle.OUTPUTSELECT
txClkEn => txByteSent.ENA
txClkEn => txClockCount[0].ENA
txClkEn => txClockCount[1].ENA
txClkEn => txClockCount[2].ENA
txClkEn => txClockCount[3].ENA
txClkEn => txClockCount[4].ENA
txClkEn => txClockCount[5].ENA
txClkEn => txBitCount[0].ENA
txClkEn => txBitCount[1].ENA
txClkEn => txBitCount[2].ENA
txClkEn => txBitCount[3].ENA
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= n_rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_cts => dataOut.DATAA
n_cts => tx_fsm.IN1
n_dcd => dataOut.DATAA
n_dcd => tx_fsm.IN1


|M6800_figForth|OutLatch:MMU1
dataIn[0] => Q_tmp[0].DATAIN
dataIn[1] => Q_tmp[1].DATAIN
dataIn[2] => Q_tmp[2].DATAIN
dataIn[3] => Q_tmp[3].DATAIN
dataIn[4] => Q_tmp[4].DATAIN
dataIn[5] => Q_tmp[5].DATAIN
dataIn[6] => Q_tmp[6].DATAIN
dataIn[7] => Q_tmp[7].DATAIN
clock => Q_tmp[0].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[7].CLK
load => Q_tmp[7].ENA
load => Q_tmp[6].ENA
load => Q_tmp[5].ENA
load => Q_tmp[4].ENA
load => Q_tmp[3].ENA
load => Q_tmp[2].ENA
load => Q_tmp[1].ENA
load => Q_tmp[0].ENA
clear => Q_tmp[0].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[7].ACLR
latchOut[0] <= Q_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
latchOut[1] <= Q_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
latchOut[2] <= Q_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
latchOut[3] <= Q_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
latchOut[4] <= Q_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
latchOut[5] <= Q_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
latchOut[6] <= Q_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
latchOut[7] <= Q_tmp[7].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|OutLatch:MMU2
dataIn[0] => Q_tmp[0].DATAIN
dataIn[1] => Q_tmp[1].DATAIN
dataIn[2] => Q_tmp[2].DATAIN
dataIn[3] => Q_tmp[3].DATAIN
dataIn[4] => Q_tmp[4].DATAIN
dataIn[5] => Q_tmp[5].DATAIN
dataIn[6] => Q_tmp[6].DATAIN
dataIn[7] => Q_tmp[7].DATAIN
clock => Q_tmp[0].CLK
clock => Q_tmp[1].CLK
clock => Q_tmp[2].CLK
clock => Q_tmp[3].CLK
clock => Q_tmp[4].CLK
clock => Q_tmp[5].CLK
clock => Q_tmp[6].CLK
clock => Q_tmp[7].CLK
load => Q_tmp[7].ENA
load => Q_tmp[6].ENA
load => Q_tmp[5].ENA
load => Q_tmp[4].ENA
load => Q_tmp[3].ENA
load => Q_tmp[2].ENA
load => Q_tmp[1].ENA
load => Q_tmp[0].ENA
clear => Q_tmp[0].ACLR
clear => Q_tmp[1].ACLR
clear => Q_tmp[2].ACLR
clear => Q_tmp[3].ACLR
clear => Q_tmp[4].ACLR
clear => Q_tmp[5].ACLR
clear => Q_tmp[6].ACLR
clear => Q_tmp[7].ACLR
latchOut[0] <= Q_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
latchOut[1] <= Q_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
latchOut[2] <= Q_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
latchOut[3] <= Q_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
latchOut[4] <= Q_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
latchOut[5] <= Q_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
latchOut[6] <= Q_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
latchOut[7] <= Q_tmp[7].DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|sd_controller:sd1
clk => driveLED~reg0.CLK
clk => led_on_count[0].CLK
clk => led_on_count[1].CLK
clk => led_on_count[2].CLK
clk => led_on_count[3].CLK
clk => led_on_count[4].CLK
clk => led_on_count[5].CLK
clk => led_on_count[6].CLK
clk => led_on_count[7].CLK
clk => recv_data[0].CLK
clk => recv_data[1].CLK
clk => recv_data[2].CLK
clk => recv_data[3].CLK
clk => recv_data[4].CLK
clk => recv_data[5].CLK
clk => recv_data[6].CLK
clk => recv_data[7].CLK
clk => recv_data[8].CLK
clk => recv_data[9].CLK
clk => recv_data[10].CLK
clk => recv_data[11].CLK
clk => recv_data[12].CLK
clk => recv_data[13].CLK
clk => recv_data[14].CLK
clk => recv_data[15].CLK
clk => recv_data[16].CLK
clk => recv_data[17].CLK
clk => recv_data[18].CLK
clk => recv_data[19].CLK
clk => recv_data[20].CLK
clk => recv_data[21].CLK
clk => recv_data[22].CLK
clk => recv_data[23].CLK
clk => recv_data[24].CLK
clk => recv_data[25].CLK
clk => recv_data[26].CLK
clk => recv_data[27].CLK
clk => recv_data[28].CLK
clk => recv_data[29].CLK
clk => recv_data[30].CLK
clk => recv_data[31].CLK
clk => dout[0].CLK
clk => dout[1].CLK
clk => dout[2].CLK
clk => dout[3].CLK
clk => dout[4].CLK
clk => dout[5].CLK
clk => dout[6].CLK
clk => dout[7].CLK
clk => block_busy.CLK
clk => data_sig[0].CLK
clk => data_sig[1].CLK
clk => data_sig[2].CLK
clk => data_sig[3].CLK
clk => data_sig[4].CLK
clk => data_sig[5].CLK
clk => data_sig[6].CLK
clk => data_sig[7].CLK
clk => sdhc.CLK
clk => block_start_ack.CLK
clk => init_busy.CLK
clk => response_mode.CLK
clk => cmd_mode.CLK
clk => cmd_out[0].CLK
clk => cmd_out[1].CLK
clk => cmd_out[2].CLK
clk => cmd_out[3].CLK
clk => cmd_out[4].CLK
clk => cmd_out[5].CLK
clk => cmd_out[6].CLK
clk => cmd_out[7].CLK
clk => cmd_out[8].CLK
clk => cmd_out[9].CLK
clk => cmd_out[10].CLK
clk => cmd_out[11].CLK
clk => cmd_out[12].CLK
clk => cmd_out[13].CLK
clk => cmd_out[14].CLK
clk => cmd_out[15].CLK
clk => cmd_out[16].CLK
clk => cmd_out[17].CLK
clk => cmd_out[18].CLK
clk => cmd_out[19].CLK
clk => cmd_out[20].CLK
clk => cmd_out[21].CLK
clk => cmd_out[22].CLK
clk => cmd_out[23].CLK
clk => cmd_out[24].CLK
clk => cmd_out[25].CLK
clk => cmd_out[26].CLK
clk => cmd_out[27].CLK
clk => cmd_out[28].CLK
clk => cmd_out[29].CLK
clk => cmd_out[30].CLK
clk => cmd_out[31].CLK
clk => cmd_out[32].CLK
clk => cmd_out[33].CLK
clk => cmd_out[34].CLK
clk => cmd_out[35].CLK
clk => cmd_out[36].CLK
clk => cmd_out[37].CLK
clk => cmd_out[38].CLK
clk => cmd_out[39].CLK
clk => cmd_out[40].CLK
clk => cmd_out[41].CLK
clk => cmd_out[42].CLK
clk => cmd_out[43].CLK
clk => cmd_out[44].CLK
clk => cmd_out[45].CLK
clk => cmd_out[46].CLK
clk => cmd_out[47].CLK
clk => cmd_out[48].CLK
clk => cmd_out[49].CLK
clk => cmd_out[50].CLK
clk => cmd_out[51].CLK
clk => cmd_out[52].CLK
clk => cmd_out[53].CLK
clk => cmd_out[54].CLK
clk => cmd_out[55].CLK
clk => sd_write_flag.CLK
clk => sd_read_flag.CLK
clk => HighSpeed.CLK
clk => sdCS~reg0.CLK
clk => sclk_sig.CLK
clk => \fsm:bit_counter[0].CLK
clk => \fsm:bit_counter[1].CLK
clk => \fsm:bit_counter[2].CLK
clk => \fsm:bit_counter[3].CLK
clk => \fsm:bit_counter[4].CLK
clk => \fsm:bit_counter[5].CLK
clk => \fsm:bit_counter[6].CLK
clk => \fsm:bit_counter[7].CLK
clk => \fsm:byte_counter[0].CLK
clk => \fsm:byte_counter[1].CLK
clk => \fsm:byte_counter[2].CLK
clk => \fsm:byte_counter[3].CLK
clk => \fsm:byte_counter[4].CLK
clk => \fsm:byte_counter[5].CLK
clk => \fsm:byte_counter[6].CLK
clk => \fsm:byte_counter[7].CLK
clk => \fsm:byte_counter[8].CLK
clk => \fsm:byte_counter[9].CLK
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => return_state~24.DATAIN
clk => state~24.DATAIN
n_reset => return_state.write_block_wait.OUTPUTSELECT
n_reset => return_state.write_block_byte.OUTPUTSELECT
n_reset => return_state.write_block_data.OUTPUTSELECT
n_reset => return_state.write_block_init.OUTPUTSELECT
n_reset => return_state.write_block_cmd.OUTPUTSELECT
n_reset => return_state.receive_byte.OUTPUTSELECT
n_reset => return_state.receive_byte_wait.OUTPUTSELECT
n_reset => return_state.receive_ocr_wait.OUTPUTSELECT
n_reset => return_state.send_regreq.OUTPUTSELECT
n_reset => return_state.send_cmd.OUTPUTSELECT
n_reset => return_state.read_block_data.OUTPUTSELECT
n_reset => return_state.read_block_wait.OUTPUTSELECT
n_reset => return_state.read_block_cmd.OUTPUTSELECT
n_reset => return_state.idle.OUTPUTSELECT
n_reset => return_state.cardsel.OUTPUTSELECT
n_reset => return_state.cmd58.OUTPUTSELECT
n_reset => return_state.poll_cmd.OUTPUTSELECT
n_reset => return_state.acmd41.OUTPUTSELECT
n_reset => return_state.cmd55.OUTPUTSELECT
n_reset => return_state.cmd8.OUTPUTSELECT
n_reset => return_state.cmd0.OUTPUTSELECT
n_reset => return_state.init.OUTPUTSELECT
n_reset => return_state.rst.OUTPUTSELECT
n_reset => HighSpeed.ACLR
n_reset => sdCS~reg0.PRESET
n_reset => sclk_sig.ACLR
n_reset => state~26.DATAIN
n_reset => recv_data[6].ENA
n_reset => recv_data[5].ENA
n_reset => recv_data[4].ENA
n_reset => recv_data[3].ENA
n_reset => recv_data[2].ENA
n_reset => recv_data[1].ENA
n_reset => recv_data[0].ENA
n_reset => recv_data[7].ENA
n_reset => recv_data[8].ENA
n_reset => recv_data[9].ENA
n_reset => recv_data[10].ENA
n_reset => recv_data[11].ENA
n_reset => recv_data[12].ENA
n_reset => recv_data[13].ENA
n_reset => recv_data[14].ENA
n_reset => recv_data[15].ENA
n_reset => recv_data[16].ENA
n_reset => recv_data[17].ENA
n_reset => recv_data[18].ENA
n_reset => recv_data[19].ENA
n_reset => recv_data[20].ENA
n_reset => recv_data[21].ENA
n_reset => recv_data[22].ENA
n_reset => recv_data[23].ENA
n_reset => recv_data[24].ENA
n_reset => recv_data[25].ENA
n_reset => recv_data[26].ENA
n_reset => recv_data[27].ENA
n_reset => recv_data[28].ENA
n_reset => recv_data[29].ENA
n_reset => recv_data[30].ENA
n_reset => recv_data[31].ENA
n_reset => dout[0].ENA
n_reset => dout[1].ENA
n_reset => dout[2].ENA
n_reset => dout[3].ENA
n_reset => dout[4].ENA
n_reset => dout[5].ENA
n_reset => dout[6].ENA
n_reset => dout[7].ENA
n_reset => block_busy.ENA
n_reset => data_sig[0].ENA
n_reset => data_sig[1].ENA
n_reset => data_sig[2].ENA
n_reset => data_sig[3].ENA
n_reset => data_sig[4].ENA
n_reset => data_sig[5].ENA
n_reset => data_sig[6].ENA
n_reset => data_sig[7].ENA
n_reset => sdhc.ENA
n_reset => block_start_ack.ENA
n_reset => init_busy.ENA
n_reset => response_mode.ENA
n_reset => cmd_mode.ENA
n_reset => cmd_out[0].ENA
n_reset => cmd_out[1].ENA
n_reset => cmd_out[2].ENA
n_reset => cmd_out[3].ENA
n_reset => cmd_out[4].ENA
n_reset => cmd_out[5].ENA
n_reset => cmd_out[6].ENA
n_reset => cmd_out[7].ENA
n_reset => cmd_out[8].ENA
n_reset => cmd_out[9].ENA
n_reset => cmd_out[10].ENA
n_reset => cmd_out[11].ENA
n_reset => cmd_out[12].ENA
n_reset => cmd_out[13].ENA
n_reset => cmd_out[14].ENA
n_reset => cmd_out[15].ENA
n_reset => cmd_out[16].ENA
n_reset => cmd_out[17].ENA
n_reset => cmd_out[18].ENA
n_reset => cmd_out[19].ENA
n_reset => cmd_out[20].ENA
n_reset => cmd_out[21].ENA
n_reset => cmd_out[22].ENA
n_reset => cmd_out[23].ENA
n_reset => cmd_out[24].ENA
n_reset => cmd_out[25].ENA
n_reset => cmd_out[26].ENA
n_reset => cmd_out[27].ENA
n_reset => cmd_out[28].ENA
n_reset => cmd_out[29].ENA
n_reset => cmd_out[30].ENA
n_reset => cmd_out[31].ENA
n_reset => cmd_out[32].ENA
n_reset => cmd_out[33].ENA
n_reset => cmd_out[34].ENA
n_reset => cmd_out[35].ENA
n_reset => cmd_out[36].ENA
n_reset => cmd_out[37].ENA
n_reset => cmd_out[38].ENA
n_reset => cmd_out[39].ENA
n_reset => cmd_out[40].ENA
n_reset => cmd_out[41].ENA
n_reset => cmd_out[42].ENA
n_reset => cmd_out[43].ENA
n_reset => cmd_out[44].ENA
n_reset => cmd_out[45].ENA
n_reset => cmd_out[46].ENA
n_reset => cmd_out[47].ENA
n_reset => cmd_out[48].ENA
n_reset => cmd_out[49].ENA
n_reset => cmd_out[50].ENA
n_reset => cmd_out[51].ENA
n_reset => cmd_out[52].ENA
n_reset => cmd_out[53].ENA
n_reset => cmd_out[54].ENA
n_reset => cmd_out[55].ENA
n_reset => sd_write_flag.ENA
n_reset => sd_read_flag.ENA
n_reset => \fsm:bit_counter[0].ENA
n_reset => \fsm:bit_counter[1].ENA
n_reset => \fsm:bit_counter[2].ENA
n_reset => \fsm:bit_counter[3].ENA
n_reset => \fsm:bit_counter[4].ENA
n_reset => \fsm:bit_counter[5].ENA
n_reset => \fsm:bit_counter[6].ENA
n_reset => \fsm:bit_counter[7].ENA
n_reset => \fsm:byte_counter[0].ENA
n_reset => \fsm:byte_counter[1].ENA
n_reset => \fsm:byte_counter[2].ENA
n_reset => \fsm:byte_counter[3].ENA
n_reset => \fsm:byte_counter[4].ENA
n_reset => \fsm:byte_counter[5].ENA
n_reset => \fsm:byte_counter[6].ENA
n_reset => \fsm:byte_counter[7].ENA
n_reset => \fsm:byte_counter[8].ENA
n_reset => \fsm:byte_counter[9].ENA
regAddr[0] => Equal1.IN5
regAddr[0] => Equal2.IN5
regAddr[0] => Equal3.IN5
regAddr[0] => Equal4.IN5
regAddr[0] => Equal5.IN5
regAddr[0] => Equal6.IN5
regAddr[0] => Equal7.IN5
regAddr[1] => Equal1.IN4
regAddr[1] => Equal2.IN4
regAddr[1] => Equal3.IN4
regAddr[1] => Equal4.IN4
regAddr[1] => Equal5.IN4
regAddr[1] => Equal6.IN4
regAddr[1] => Equal7.IN4
regAddr[2] => Equal1.IN3
regAddr[2] => Equal2.IN3
regAddr[2] => Equal3.IN3
regAddr[2] => Equal4.IN3
regAddr[2] => Equal5.IN3
regAddr[2] => Equal6.IN3
regAddr[2] => Equal7.IN3
n_rd => host_read_flag.CLK
n_wr => block_write.CLK
n_wr => block_read.CLK
n_wr => host_write_flag.CLK
n_wr => din_latched[0].CLK
n_wr => din_latched[1].CLK
n_wr => din_latched[2].CLK
n_wr => din_latched[3].CLK
n_wr => din_latched[4].CLK
n_wr => din_latched[5].CLK
n_wr => din_latched[6].CLK
n_wr => din_latched[7].CLK
n_wr => address[0].CLK
n_wr => address[1].CLK
n_wr => address[2].CLK
n_wr => address[3].CLK
n_wr => address[4].CLK
n_wr => address[5].CLK
n_wr => address[6].CLK
n_wr => address[7].CLK
n_wr => address[8].CLK
n_wr => address[9].CLK
n_wr => address[10].CLK
n_wr => address[11].CLK
n_wr => address[12].CLK
n_wr => address[13].CLK
n_wr => address[14].CLK
n_wr => address[15].CLK
n_wr => address[16].CLK
n_wr => address[17].CLK
n_wr => address[18].CLK
n_wr => address[19].CLK
n_wr => address[20].CLK
n_wr => address[21].CLK
n_wr => address[22].CLK
n_wr => address[23].CLK
n_wr => address[24].CLK
n_wr => address[25].CLK
n_wr => address[26].CLK
n_wr => address[27].CLK
n_wr => address[28].CLK
n_wr => address[29].CLK
n_wr => address[30].CLK
n_wr => address[31].CLK
dataIn[0] => address.DATAB
dataIn[0] => address.DATAB
dataIn[0] => address.DATAB
dataIn[0] => address.DATAB
dataIn[0] => address.DATAB
dataIn[0] => address.DATAB
dataIn[0] => Equal8.IN15
dataIn[0] => Equal9.IN15
dataIn[0] => din_latched[0].DATAIN
dataIn[1] => address.DATAB
dataIn[1] => address.DATAB
dataIn[1] => address.DATAB
dataIn[1] => address.DATAB
dataIn[1] => address.DATAB
dataIn[1] => address.DATAB
dataIn[1] => Equal8.IN14
dataIn[1] => Equal9.IN14
dataIn[1] => din_latched[1].DATAIN
dataIn[2] => address.DATAB
dataIn[2] => address.DATAB
dataIn[2] => address.DATAB
dataIn[2] => address.DATAB
dataIn[2] => address.DATAB
dataIn[2] => address.DATAB
dataIn[2] => Equal8.IN13
dataIn[2] => Equal9.IN13
dataIn[2] => din_latched[2].DATAIN
dataIn[3] => address.DATAB
dataIn[3] => address.DATAB
dataIn[3] => address.DATAB
dataIn[3] => address.DATAB
dataIn[3] => address.DATAB
dataIn[3] => address.DATAB
dataIn[3] => Equal8.IN12
dataIn[3] => Equal9.IN12
dataIn[3] => din_latched[3].DATAIN
dataIn[4] => address.DATAB
dataIn[4] => address.DATAB
dataIn[4] => address.DATAB
dataIn[4] => address.DATAB
dataIn[4] => address.DATAB
dataIn[4] => address.DATAB
dataIn[4] => Equal8.IN11
dataIn[4] => Equal9.IN11
dataIn[4] => din_latched[4].DATAIN
dataIn[5] => address.DATAB
dataIn[5] => address.DATAB
dataIn[5] => address.DATAB
dataIn[5] => address.DATAB
dataIn[5] => address.DATAB
dataIn[5] => address.DATAB
dataIn[5] => Equal8.IN10
dataIn[5] => Equal9.IN10
dataIn[5] => din_latched[5].DATAIN
dataIn[6] => address.DATAB
dataIn[6] => address.DATAB
dataIn[6] => address.DATAB
dataIn[6] => address.DATAB
dataIn[6] => address.DATAB
dataIn[6] => address.DATAB
dataIn[6] => Equal8.IN9
dataIn[6] => Equal9.IN9
dataIn[6] => din_latched[6].DATAIN
dataIn[7] => address.DATAB
dataIn[7] => address.DATAB
dataIn[7] => address.DATAB
dataIn[7] => address.DATAB
dataIn[7] => address.DATAB
dataIn[7] => Equal8.IN8
dataIn[7] => Equal9.IN8
dataIn[7] => din_latched[7].DATAIN
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
sdCS <= sdCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdMOSI <= sdMOSI.DB_MAX_OUTPUT_PORT_TYPE
sdMISO => recv_data.DATAB
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => recv_data.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => state.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => bit_counter.OUTPUTSELECT
sdMISO => fsm.IN1
sdSCLK <= sclk_sig.DB_MAX_OUTPUT_PORT_TYPE
driveLED <= driveLED~reg0.DB_MAX_OUTPUT_PORT_TYPE


|M6800_figForth|BaudRate6850:BaudRateGen
i_CLOCK_50 => o_serialEn~reg0.CLK
i_CLOCK_50 => w_serialCount[4].CLK
i_CLOCK_50 => w_serialCount[5].CLK
i_CLOCK_50 => w_serialCount[6].CLK
i_CLOCK_50 => w_serialCount[7].CLK
i_CLOCK_50 => w_serialCount[8].CLK
i_CLOCK_50 => w_serialCount[9].CLK
i_CLOCK_50 => w_serialCount[10].CLK
i_CLOCK_50 => w_serialCount[11].CLK
i_CLOCK_50 => w_serialCount[12].CLK
i_CLOCK_50 => w_serialCount[13].CLK
i_CLOCK_50 => w_serialCount[14].CLK
i_CLOCK_50 => w_serialCount[15].CLK
o_serialEn <= o_serialEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


