(pcb "/home/sq7eqe/Dokumenty/Kicad/uno-analog-input/uno-analog-input.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~87~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  177038 -74549  177038 -85979  179578 -88519  179578 -121285
            177038 -123825  177038 -126365  110998 -126365  110998 -73025
            175514 -73025  177038 -74549)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 500)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Socket_Arduino_Uno:Socket_Strip_Arduino_1x08
      (place P1 138938 -123825 front 0 (PN Power))
      (place P4 156718 -75565 front 0 (PN Digital))
    )
    (component Socket_Arduino_Uno:Socket_Strip_Arduino_1x06
      (place P2 161798 -123825 front 0 (PN Analog))
    )
    (component Socket_Arduino_Uno:Socket_Strip_Arduino_1x10
      (place P3 129794 -75565 front 0 (PN Digital))
    )
    (component Socket_Arduino_Uno:Arduino_1pin
      (place P5 124968 -123825 front 0 (PN CONN_01X01))
      (place P6 177038 -118745 front 0 (PN CONN_01X01))
      (place P7 126238 -75565 front 0 (PN CONN_01X01))
      (place P8 177038 -90805 front 0 (PN CONN_01X01))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C1 145288 -93345 front 0 (PN 22p))
      (place C3 145288 -98425 front 0 (PN 22p))
      (place C5 145288 -103505 front 0 (PN 22p))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (place C2 145288 -95885 front 0 (PN 22p))
      (place C4 145288 -100965 front 0 (PN 22p))
      (place C6 145288 -106045 front 0 (PN 22p))
    )
    (component "logo-sq7eqe:cc-by-sa"
      (place G1 144018 -85725 front 0 (PN "CC-BY-SA"))
      (place G2 163068 -99695 front 0 (PN Logo_Open_Hardware_Large))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place J1 122428 -93345 front 0 (PN PinHeader_02x06_2.54mm))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 137668 -93345 front 180 (PN 1M))
      (place R3 137668 -98425 front 180 (PN 1M))
      (place R5 137668 -103505 front 180 (PN 1M))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (place R2 137668 -95885 front 180 (PN 1M))
      (place R4 137668 -100965 front 180 (PN 1M))
      (place R6 137668 -106045 front 180 (PN 1M))
    )
  )
  (library
    (image Socket_Arduino_Uno:Socket_Strip_Arduino_1x08
      (outline (path signal 150  -1550 1550  -1550 -1550))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  -1550 -1550  0 -1550))
      (outline (path signal 150  19050 1270  1270 1270))
      (outline (path signal 150  19050 -1270  19050 1270))
      (outline (path signal 150  1270 -1270  19050 -1270))
      (outline (path signal 50  -1750 -1750  19550 -1750))
      (outline (path signal 50  -1750 1750  19550 1750))
      (outline (path signal 50  19550 1750  19550 -1750))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
      (pin Oval[A]Pad_1727.2x2032_um 8 17780 0)
    )
    (image Socket_Arduino_Uno:Socket_Strip_Arduino_1x06
      (outline (path signal 150  -1550 1550  -1550 -1550))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  -1550 -1550  0 -1550))
      (outline (path signal 150  13970 1270  1270 1270))
      (outline (path signal 150  13970 -1270  13970 1270))
      (outline (path signal 150  1270 -1270  13970 -1270))
      (outline (path signal 50  -1750 -1750  14450 -1750))
      (outline (path signal 50  -1750 1750  14450 1750))
      (outline (path signal 50  14450 1750  14450 -1750))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
    )
    (image Socket_Arduino_Uno:Socket_Strip_Arduino_1x10
      (outline (path signal 150  -1550 1550  -1550 -1550))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  -1550 -1550  0 -1550))
      (outline (path signal 150  24130 1270  1270 1270))
      (outline (path signal 150  24130 -1270  24130 1270))
      (outline (path signal 150  1270 -1270  24130 -1270))
      (outline (path signal 50  -1750 -1750  24650 -1750))
      (outline (path signal 50  -1750 1750  24650 1750))
      (outline (path signal 50  24650 1750  24650 -1750))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
      (pin Oval[A]Pad_1727.2x2032_um 8 17780 0)
      (pin Oval[A]Pad_1727.2x2032_um 9 20320 0)
      (pin Oval[A]Pad_1727.2x2032_um 10 22860 0)
    )
    (image Socket_Arduino_Uno:Arduino_1pin
      (outline (path signal 150  2286 0  2208.11 -591.66  1979.73 -1143  1616.45 -1616.45
            1143 -1979.73  591.66 -2208.11  0 -2286  -591.66 -2208.11  -1143 -1979.73
            -1616.45 -1616.45  -1979.73 -1143  -2208.11 -591.66  -2286 0
            -2208.11 591.66  -1979.73 1143  -1616.45 1616.45  -1143 1979.73
            -591.66 2208.11  0 2286  591.66 2208.11  1143 1979.73  1616.45 1616.45
            1979.73 1143  2208.11 591.66  2286 0))
      (pin Round[A]Pad_4064_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "logo-sq7eqe:cc-by-sa"
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4064_um
      (shape (circle F.Cu 4064))
      (shape (circle B.Cu 4064))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x2032_um
      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net /IOREF
      (pins P1-2)
    )
    (net /Reset
      (pins P1-3)
    )
    (net +5V
      (pins P1-5)
    )
    (net GND
      (pins P1-6 P1-7 P3-4 C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 J1-1 J1-3 J1-5 J1-7 J1-9
        J1-11)
    )
    (net /Vin
      (pins P1-8)
    )
    (net /A0
      (pins P2-1 C6-1 R6-1)
    )
    (net /A1
      (pins P2-2 C5-1 R5-1)
    )
    (net /A2
      (pins P2-3 C4-1 R4-1)
    )
    (net /A3
      (pins P2-4 C3-1 R3-1)
    )
    (net /AREF
      (pins P3-3)
    )
    (net "/A4(SDA)"
      (pins P2-5 P3-2 C2-1 R2-1)
    )
    (net "/A5(SCL)"
      (pins P2-6 P3-1 C1-1 R1-1)
    )
    (net "/9(**)"
      (pins P3-9)
    )
    (net /8
      (pins P3-10)
    )
    (net /7
      (pins P4-1)
    )
    (net "/6(**)"
      (pins P4-2)
    )
    (net "/5(**)"
      (pins P4-3)
    )
    (net /4
      (pins P4-4)
    )
    (net "/3(**)"
      (pins P4-5)
    )
    (net /2
      (pins P4-6)
    )
    (net "/1(Tx)"
      (pins P4-7)
    )
    (net "/0(Rx)"
      (pins P4-8)
    )
    (net "Net-(P5-Pad1)"
      (pins P5-1)
    )
    (net "Net-(P6-Pad1)"
      (pins P6-1)
    )
    (net "Net-(P7-Pad1)"
      (pins P7-1)
    )
    (net "Net-(P8-Pad1)"
      (pins P8-1)
    )
    (net "/13(SCK)"
      (pins P3-5)
    )
    (net "/10(**/SS)"
      (pins P3-8)
    )
    (net "Net-(P1-Pad1)"
      (pins P1-1)
    )
    (net +3V3
      (pins P1-4)
    )
    (net "/12(MISO)"
      (pins P3-6)
    )
    (net "/11(**/MOSI)"
      (pins P3-7)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 R1-2)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 R2-2)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 R3-2)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 R4-2)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10 R5-2)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12 R6-2)
    )
    (class kicad_default "" +3V3 +5V "/0(Rx)" "/1(Tx)" "/10(**/SS)" "/11(**/MOSI)"
      "/12(MISO)" "/13(SCK)" /2 "/3(**)" /4 "/5(**)" "/6(**)" /7 /8 "/9(**)"
      /A0 /A1 /A2 /A3 "/A4(SDA)" "/A5(SCL)" /AREF /IOREF /Reset /Vin GND "Net-(J1-Pad10)"
      "Net-(J1-Pad12)" "Net-(J1-Pad2)" "Net-(J1-Pad4)" "Net-(J1-Pad6)" "Net-(J1-Pad8)"
      "Net-(P1-Pad1)" "Net-(P5-Pad1)" "Net-(P6-Pad1)" "Net-(P7-Pad1)" "Net-(P8-Pad1)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
