# do Personal_Prj.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on Dec 02,2024
# vlog -work work sys_top.vo 
# -- Compiling module sys_top
# 
# Top level modules:
# 	sys_top
# End time: 17:12:13 on Dec 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:13 on Dec 02,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module sys_top_vlg_vec_tst
# 
# Top level modules:
# 	sys_top_vlg_vec_tst
# End time: 17:12:13 on Dec 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sys_top_vlg_vec_tst 
# Start time: 17:12:14 on Dec 02,2024
# Loading work.sys_top_vlg_vec_tst
# Loading work.sys_top
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(38): [TFMPC] - Too few port connections. Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /sys_top_vlg_vec_tst/i1 File: sys_top.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(38): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(38): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(38): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(38): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) sys_top.vo(3765): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /sys_top_vlg_vec_tst/i1/altera_internal_jtag File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) sys_top.vo(3765): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 22855 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#23
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /sys_top_vlg_vec_tst
# End time: 17:12:21 on Dec 02,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 14
