*Design DPSRAM Module and TB
- try dual write from each port for DPSRAM,
  After whole write, try dual read from each other.
- 8T cell
- 2WL for 1DEPTH
- 4BL for 1 bit WIDTH
- Need more space because of coupling
![image](https://github.com/user-attachments/assets/c2f8b746-e9b6-40ba-93ef-7d0d6b44f81c)
