// Seed: 937807523
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6
);
endmodule
module module_1 #(
    parameter id_0 = 32'd39
) (
    input supply0 _id_0
    , id_17,
    output logic id_1,
    output wor id_2,
    inout tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output uwire id_8,
    output logic id_9,
    input wand id_10,
    output tri1 id_11,
    input tri id_12,
    input uwire id_13,
    input wire id_14,
    input wor id_15
);
  always begin : LABEL_0
    @(id_14 == id_12)
    @(posedge -1) begin : LABEL_1
      $unsigned(72);
      ;
    end
    SystemTFIdentifier;
    id_1 = 1 ^ ~id_12 ~^ -1;
    id_9 <= id_12;
    return id_14;
  end
  wire  id_18;
  logic id_19;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_11,
      id_4,
      id_14,
      id_3,
      id_4
  );
  wire id_20;
  assign id_19[~id_0] = 1;
endmodule
