Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct  7 12:12:33 2024
| Host         : DESKTOP-L93G0Q0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_3_axi4_lite_register_m_0_0'

1. Summary
----------

SUCCESS in the conversion of design_3_axi4_lite_register_m_0_0 (xilinx.com:user:axi4_lite_register_module:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct  4 14:17:06 2024
| Host         : DESKTOP-L93G0Q0 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_3_axi4_lite_register_m_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_3_axi4_lite_register_m_0_0 (xilinx.com:user:axi4_lite_register_module:1.0) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_3_axi4_lite_register_m_0_0'. These changes may impact your design.


-Upgraded port 'control' width 32 differs from original width 1

-Upgraded port 's_axil_araddr' width 7 differs from original width 5

-Upgraded port 's_axil_awaddr' width 7 differs from original width 5

-Upgraded port 'status' width 32 differs from original width 1


