<?xml version="1.0"?>
<?xml-model href="http://download.ros.org/schema/package_format2.xsd" schematypens="http://www.w3.org/2001/XMLSchema"?>
<package format="2">
  <name>streaming_k2k_mm_xrt</name>
  <version>0.3.0</version>
  <description> 
  This example demonstrates how kernels can have memory mapped 
  inputs along with stream interface from one kernel to another.

  Specifically, this is a ROS native version of a simple kernel to 
  kernel streaming Vector Add and Vector Multiply C Kernel design with 
  2 memory mapped input to kernel 1, 1 Stream output from kernel 
  1 to input of kernel 2, 1 memory mapped input to kernel 2, and 
  1 memory mapped output that demonstrates on how to process a 
  stream of data for computation between two kernels using XRT 
  Native APIs. This design also illustrates how to set FIFO depth 
  for AXIS connections i.e. for the stream connecting the two kernels.

  Package's inspired by https://github.com/Xilinx/Vitis_Accel_Examples/tree/master/host_xrt/streaming_k2k_mm_xrt.
  </description>
  <maintainer email="victorma@xilinx.com">Víctor Mayoral Vilches</maintainer>
  <license>Apache License 2.0</license>
  <author email="victorma@xilinx.com">Víctor Mayoral Vilches</author>

  <buildtool_depend>ament_cmake</buildtool_depend>
  <buildtool_depend>ament_vitis</buildtool_depend>
  
  <depend>acceleration_firmware_kv260</depend>

  <test_depend>ament_lint_auto</test_depend>
  <test_depend>ament_lint_common</test_depend>

  <export>
    <build_type>ament_cmake</build_type>
  </export>
</package>
