{"vcs1":{"timestamp_begin":1703844037.923902651, "rt":1.52, "ut":1.00, "st":0.20}}
{"vcselab":{"timestamp_begin":1703844039.528419819, "rt":0.73, "ut":0.34, "st":0.10}}
{"link":{"timestamp_begin":1703844040.318108548, "rt":0.24, "ut":0.15, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703844037.500559664}
{"VCS_COMP_START_TIME": 1703844037.500559664}
{"VCS_COMP_END_TIME": 1703844042.653268145}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 346520}}
{"vcselab": {"peak_mem": 227148}}
