$date
	Wed May 27 18:14:03 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module bancoPruebas $end
$var wire 8 + data_out2 [7:0] $end
$var wire 8 , data_outyosys2 [7:0] $end
$var wire 1 - valid_out2 $end
$var wire 1 . validyosys1 $end
$var wire 1 / valid_bit_out1 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 1 valid_bit0 $end
$var wire 1 2 selector $end
$var wire 1 3 reset_L $end
$var wire 8 4 in1 [7:0] $end
$var wire 8 5 in0 [7:0] $end
$var wire 8 6 data_outyosys1 [7:0] $end
$var wire 8 7 data_out1 [7:0] $end
$var wire 1 8 clk_4f $end
$var wire 1 9 clk_2f $end
$var wire 1 : clk $end
$scope module mux_probL2 $end
$var wire 8 ; data_out2 [7:0] $end
$var wire 8 < data_outyosys2 [7:0] $end
$var wire 1 - valid_bit_out2 $end
$var wire 1 / valid_bit_out1 $end
$var wire 8 = data_outyosys1 [7:0] $end
$var wire 8 > data_out1 [7:0] $end
$var reg 1 : clk $end
$var reg 1 9 clk_2f $end
$var reg 1 8 clk_4f $end
$var reg 8 ? in0 [7:0] $end
$var reg 8 @ in1 [7:0] $end
$var reg 1 3 reset_L $end
$var reg 1 2 selector $end
$var reg 1 1 valid_bit0 $end
$var reg 1 0 valid_bit1 $end
$upscope $end
$scope module mux_yosys $end
$var wire 1 8 clk_4f $end
$var wire 8 A in0 [7:0] $end
$var wire 8 B in1 [7:0] $end
$var wire 1 C reset_L $end
$var wire 1 2 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 . valid_bit_out1 $end
$var wire 8 D data_out1 [7:0] $end
$scope module mux1_L2 $end
$var wire 8 E in0 [7:0] $end
$var wire 8 F in1 [7:0] $end
$var wire 1 C reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 . valid_bit_out $end
$var wire 8 G data_out [7:0] $end
$var wire 1 H bittemporal $end
$scope module mux1 $end
$var wire 4 I in0 [3:0] $end
$var wire 4 J in1 [3:0] $end
$var wire 1 C reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var reg 4 K A [3:0] $end
$var reg 4 L data_out [3:0] $end
$var reg 1 . valid_bit_out $end
$var reg 1 M validotemporal $end
$upscope $end
$scope module mux2 $end
$var wire 4 N in0 [3:0] $end
$var wire 4 O in1 [3:0] $end
$var wire 1 C reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 P validotemporal $end
$var wire 1 H valid_bit_out $end
$var wire 4 Q data_out [3:0] $end
$var wire 1 R _23_ $end
$var wire 1 S _22_ $end
$var wire 1 T _21_ $end
$var wire 1 U _20_ $end
$var wire 1 V _19_ $end
$var wire 1 W _18_ $end
$var wire 1 X _17_ $end
$var wire 1 Y _16_ $end
$var wire 1 Z _15_ $end
$var wire 1 [ _14_ $end
$var wire 1 \ _13_ $end
$var wire 1 ] _12_ $end
$var wire 1 ^ _11_ $end
$var wire 1 _ _10_ $end
$var wire 1 ` _09_ $end
$var wire 1 a _08_ $end
$var wire 1 b _07_ $end
$var wire 1 c _06_ $end
$var wire 1 d _05_ $end
$var wire 1 e _04_ $end
$var wire 1 f _03_ $end
$var wire 1 g _02_ $end
$var wire 1 h _01_ $end
$var wire 1 i _00_ $end
$scope module _24_ $end
$var wire 1 j A $end
$var wire 1 ` Y $end
$upscope $end
$scope module _25_ $end
$var wire 1 ` B $end
$var wire 1 _ Y $end
$var wire 1 f A $end
$upscope $end
$scope module _26_ $end
$var wire 1 k A $end
$var wire 1 ^ Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 ^ B $end
$var wire 1 ] Y $end
$var wire 1 c A $end
$upscope $end
$scope module _28_ $end
$var wire 1 ] A $end
$var wire 1 _ B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 \ A $end
$var wire 1 l Y $end
$var wire 1 i B $end
$upscope $end
$scope module _30_ $end
$var wire 1 m A $end
$var wire 1 [ Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 [ B $end
$var wire 1 Z Y $end
$var wire 1 f A $end
$upscope $end
$scope module _32_ $end
$var wire 1 n A $end
$var wire 1 Y Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 Y B $end
$var wire 1 X Y $end
$var wire 1 c A $end
$upscope $end
$scope module _34_ $end
$var wire 1 X A $end
$var wire 1 Z B $end
$var wire 1 W Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 W A $end
$var wire 1 o Y $end
$var wire 1 i B $end
$upscope $end
$scope module _36_ $end
$var wire 1 p A $end
$var wire 1 V Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 V B $end
$var wire 1 U Y $end
$var wire 1 f A $end
$upscope $end
$scope module _38_ $end
$var wire 1 q A $end
$var wire 1 T Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 T B $end
$var wire 1 S Y $end
$var wire 1 c A $end
$upscope $end
$scope module _40_ $end
$var wire 1 S A $end
$var wire 1 U B $end
$var wire 1 R Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 R A $end
$var wire 1 r Y $end
$var wire 1 i B $end
$upscope $end
$scope module _42_ $end
$var wire 1 H Y $end
$var wire 1 f B $end
$var wire 1 c A $end
$upscope $end
$scope module _43_ $end
$var wire 1 C A $end
$var wire 1 i Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 s A $end
$var wire 1 h Y $end
$upscope $end
$scope module _45_ $end
$var wire 1 8 A $end
$var wire 1 g Y $end
$upscope $end
$scope module _46_ $end
$var wire 1 g A $end
$var wire 1 1 B $end
$var wire 1 f Y $end
$upscope $end
$scope module _47_ $end
$var wire 1 f A $end
$var wire 1 h B $end
$var wire 1 e Y $end
$upscope $end
$scope module _48_ $end
$var wire 1 t A $end
$var wire 1 d Y $end
$upscope $end
$scope module _49_ $end
$var wire 1 8 A $end
$var wire 1 0 B $end
$var wire 1 c Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 c A $end
$var wire 1 d B $end
$var wire 1 b Y $end
$upscope $end
$scope module _51_ $end
$var wire 1 b A $end
$var wire 1 e B $end
$var wire 1 a Y $end
$upscope $end
$scope module _52_ $end
$var wire 1 a A $end
$var wire 1 i B $end
$var wire 1 u Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module muxpruebaL2 $end
$var wire 1 8 clk_4f $end
$var wire 8 v in0 [7:0] $end
$var wire 8 w in1 [7:0] $end
$var wire 1 3 reset_L $end
$var wire 1 2 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 / valid_bit_out1 $end
$var wire 8 x data_out1 [7:0] $end
$scope module mux1_L2 $end
$var wire 8 y in0 [7:0] $end
$var wire 8 z in1 [7:0] $end
$var wire 1 3 reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var wire 1 / valid_bit_out $end
$var wire 8 { data_out [7:0] $end
$var wire 1 | bittemporal $end
$scope module mux1 $end
$var wire 4 } in0 [3:0] $end
$var wire 4 ~ in1 [3:0] $end
$var wire 1 3 reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var reg 4 !" A [3:0] $end
$var reg 4 "" data_out [3:0] $end
$var reg 1 / valid_bit_out $end
$var reg 1 #" validotemporal $end
$upscope $end
$scope module mux2 $end
$var wire 4 $" in0 [3:0] $end
$var wire 4 %" in1 [3:0] $end
$var wire 1 3 reset_L $end
$var wire 1 8 selector $end
$var wire 1 1 valid_bit0 $end
$var wire 1 0 valid_bit1 $end
$var reg 4 &" A [3:0] $end
$var reg 4 '" data_out [3:0] $end
$var reg 1 | valid_bit_out $end
$var reg 1 (" validotemporal $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1("
b0 '"
b0 &"
b0 %"
b0 $"
1#"
b0 ""
b0 !"
b0 ~
b0 }
1|
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
zi
1h
0g
1f
0e
1d
0c
0b
1a
1`
0_
1^
0]
1\
1[
0Z
1Y
0X
1W
1V
0U
1T
0S
1R
b0 Q
1P
b0 O
b0 N
1M
b0 L
b0 K
b0 J
b0 I
1H
b0 G
b0 F
b0 E
b0 D
zC
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
bz <
bz ;
0:
19
18
b0 7
b0 6
b0 5
b0 4
13
12
11
10
1/
1.
z-
bz ,
bz +
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#750
1P
1H
0f
1c
1M
1g
1#"
1("
08
#1500
b10 6
b10 =
b10 D
b10 G
b10 L
b10 7
b10 >
b10 x
b10 {
b10 ""
b10 K
b10 !"
b10 J
b10 ~
b1 I
b1 }
b10 4
b10 @
b10 B
b10 F
b10 w
b10 z
b1 5
b1 ?
b1 A
b1 E
b1 v
b1 y
1f
0c
1M
0g
1#"
1("
18
09
#2250
b1 6
b1 =
b1 D
b1 G
b1 L
b1 7
b1 >
b1 x
b1 {
b1 ""
1P
1H
0f
1c
1M
b1 K
1g
1#"
b1 !"
1("
08
#3000
b1011 J
b1011 ~
b1010 I
b1010 }
b1011 6
b1011 =
b1011 D
b1011 G
b1011 L
b1011 7
b1011 >
b1011 x
b1011 {
b1011 ""
b1011 4
b1011 @
b1011 B
b1011 F
b1011 w
b1011 z
b1010 5
b1010 ?
b1010 A
b1010 E
b1010 v
b1010 y
1f
0c
1M
b1011 K
0g
1#"
b1011 !"
1("
18
19
1:
#3750
b1010 6
b1010 =
b1010 D
b1010 G
b1010 L
b1010 7
b1010 >
b1010 x
b1010 {
b1010 ""
1P
1H
0f
1c
1M
b1010 K
1g
1#"
b1010 !"
1("
08
#4500
b110 J
b110 ~
b101 I
b101 }
b110 6
b110 =
b110 D
b110 G
b110 L
b110 7
b110 >
b110 x
b110 {
b110 ""
b110 4
b110 @
b110 B
b110 F
b110 w
b110 z
b101 5
b101 ?
b101 A
b101 E
b101 v
b101 y
1f
0c
1M
b110 K
0g
1#"
b110 !"
1("
18
09
#5250
b101 6
b101 =
b101 D
b101 G
b101 L
b101 7
b101 >
b101 x
b101 {
b101 ""
1P
1H
0f
1c
1M
b101 K
1g
1#"
b101 !"
1("
08
#6000
b1010 '"
xl
bx0x0 Q
xr
0\
0R
1]
1S
0^
0T
0`
0[
0V
0h
1k
1q
1j
1m
1p
1s
b1010 &"
b1010 J
b1010 O
b1010 ~
b1010 %"
b1111 I
b1111 N
b1111 }
b1111 $"
bx0x01010 6
bx0x01010 =
bx0x01010 D
bx0x01010 G
b1010 L
b10101010 7
b10101010 >
b10101010 x
b10101010 {
b1010 ""
b10101010 4
b10101010 @
b10101010 B
b10101010 F
b10101010 w
b10101010 z
b11111111 5
b11111111 ?
b11111111 A
b11111111 E
b11111111 v
b11111111 y
1f
0c
1M
b1010 K
0g
1#"
b1010 !"
1("
18
19
0:
#6750
b1111 L
b1111 ""
b11111111 7
b11111111 >
b11111111 x
b11111111 {
b1111 '"
xu
xo
xr
bx1111 6
bx1111 =
bx1111 D
bx1111 G
bx Q
xl
0a
0W
0R
0\
1e
1U
1Z
1_
1P
1H
0S
0]
0f
1c
1M
b1111 K
1g
1#"
b1111 !"
1("
b1111 &"
08
#7500
0l
0r
1\
1R
1^
1T
1`
1[
1V
1h
0k
0q
0j
0m
0p
0s
b1 J
b0 O
b1 ~
b0 %"
b1001 I
b0 N
b1001 }
b0 $"
b1 L
b1 ""
b1 7
b1 >
b1 x
b1 {
b0 '"
b1 4
b1 @
b1 B
b1 F
b1 w
b1 z
b1001 5
b1001 ?
b1001 A
b1001 E
b1001 v
b1001 y
0u
b1 6
b1 =
b1 D
b1 G
b0 Q
0o
1a
1W
0e
0U
0Z
0_
0S
0]
1f
0c
1M
b1 K
0g
1#"
b1 !"
1("
b0 &"
18
09
#8250
b1001 6
b1001 =
b1001 D
b1001 G
b1001 L
b1001 7
b1001 >
b1001 x
b1001 {
b1001 ""
1P
1H
0f
1c
1M
b1001 K
1g
1#"
b1001 !"
1("
08
#9000
b1010 '"
xl
bx0x0 Q
xr
0\
0R
1]
1S
0^
0T
0`
0[
0V
0h
1k
1q
1j
1m
1p
1s
b1010 &"
b10 J
b1010 O
b10 ~
b1010 %"
b1 I
b1111 N
b1 }
b1111 $"
bx0x00010 6
bx0x00010 =
bx0x00010 D
bx0x00010 G
b10 L
b10100010 7
b10100010 >
b10100010 x
b10100010 {
b10 ""
b10100010 4
b10100010 @
b10100010 B
b10100010 F
b10100010 w
b10100010 z
b11110001 5
b11110001 ?
b11110001 A
b11110001 E
b11110001 v
b11110001 y
1f
0c
1M
b10 K
0g
1#"
b10 !"
1("
18
19
1:
#9750
b1 L
b1 ""
b11110001 7
b11110001 >
b11110001 x
b11110001 {
b1111 '"
xu
xo
xr
bx0001 6
bx0001 =
bx0001 D
bx0001 G
bx Q
xl
0a
0W
0R
0\
1e
1U
1Z
1_
1P
1H
0S
0]
0f
1c
1M
b1 K
1g
1#"
b1 !"
1("
b1111 &"
08
#10500
b10 L
b10 ""
b10100010 7
b10100010 >
b10100010 x
b10100010 {
b1010 '"
0u
bx0x00010 6
bx0x00010 =
bx0x00010 D
bx0x00010 G
bx0x0 Q
0o
1a
1W
0e
0U
0Z
0_
1S
1]
1f
0c
1M
b10 K
0g
1#"
b10 !"
1("
b1010 &"
18
09
#11250
b1 L
b1 ""
b11110001 7
b11110001 >
b11110001 x
b11110001 {
b1111 '"
xu
xo
xr
bx0001 6
bx0001 =
bx0001 D
bx0001 G
bx Q
xl
0a
0W
0R
0\
1e
1U
1Z
1_
1P
1H
0S
0]
0f
1c
1M
b1 K
1g
1#"
b1 !"
1("
b1111 &"
08
#12000
b10 L
b10 ""
b10100010 7
b10100010 >
b10100010 x
b10100010 {
b1010 '"
0u
bx0x00010 6
bx0x00010 =
bx0x00010 D
bx0x00010 G
bx0x0 Q
0o
1a
1W
0e
0U
0Z
0_
1S
1]
1f
0c
1M
b10 K
0g
1#"
b10 !"
1("
b1010 &"
18
19
0:
#12750
b1 L
b1 ""
b11110001 7
b11110001 >
b11110001 x
b11110001 {
b1111 '"
xu
xo
xr
bx0001 6
bx0001 =
bx0001 D
bx0001 G
bx Q
xl
0a
0W
0R
0\
1e
1U
1Z
1_
1P
1H
0S
0]
0f
1c
1M
b1 K
1g
1#"
b1 !"
1("
b1111 &"
08
#13500
b10 L
b10 ""
b10100010 7
b10100010 >
b10100010 x
b10100010 {
b1010 '"
0u
bx0x00010 6
bx0x00010 =
bx0x00010 D
bx0x00010 G
bx0x0 Q
0o
1a
1W
0e
0U
0Z
0_
1S
1]
1f
0c
1M
b10 K
0g
1#"
b10 !"
1("
b1010 &"
18
09
#14250
b1 L
b1 ""
b11110001 7
b11110001 >
b11110001 x
b11110001 {
b1111 '"
xu
xo
xr
bx0001 6
bx0001 =
bx0001 D
bx0001 G
bx Q
xl
0a
0W
0R
0\
1e
1U
1Z
1_
1P
1H
0S
0]
0f
1c
1M
b1 K
1g
1#"
b1 !"
1("
b1111 &"
08
#15000
b10 L
b10 ""
b10100010 7
b10100010 >
b10100010 x
b10100010 {
b1010 '"
0u
bx0x00010 6
bx0x00010 =
bx0x00010 D
bx0x00010 G
bx0x0 Q
0o
1a
1W
0e
0U
0Z
0_
1S
1]
1f
0c
1M
b10 K
0g
1#"
b10 !"
1("
b1010 &"
18
19
1:
