--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1267 paths analyzed, 97 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.619ns.
--------------------------------------------------------------------------------

Paths for end point frogLogic/timeCounter_1 (SLICE_X13Y19.B4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_24 (FF)
  Destination:          frogLogic/timeCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_24 to frogLogic/timeCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.408   frogLogic/timeCounter<25>
                                                       frogLogic/timeCounter_24
    SLICE_X13Y25.C6      net (fanout=2)        0.580   frogLogic/timeCounter<24>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.B4      net (fanout=32)       0.974   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_1_rstpot
                                                       frogLogic/timeCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.194ns logic, 2.385ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_20 (FF)
  Destination:          frogLogic/timeCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_20 to frogLogic/timeCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_20
    SLICE_X13Y25.C2      net (fanout=2)        0.594   frogLogic/timeCounter<20>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.B4      net (fanout=32)       0.974   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_1_rstpot
                                                       frogLogic/timeCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.177ns logic, 2.399ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_23 (FF)
  Destination:          frogLogic/timeCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_23 to frogLogic/timeCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_23
    SLICE_X13Y25.C1      net (fanout=2)        0.586   frogLogic/timeCounter<23>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.B4      net (fanout=32)       0.974   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_1_rstpot
                                                       frogLogic/timeCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.177ns logic, 2.391ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeCounter_0 (SLICE_X13Y19.A4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_24 (FF)
  Destination:          frogLogic/timeCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_24 to frogLogic/timeCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.408   frogLogic/timeCounter<25>
                                                       frogLogic/timeCounter_24
    SLICE_X13Y25.C6      net (fanout=2)        0.580   frogLogic/timeCounter<24>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.A4      net (fanout=32)       0.920   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_0_rstpot
                                                       frogLogic/timeCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.194ns logic, 2.331ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_20 (FF)
  Destination:          frogLogic/timeCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_20 to frogLogic/timeCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_20
    SLICE_X13Y25.C2      net (fanout=2)        0.594   frogLogic/timeCounter<20>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.A4      net (fanout=32)       0.920   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_0_rstpot
                                                       frogLogic/timeCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.177ns logic, 2.345ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_23 (FF)
  Destination:          frogLogic/timeCounter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_23 to frogLogic/timeCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_23
    SLICE_X13Y25.C1      net (fanout=2)        0.586   frogLogic/timeCounter<23>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X13Y19.A4      net (fanout=32)       0.920   frogLogic/oneSecond
    SLICE_X13Y19.CLK     Tas                   0.322   frogLogic/timeCounter<3>
                                                       frogLogic/timeCounter_0_rstpot
                                                       frogLogic/timeCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.177ns logic, 2.337ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/timeCounter_5 (SLICE_X14Y20.B1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_20 (FF)
  Destination:          frogLogic/timeCounter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.237 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_20 to frogLogic/timeCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.AQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_20
    SLICE_X13Y25.C2      net (fanout=2)        0.594   frogLogic/timeCounter<20>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X14Y20.B1      net (fanout=32)       0.860   frogLogic/oneSecond
    SLICE_X14Y20.CLK     Tas                   0.341   frogLogic/timeCounter<7>
                                                       frogLogic/timeCounter_5_rstpot
                                                       frogLogic/timeCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.196ns logic, 2.285ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_24 (FF)
  Destination:          frogLogic/timeCounter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.149 - 0.151)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_24 to frogLogic/timeCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.408   frogLogic/timeCounter<25>
                                                       frogLogic/timeCounter_24
    SLICE_X13Y25.C6      net (fanout=2)        0.580   frogLogic/timeCounter<24>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X14Y20.B1      net (fanout=32)       0.860   frogLogic/oneSecond
    SLICE_X14Y20.CLK     Tas                   0.341   frogLogic/timeCounter<7>
                                                       frogLogic/timeCounter_5_rstpot
                                                       frogLogic/timeCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.213ns logic, 2.271ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frogLogic/timeCounter_23 (FF)
  Destination:          frogLogic/timeCounter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.237 - 0.244)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frogLogic/timeCounter_23 to frogLogic/timeCounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.DQ      Tcko                  0.391   frogLogic/timeCounter<23>
                                                       frogLogic/timeCounter_23
    SLICE_X13Y25.C1      net (fanout=2)        0.586   frogLogic/timeCounter<23>
    SLICE_X13Y25.C       Tilo                  0.259   frogLogic/oneSecond<27>
                                                       frogLogic/oneSecond<27>1
    SLICE_X14Y23.C2      net (fanout=1)        0.831   frogLogic/oneSecond<27>
    SLICE_X14Y23.C       Tilo                  0.205   frogLogic/timeCounter<25>
                                                       frogLogic/oneSecond<27>6
    SLICE_X14Y20.B1      net (fanout=32)       0.860   frogLogic/oneSecond
    SLICE_X14Y20.CLK     Tas                   0.341   frogLogic/timeCounter<7>
                                                       frogLogic/timeCounter_5_rstpot
                                                       frogLogic/timeCounter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.196ns logic, 2.277ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_2 (SLICE_X5Y17.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_1 (FF)
  Destination:          frogLogic/froggerVerticalState_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_1 to frogLogic/froggerVerticalState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y17.BQ       Tcko                  0.198   frogLogic/froggerVerticalState<1>
                                                       frogLogic/froggerVerticalState_1
    SLICE_X5Y17.B5       net (fanout=7)        0.075   frogLogic/froggerVerticalState<1>
    SLICE_X5Y17.CLK      Tah         (-Th)    -0.155   frogLogic/froggerVerticalState<1>
                                                       frogLogic/Result<2>11
                                                       frogLogic/froggerVerticalState_2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.353ns logic, 0.075ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerHorizState_4 (SLICE_X6Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerHorizState_4 (FF)
  Destination:          frogLogic/froggerHorizState_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerHorizState_4 to frogLogic/froggerHorizState_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.AQ       Tcko                  0.200   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4
    SLICE_X6Y16.A6       net (fanout=5)        0.045   frogLogic/froggerHorizState<4>
    SLICE_X6Y16.CLK      Tah         (-Th)    -0.190   frogLogic/froggerHorizState<4>
                                                       frogLogic/froggerHorizState_4_glue_rst
                                                       frogLogic/froggerHorizState_4
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point frogLogic/froggerVerticalState_0 (SLICE_X5Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frogLogic/froggerVerticalState_0 (FF)
  Destination:          frogLogic/froggerVerticalState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frogLogic/froggerVerticalState_0 to frogLogic/froggerVerticalState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y17.AQ       Tcko                  0.198   frogLogic/froggerVerticalState<1>
                                                       frogLogic/froggerVerticalState_0
    SLICE_X5Y17.A6       net (fanout=8)        0.031   frogLogic/froggerVerticalState<0>
    SLICE_X5Y17.CLK      Tah         (-Th)    -0.215   frogLogic/froggerVerticalState<1>
                                                       frogLogic/Result<0>11_INV_0
                                                       frogLogic/froggerVerticalState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/froggerHorizState<4>/CLK
  Logical resource: frogLogic/froggerHorizState_4/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: frogLogic/timeCounter<7>/CLK
  Logical resource: frogLogic/timeCounter_4/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1267 paths, 0 nets, and 177 connections

Design statistics:
   Minimum period:   3.619ns{1}   (Maximum frequency: 276.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 18:53:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



