<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>
defines: 
time_elapsed: 1.296s
ram usage: 37872 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprfxsubq2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:22</a>: No timescale set for &#34;vhdl_boolean_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:22</a>: Compile module &#34;work@vhdl_boolean_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:22</a>: Top level module &#34;work@vhdl_boolean_test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:24</a>: Cannot find a module definition for &#34;work@vhdl_boolean_test::vhdl_boolean&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprfxsubq2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_vhdl_boolean_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprfxsubq2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprfxsubq2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@vhdl_boolean_test)
 |vpiName:work@vhdl_boolean_test
 |uhdmallPackages:
 \_package: builtin, parent:work@vhdl_boolean_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@vhdl_boolean_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>, line:22, parent:work@vhdl_boolean_test
   |vpiDefName:work@vhdl_boolean_test
   |vpiFullName:work@vhdl_boolean_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:26
       |vpiFullName:work@vhdl_boolean_test
       |vpiStmt:
       \_if_stmt: , line:27
         |vpiCondition:
         \_operation: , line:27
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (dut.true_val), line:27
             |vpiName:dut.true_val
             |vpiFullName:work@vhdl_boolean_test.dut.true_val
           |vpiOperand:
           \_ref_obj: (true), line:27
             |vpiName:true
             |vpiFullName:work@vhdl_boolean_test.true
         |vpiStmt:
         \_begin: , line:27
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:28
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:28
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED true 1&#34;
               |vpiSize:15
               |STRING:&#34;FAILED true 1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:29
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:32
         |vpiCondition:
         \_operation: , line:32
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (dut.true_val), line:32
             |vpiName:dut.true_val
             |vpiFullName:work@vhdl_boolean_test.dut.true_val
         |vpiStmt:
         \_begin: , line:32
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:33
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:33
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED true 2&#34;
               |vpiSize:15
               |STRING:&#34;FAILED true 2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:34
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:38
         |vpiCondition:
         \_operation: , line:38
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (dut.false_val), line:38
             |vpiName:dut.false_val
             |vpiFullName:work@vhdl_boolean_test.dut.false_val
           |vpiOperand:
           \_ref_obj: (false), line:38
             |vpiName:false
             |vpiFullName:work@vhdl_boolean_test.false
         |vpiStmt:
         \_begin: , line:38
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:39
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:39
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED false 1&#34;
               |vpiSize:16
               |STRING:&#34;FAILED false 1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:40
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:43
         |vpiCondition:
         \_ref_obj: (dut.false_val), line:43
           |vpiName:dut.false_val
           |vpiFullName:work@vhdl_boolean_test.dut.false_val
         |vpiStmt:
         \_begin: , line:43
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:44
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:44
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED false 2&#34;
               |vpiSize:16
               |STRING:&#34;FAILED false 2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:45
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:49
         |vpiCondition:
         \_operation: , line:49
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (dut.and1), line:49
             |vpiName:dut.and1
             |vpiFullName:work@vhdl_boolean_test.dut.and1
         |vpiStmt:
         \_begin: , line:49
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:50
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:50
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED and1&#34;
               |vpiSize:13
               |STRING:&#34;FAILED and1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:51
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:54
         |vpiCondition:
         \_ref_obj: (dut.and2), line:54
           |vpiName:dut.and2
           |vpiFullName:work@vhdl_boolean_test.dut.and2
         |vpiStmt:
         \_begin: , line:54
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:55
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:55
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED and2&#34;
               |vpiSize:13
               |STRING:&#34;FAILED and2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:56
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:59
         |vpiCondition:
         \_ref_obj: (dut.and3), line:59
           |vpiName:dut.and3
           |vpiFullName:work@vhdl_boolean_test.dut.and3
         |vpiStmt:
         \_begin: , line:59
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:60
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:60
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED and3&#34;
               |vpiSize:13
               |STRING:&#34;FAILED and3&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:61
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:65
         |vpiCondition:
         \_operation: , line:65
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (dut.or1), line:65
             |vpiName:dut.or1
             |vpiFullName:work@vhdl_boolean_test.dut.or1
         |vpiStmt:
         \_begin: , line:65
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:66
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:66
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED or1&#34;
               |vpiSize:12
               |STRING:&#34;FAILED or1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:67
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:70
         |vpiCondition:
         \_operation: , line:70
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (dut.or2), line:70
             |vpiName:dut.or2
             |vpiFullName:work@vhdl_boolean_test.dut.or2
         |vpiStmt:
         \_begin: , line:70
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:71
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:71
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED or2&#34;
               |vpiSize:12
               |STRING:&#34;FAILED or2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:72
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:75
         |vpiCondition:
         \_ref_obj: (dut.or3), line:75
           |vpiName:dut.or3
           |vpiFullName:work@vhdl_boolean_test.dut.or3
         |vpiStmt:
         \_begin: , line:75
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:76
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:76
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED or3&#34;
               |vpiSize:12
               |STRING:&#34;FAILED or3&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:77
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:81
         |vpiCondition:
         \_operation: , line:81
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (dut.not1), line:81
             |vpiName:dut.not1
             |vpiFullName:work@vhdl_boolean_test.dut.not1
         |vpiStmt:
         \_begin: , line:81
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:82
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:82
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED not1&#34;
               |vpiSize:13
               |STRING:&#34;FAILED not1&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:83
             |vpiName:$finish
       |vpiStmt:
       \_if_stmt: , line:86
         |vpiCondition:
         \_ref_obj: (dut.not2), line:86
           |vpiName:dut.not2
           |vpiFullName:work@vhdl_boolean_test.dut.not2
         |vpiStmt:
         \_begin: , line:86
           |vpiFullName:work@vhdl_boolean_test
           |vpiStmt:
           \_sys_func_call: ($display), line:87
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:87
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED not2&#34;
               |vpiSize:13
               |STRING:&#34;FAILED not2&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:88
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:91
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:91
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
 |uhdmtopModules:
 \_module: work@vhdl_boolean_test (work@vhdl_boolean_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>, line:22
   |vpiDefName:work@vhdl_boolean_test
   |vpiName:work@vhdl_boolean_test
   |vpiModule:
   \_module: work@vhdl_boolean_test::vhdl_boolean (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>, line:24, parent:work@vhdl_boolean_test
     |vpiDefName:work@vhdl_boolean_test::vhdl_boolean
     |vpiName:dut
     |vpiFullName:work@vhdl_boolean_test.dut
     |vpiInstance:
     \_module: work@vhdl_boolean_test (work@vhdl_boolean_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v</a>, line:22
Object: \work_vhdl_boolean_test of type 3000
Object: \work_vhdl_boolean_test of type 32
Object: \dut of type 32
Object: \work_vhdl_boolean_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 22
Object:  of type 39
Object: \dut.true_val of type 608
Object: \true of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.true_val of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.false_val of type 608
Object: \false of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object: \dut.false_val of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.and1 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object: \dut.and2 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object: \dut.and3 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.or1 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.or2 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object: \dut.or3 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object:  of type 39
Object: \dut.not1 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object:  of type 22
Object: \dut.not2 of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \$display of type 56
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_vhdl_boolean_test::vhdl_boolean&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e1fa00] str=&#39;\work_vhdl_boolean_test::vhdl_boolean&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e1fa00] str=&#39;\work_vhdl_boolean_test::vhdl_boolean&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_vhdl_boolean_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e1f580] str=&#39;\work_vhdl_boolean_test&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:24</a>.0-24.0&gt; [0x2e1f7f0] str=&#39;\dut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e1fcf0] str=&#39;\work_vhdl_boolean_test::vhdl_boolean&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e20000]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:26</a>.0-26.0&gt; [0x2e20250]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:27</a>.0-27.0&gt; [0x2e205e0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e20790]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:27</a>.0-27.0&gt; [0x2e20b00]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e20cb0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e20df0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:27</a>.0-27.0&gt; [0x2e21230] str=&#39;\dut.true_val&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:27</a>.0-27.0&gt; [0x2e21580] str=&#39;\true&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e21720]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e21840] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e22260]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:27</a>.0-27.0&gt; [0x2e21960]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:28</a>.0-28.0&gt; [0x2e21ac0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:28</a>.0-28.0&gt; [0x2e22060] str=&#39;&#34;FAILED true 1&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001110100011100100111010101100101001000000011000100100010&#39;(120) range=[119:0] int=1696608546
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:29</a>.0-29.0&gt; [0x2e21df0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:32</a>.0-32.0&gt; [0x2e22380]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e224a0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:32</a>.0-32.0&gt; [0x2e225c0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e22960]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:32</a>.0-32.0&gt; [0x2e22760] str=&#39;\dut.true_val&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e22aa0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e22bc0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e237e0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:32</a>.0-32.0&gt; [0x2e22ce0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:33</a>.0-33.0&gt; [0x2e22e60] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:33</a>.0-33.0&gt; [0x2e234c0] str=&#39;&#34;FAILED true 2&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001110100011100100111010101100101001000000011001000100010&#39;(120) range=[119:0] int=1696608802
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:34</a>.0-34.0&gt; [0x2e236c0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:38</a>.0-38.0&gt; [0x2e23900]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e23a20]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:38</a>.0-38.0&gt; [0x2e23b40]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e23c60]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e23d80]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:38</a>.0-38.0&gt; [0x2e23ee0] str=&#39;\dut.false_val&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:38</a>.0-38.0&gt; [0x2e240e0] str=&#39;\false&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e24280]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e243a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e24c80]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:38</a>.0-38.0&gt; [0x2e244c0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:39</a>.0-39.0&gt; [0x2e24620] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:39</a>.0-39.0&gt; [0x2e24a70] str=&#39;&#34;FAILED false 1&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110011001100001011011000111001101100101001000000011000100100010&#39;(128) range=[127:0] int=1696608546
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:40</a>.0-40.0&gt; [0x2e24800] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:43</a>.0-43.0&gt; [0x2e24da0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e24ec0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:43</a>.0-43.0&gt; [0x2e24fe0] str=&#39;\dut.false_val&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e251c0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e252e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e25ba0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:43</a>.0-43.0&gt; [0x2e25400]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:44</a>.0-44.0&gt; [0x2e25540] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:44</a>.0-44.0&gt; [0x2e25990] str=&#39;&#34;FAILED false 2&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110011001100001011011000111001101100101001000000011001000100010&#39;(128) range=[127:0] int=1696608802
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:45</a>.0-45.0&gt; [0x2e25720] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:49</a>.0-49.0&gt; [0x2e25cc0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e25de0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:49</a>.0-49.0&gt; [0x2e25f00]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e26280]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:49</a>.0-49.0&gt; [0x2e26080] str=&#39;\dut.and1&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e263c0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e264e0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e26ec0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:49</a>.0-49.0&gt; [0x2e26620]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:50</a>.0-50.0&gt; [0x2e267a0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:50</a>.0-50.0&gt; [0x2e26bb0] str=&#39;&#34;FAILED and1&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110000101101110011001000011000100100010&#39;(104) range=[103:0] int=1852059938
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:51</a>.0-51.0&gt; [0x2e26da0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:54</a>.0-54.0&gt; [0x2e26fe0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e27100]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:54</a>.0-54.0&gt; [0x2e27220] str=&#39;\dut.and2&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e273a0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e274c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e27dd0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:54</a>.0-54.0&gt; [0x2e275e0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:55</a>.0-55.0&gt; [0x2e27720] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:55</a>.0-55.0&gt; [0x2e27ac0] str=&#39;&#34;FAILED and2&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110000101101110011001000011001000100010&#39;(104) range=[103:0] int=1852060194
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:56</a>.0-56.0&gt; [0x2e27cb0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:59</a>.0-59.0&gt; [0x2e27ef0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e28010]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:59</a>.0-59.0&gt; [0x2e28130] str=&#39;\dut.and3&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e282b0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e283d0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e28ce0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:59</a>.0-59.0&gt; [0x2e284f0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:60</a>.0-60.0&gt; [0x2e28630] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:60</a>.0-60.0&gt; [0x2e289d0] str=&#39;&#34;FAILED and3&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110000101101110011001000011001100100010&#39;(104) range=[103:0] int=1852060450
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:61</a>.0-61.0&gt; [0x2e28bc0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:65</a>.0-65.0&gt; [0x2e28e00]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e28f20]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:65</a>.0-65.0&gt; [0x2e29040]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e29340]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:65</a>.0-65.0&gt; [0x2e29160] str=&#39;\dut.or1&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e29460]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e29580] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e29ed0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:65</a>.0-65.0&gt; [0x2e296a0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-66" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:66</a>.0-66.0&gt; [0x2e29820] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-66" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:66</a>.0-66.0&gt; [0x2e29bc0] str=&#39;&#34;FAILED or1&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001101111011100100011000100100010&#39;(96) range=[95:0] int=1869754658
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:67</a>.0-67.0&gt; [0x2e29db0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-70" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:70</a>.0-70.0&gt; [0x2e29ff0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2a110]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-70" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:70</a>.0-70.0&gt; [0x2e2a230]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2a530]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-70" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:70</a>.0-70.0&gt; [0x2e2a350] str=&#39;\dut.or2&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2a650]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2a770] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2ac10]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-70" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:70</a>.0-70.0&gt; [0x2e2a890]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-71" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:71</a>.0-71.0&gt; [0x2e2aa10] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-71" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:71</a>.0-71.0&gt; [0x2e2adb0] str=&#39;&#34;FAILED or2&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001101111011100100011001000100010&#39;(96) range=[95:0] int=1869754914
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-72" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:72</a>.0-72.0&gt; [0x2e21ca0] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:75</a>.0-75.0&gt; [0x2e2afa0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2b0c0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:75</a>.0-75.0&gt; [0x2e2b1e0] str=&#39;\dut.or3&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2b300]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2b420] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2bb60]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:75</a>.0-75.0&gt; [0x2e2b540]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-76" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:76</a>.0-76.0&gt; [0x2e2b660] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-76" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:76</a>.0-76.0&gt; [0x2e2b910] str=&#39;&#34;FAILED or3&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001101111011100100011001100100010&#39;(96) range=[95:0] int=1869755170
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-77" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:77</a>.0-77.0&gt; [0x2e2b780] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:81</a>.0-81.0&gt; [0x2e2bc80]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2bda0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:81</a>.0-81.0&gt; [0x2e2bee0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2c2c0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:81</a>.0-81.0&gt; [0x2e2c0c0] str=&#39;\dut.not1&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2c400]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2c520] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2ce70]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-81" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:81</a>.0-81.0&gt; [0x2e2c640]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-82" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:82</a>.0-82.0&gt; [0x2e2c7c0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-82" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:82</a>.0-82.0&gt; [0x2e2cb60] str=&#39;&#34;FAILED not1&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110111001101111011101000011000100100010&#39;(104) range=[103:0] int=1869885730
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-83" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:83</a>.0-83.0&gt; [0x2e2cd50] str=&#39;\$finish&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:86</a>.0-86.0&gt; [0x2e2cf90]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2d0b0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:86</a>.0-86.0&gt; [0x2e2d1d0] str=&#39;\dut.not2&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2d350]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2d470] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e2dd80]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-86" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:86</a>.0-86.0&gt; [0x2e2d590]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-87" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:87</a>.0-87.0&gt; [0x2e2d6d0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-87" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:87</a>.0-87.0&gt; [0x2e2da70] str=&#39;&#34;FAILED not2&#34;&#39; bits=&#39;00100010010001100100000101001001010011000100010101000100001000000110111001101111011101000011001000100010&#39;(104) range=[103:0] int=1869885986
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-88" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:88</a>.0-88.0&gt; [0x2e2dc60] str=&#39;\$finish&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:91</a>.0-91.0&gt; [0x2e2dea0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:91</a>.0-91.0&gt; [0x2e2e130] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_boolean.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_boolean.v:29</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>