// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "12/03/2018 14:57:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2558:2558:2558) (2911:2911:2911))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1830:1830:1830) (2105:2105:2105))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2276:2276:2276) (2588:2588:2588))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1478:1478:1478) (1713:1713:1713))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1549:1549:1549) (1833:1833:1833))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2828:2828:2828) (3262:3262:3262))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2245:2245:2245) (2547:2547:2547))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3209:3209:3209) (3590:3590:3590))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2829:2829:2829) (3171:3171:3171))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1801:1801:1801) (2072:2072:2072))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1964:1964:1964) (2231:2231:2231))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1187:1187:1187) (1321:1321:1321))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1787:1787:1787) (2073:2073:2073))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (415:415:415) (464:464:464))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (566:566:566) (630:630:630))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (809:809:809) (923:923:923))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1177:1177:1177) (1052:1052:1052))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (417:417:417) (465:465:465))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (738:738:738) (823:823:823))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (555:555:555) (625:625:625))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (751:751:751) (832:832:832))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (894:894:894) (1010:1010:1010))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (733:733:733) (817:817:817))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (615:615:615) (547:547:547))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (1066:1066:1066))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (253:253:253) (292:292:292))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (661:661:661) (766:766:766))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (261:261:261) (300:300:300))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (415:415:415) (458:458:458))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (515:515:515) (571:571:571))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (416:416:416) (455:455:455))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (392:392:392) (428:428:428))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (629:629:629) (712:712:712))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (356:356:356) (383:383:383))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1066:1066:1066) (1201:1201:1201))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (755:755:755) (857:857:857))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (792:792:792) (890:890:890))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (603:603:603) (665:665:665))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (998:998:998) (1105:1105:1105))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (562:562:562) (613:613:613))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (800:800:800) (903:903:903))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (815:815:815) (890:890:890))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (715:715:715) (784:784:784))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (700:700:700) (770:770:770))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (367:367:367) (396:396:396))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (407:407:407) (442:442:442))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (702:702:702) (771:771:771))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (517:517:517) (557:557:557))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (522:522:522) (568:568:568))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (618:618:618) (691:691:691))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (584:584:584) (636:636:636))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (853:853:853) (969:969:969))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (109:109:109) (138:138:138))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (221:221:221))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (265:265:265))
        (PORT datab (358:358:358) (418:418:418))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2706:2706:2706) (2431:2431:2431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (212:212:212))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (266:266:266))
        (PORT datab (359:359:359) (419:419:419))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2706:2706:2706) (2431:2431:2431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (265:265:265))
        (PORT datab (358:358:358) (418:418:418))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2706:2706:2706) (2431:2431:2431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (264:264:264))
        (PORT datab (358:358:358) (418:418:418))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2706:2706:2706) (2431:2431:2431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (631:631:631))
        (PORT datab (384:384:384) (472:472:472))
        (PORT datac (365:365:365) (439:439:439))
        (PORT datad (358:358:358) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (467:467:467))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (161:161:161))
        (PORT datab (341:341:341) (399:399:399))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (280:280:280))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (262:262:262))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (564:564:564))
        (PORT datab (226:226:226) (285:285:285))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (641:641:641))
        (PORT datad (146:146:146) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (211:211:211))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (142:142:142) (188:188:188))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (208:208:208))
        (PORT datac (137:137:137) (186:186:186))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (163:163:163))
        (PORT datab (123:123:123) (158:158:158))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (162:162:162))
        (PORT datab (122:122:122) (157:157:157))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (163:163:163))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datab (117:117:117) (153:153:153))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (205:205:205))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (161:161:161) (218:218:218))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (211:211:211))
        (PORT datab (156:156:156) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (PORT ena (851:851:851) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (519:519:519) (618:618:618))
        (PORT datad (136:136:136) (180:180:180))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (565:565:565))
        (PORT datab (227:227:227) (286:286:286))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (211:211:211))
        (PORT datad (200:200:200) (253:253:253))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (293:293:293))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (112:112:112) (142:142:142))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2657:2657:2657) (2390:2390:2390))
        (PORT sclr (564:564:564) (652:652:652))
        (PORT ena (480:480:480) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datac (89:89:89) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2283:2283:2283) (2065:2065:2065))
        (PORT sclr (330:330:330) (380:380:380))
        (PORT ena (645:645:645) (703:703:703))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (382:382:382))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (544:544:544))
        (PORT datab (148:148:148) (201:201:201))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (163:163:163))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2131:2131:2131) (2411:2411:2411))
        (PORT datac (2809:2809:2809) (3200:3200:3200))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (285:285:285))
        (PORT datac (2113:2113:2113) (2387:2387:2387))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2134:2134:2134) (2414:2414:2414))
        (PORT datac (2987:2987:2987) (3410:3410:3410))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2110:2110:2110) (2384:2384:2384))
        (PORT datad (160:160:160) (211:211:211))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (228:228:228) (299:299:299))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (282:282:282))
        (PORT datab (232:232:232) (290:290:290))
        (PORT datac (2118:2118:2118) (2392:2392:2392))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (393:393:393))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (320:320:320))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (2112:2112:2112) (2387:2387:2387))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (423:423:423))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datad (338:338:338) (396:396:396))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datad (341:341:341) (399:399:399))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (283:283:283))
        (PORT datab (355:355:355) (405:405:405))
        (PORT datac (351:351:351) (416:416:416))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (276:276:276))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2611:2611:2611) (2383:2383:2383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (319:319:319))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2611:2611:2611) (2383:2383:2383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (235:235:235))
        (PORT datac (224:224:224) (294:294:294))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2611:2611:2611) (2383:2383:2383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (326:326:326))
        (PORT datab (169:169:169) (227:227:227))
        (PORT datac (130:130:130) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (2127:2127:2127) (2407:2407:2407))
        (PORT datac (128:128:128) (176:176:176))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (146:146:146) (201:201:201))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2611:2611:2611) (2383:2383:2383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (183:183:183))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (2134:2134:2134) (2415:2415:2415))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2611:2611:2611) (2383:2383:2383))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (320:320:320))
        (PORT datab (173:173:173) (234:234:234))
        (PORT datac (2111:2111:2111) (2386:2386:2386))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (2116:2116:2116) (2390:2390:2390))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (2105:2105:2105) (2378:2378:2378))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (PORT datac (2109:2109:2109) (2383:2383:2383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (2111:2111:2111) (2384:2384:2384))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (2118:2118:2118) (2393:2393:2393))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2114:2114:2114) (2388:2388:2388))
        (PORT datad (202:202:202) (248:248:248))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (339:339:339) (364:364:364))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2109:2109:2109) (2382:2382:2382))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (2119:2119:2119) (2393:2393:2393))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (507:507:507) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (2133:2133:2133) (2414:2414:2414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (462:462:462) (500:500:500))
        (PORT ena (519:519:519) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (355:355:355) (389:389:389))
        (PORT ena (519:519:519) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (352:352:352) (386:386:386))
        (PORT ena (519:519:519) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (490:490:490) (577:577:577))
        (PORT datad (390:390:390) (471:471:471))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (330:330:330))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (638:638:638))
        (PORT datab (395:395:395) (491:491:491))
        (PORT datac (516:516:516) (619:619:619))
        (PORT datad (488:488:488) (575:575:575))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (521:521:521))
        (PORT datab (517:517:517) (619:619:619))
        (PORT datac (98:98:98) (122:122:122))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (558:558:558))
        (PORT datab (378:378:378) (459:459:459))
        (PORT datac (356:356:356) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (822:822:822))
        (PORT datac (371:371:371) (451:451:451))
        (PORT datad (111:111:111) (134:134:134))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (818:818:818))
        (PORT datad (496:496:496) (587:587:587))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (695:695:695))
        (PORT datab (330:330:330) (397:397:397))
        (PORT datac (179:179:179) (217:217:217))
        (PORT datad (184:184:184) (219:219:219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (830:830:830))
        (PORT datab (694:694:694) (817:817:817))
        (PORT datad (497:497:497) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (829:829:829))
        (PORT datab (695:695:695) (818:818:818))
        (PORT datad (497:497:497) (587:587:587))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (452:452:452))
        (PORT datad (465:465:465) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (821:821:821))
        (PORT datab (700:700:700) (823:823:823))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datac (373:373:373) (451:451:451))
        (PORT datad (112:112:112) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (824:824:824))
        (PORT datac (372:372:372) (450:450:450))
        (PORT datad (464:464:464) (544:544:544))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (163:163:163))
        (PORT datab (701:701:701) (825:825:825))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (492:492:492) (582:582:582))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (584:584:584))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (362:362:362) (435:435:435))
        (PORT datad (357:357:357) (426:426:426))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (318:318:318) (370:370:370))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (464:464:464) (545:545:545))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (194:194:194) (233:233:233))
        (PORT datac (206:206:206) (249:249:249))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (314:314:314))
        (PORT datab (252:252:252) (324:324:324))
        (PORT datac (229:229:229) (296:296:296))
        (PORT datad (236:236:236) (304:304:304))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (281:281:281))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (152:152:152) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (573:573:573))
        (PORT datab (697:697:697) (820:820:820))
        (PORT datac (410:410:410) (467:467:467))
        (PORT datad (112:112:112) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (573:573:573))
        (PORT datac (374:374:374) (452:452:452))
        (PORT datad (113:113:113) (137:137:137))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (609:609:609))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (163:163:163) (190:190:190))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (338:338:338))
        (PORT datab (165:165:165) (222:222:222))
        (PORT datac (228:228:228) (295:295:295))
        (PORT datad (235:235:235) (292:292:292))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (240:240:240) (303:303:303))
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (295:295:295))
        (PORT datab (256:256:256) (328:328:328))
        (PORT datac (225:225:225) (292:292:292))
        (PORT datad (244:244:244) (314:314:314))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (172:172:172) (212:212:212))
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (403:403:403))
        (PORT datab (484:484:484) (572:572:572))
        (PORT datac (425:425:425) (485:485:485))
        (PORT datad (178:178:178) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (189:189:189) (232:232:232))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2285:2285:2285))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (2118:2118:2118) (2394:2394:2394))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (686:686:686))
        (PORT datac (2110:2110:2110) (2374:2374:2374))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2282:2282:2282))
        (PORT datac (356:356:356) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2404:2404:2404))
        (PORT datad (571:571:571) (664:664:664))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (728:728:728))
        (PORT datab (538:538:538) (638:638:638))
        (PORT datac (631:631:631) (746:746:746))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (557:557:557))
        (PORT datac (1992:1992:1992) (2262:2262:2262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (2112:2112:2112) (2377:2377:2377))
        (PORT datad (487:487:487) (575:575:575))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2273:2273:2273))
        (PORT datad (349:349:349) (428:428:428))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (586:586:586) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2111:2111:2111) (2376:2376:2376))
        (PORT datad (498:498:498) (588:588:588))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (758:758:758) (824:824:824))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (713:713:713))
        (PORT datab (536:536:536) (629:629:629))
        (PORT datac (572:572:572) (666:666:666))
        (PORT datad (526:526:526) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|key_released_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (522:522:522) (624:624:624))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (531:531:531) (636:636:636))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (525:525:525) (628:628:628))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (533:533:533) (638:638:638))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (523:523:523) (626:626:626))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (530:530:530) (635:635:635))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datad (529:529:529) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (534:534:534) (640:640:640))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (532:532:532) (637:637:637))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datad (527:527:527) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (530:530:530) (635:635:635))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datad (525:525:525) (629:629:629))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (534:534:534) (639:639:639))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (522:522:522) (625:625:625))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (526:526:526) (630:630:630))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (524:524:524) (627:627:627))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (274:274:274))
        (PORT datad (471:471:471) (558:558:558))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (476:476:476) (565:565:565))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (473:473:473) (560:560:560))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|counter\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (476:476:476) (563:563:563))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cleaner\|counter\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (624:624:624))
        (PORT datac (513:513:513) (616:616:616))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (523:523:523))
        (PORT datab (525:525:525) (629:629:629))
        (PORT datac (521:521:521) (614:614:614))
        (PORT datad (389:389:389) (469:469:469))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (492:492:492))
        (PORT datab (519:519:519) (622:622:622))
        (PORT datac (515:515:515) (618:618:618))
        (PORT datad (401:401:401) (492:492:492))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (485:485:485) (570:570:570))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (496:496:496))
        (PORT datab (527:527:527) (631:631:631))
        (PORT datac (489:489:489) (575:575:575))
        (PORT datad (403:403:403) (495:495:495))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (638:638:638))
        (PORT datab (397:397:397) (493:493:493))
        (PORT datac (511:511:511) (613:613:613))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (380:380:380) (469:469:469))
        (PORT datad (488:488:488) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (319:319:319))
        (PORT datab (164:164:164) (222:222:222))
        (PORT datac (338:338:338) (406:406:406))
        (PORT datad (240:240:240) (309:309:309))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (316:316:316))
        (PORT datab (165:165:165) (223:223:223))
        (PORT datad (237:237:237) (306:306:306))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datac (229:229:229) (286:286:286))
        (PORT datad (389:389:389) (437:437:437))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (290:290:290))
        (PORT datab (240:240:240) (303:303:303))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datab (243:243:243) (307:307:307))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (243:243:243) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (256:256:256) (328:328:328))
        (PORT datac (217:217:217) (271:271:271))
        (PORT datad (239:239:239) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (442:442:442))
        (PORT datab (305:305:305) (355:355:355))
        (PORT datac (450:450:450) (531:531:531))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (554:554:554))
        (PORT datac (353:353:353) (425:425:425))
        (PORT datad (350:350:350) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (299:299:299))
        (PORT datab (243:243:243) (306:306:306))
        (PORT datac (334:334:334) (403:403:403))
        (PORT datad (213:213:213) (266:266:266))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (327:327:327))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (321:321:321))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datac (143:143:143) (191:191:191))
        (PORT datad (242:242:242) (311:311:311))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (301:301:301))
        (PORT datab (225:225:225) (288:288:288))
        (PORT datac (331:331:331) (399:399:399))
        (PORT datad (351:351:351) (430:430:430))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (347:347:347) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (256:256:256) (328:328:328))
        (PORT datac (217:217:217) (271:271:271))
        (PORT datad (245:245:245) (315:315:315))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (164:164:164) (222:222:222))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (235:235:235) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (638:638:638))
        (PORT datab (526:526:526) (630:630:630))
        (PORT datac (510:510:510) (612:612:612))
        (PORT datad (403:403:403) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (638:638:638))
        (PORT datab (524:524:524) (627:627:627))
        (PORT datac (511:511:511) (614:614:614))
        (PORT datad (403:403:403) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (140:140:140))
        (PORT datab (398:398:398) (494:494:494))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (594:594:594))
        (PORT datac (502:502:502) (604:604:604))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (393:393:393))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (487:487:487) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (354:354:354) (418:418:418))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (495:495:495) (595:595:595))
        (PORT datac (341:341:341) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (340:340:340) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2208:2208:2208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (178:178:178) (206:206:206))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (272:272:272))
        (PORT datab (363:363:363) (423:423:423))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2706:2706:2706) (2431:2431:2431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (215:215:215))
        (PORT datab (159:159:159) (213:213:213))
        (PORT datac (143:143:143) (192:192:192))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (467:467:467))
        (PORT datab (356:356:356) (418:418:418))
        (PORT datad (1116:1116:1116) (1297:1297:1297))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2658:2658:2658) (2377:2377:2377))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (469:469:469))
        (PORT datab (224:224:224) (278:278:278))
        (PORT datad (174:174:174) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2658:2658:2658) (2377:2377:2377))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (234:234:234))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (149:149:149) (197:197:197))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (470:470:470))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (175:175:175) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2658:2658:2658) (2377:2377:2377))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (238:238:238))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (471:471:471))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (176:176:176) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2658:2658:2658) (2377:2377:2377))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (521:521:521))
        (PORT datac (390:390:390) (473:473:473))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (532:532:532))
        (PORT datab (405:405:405) (494:494:494))
        (PORT datac (526:526:526) (619:619:619))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (825:825:825))
        (PORT datac (453:453:453) (529:529:529))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (467:467:467))
        (PORT datab (357:357:357) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2658:2658:2658) (2377:2377:2377))
        (PORT ena (795:795:795) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (260:260:260))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (149:149:149) (197:197:197))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datab (355:355:355) (416:416:416))
        (PORT datac (159:159:159) (209:209:209))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[0\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (655:655:655))
        (PORT datac (314:314:314) (369:369:369))
        (PORT datad (805:805:805) (946:946:946))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (287:287:287))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datab (492:492:492) (592:592:592))
        (PORT datac (339:339:339) (393:393:393))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (683:683:683) (818:818:818))
        (PORT datac (632:632:632) (733:733:733))
        (PORT datad (847:847:847) (1002:1002:1002))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (467:467:467))
        (PORT datad (410:410:410) (507:507:507))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (641:641:641))
        (PORT datab (421:421:421) (512:512:512))
        (PORT datac (397:397:397) (481:481:481))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (952:952:952))
        (PORT datad (308:308:308) (364:364:364))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (751:751:751))
        (PORT datac (909:909:909) (1072:1072:1072))
        (PORT datad (302:302:302) (356:356:356))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (479:479:479) (539:539:539))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (841:841:841))
        (PORT datad (686:686:686) (823:823:823))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (538:538:538))
        (PORT datab (413:413:413) (503:503:503))
        (PORT datac (524:524:524) (616:616:616))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (645:645:645))
        (PORT datad (347:347:347) (406:406:406))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[0\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (605:605:605))
        (PORT datac (804:804:804) (951:951:951))
        (PORT datad (346:346:346) (404:404:404))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (524:524:524) (596:596:596))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (695:695:695))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (179:179:179) (217:217:217))
        (PORT datad (183:183:183) (218:218:218))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (239:239:239))
        (PORT datab (330:330:330) (396:396:396))
        (PORT datac (292:292:292) (336:336:336))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (250:250:250))
        (PORT datac (199:199:199) (241:241:241))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (156:156:156))
        (PORT datab (407:407:407) (488:488:488))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (492:492:492))
        (PORT datab (381:381:381) (462:462:462))
        (PORT datac (371:371:371) (446:446:446))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (456:456:456))
        (PORT datad (687:687:687) (799:799:799))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (458:458:458))
        (PORT datac (613:613:613) (702:702:702))
        (PORT datad (803:803:803) (945:945:945))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (762:762:762))
        (PORT datab (552:552:552) (638:638:638))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (554:554:554) (641:641:641))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (206:206:206) (250:250:250))
        (PORT datac (106:106:106) (130:130:130))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (493:493:493))
        (PORT datab (407:407:407) (489:489:489))
        (PORT datac (205:205:205) (247:247:247))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (411:411:411))
        (PORT datab (383:383:383) (464:464:464))
        (PORT datac (374:374:374) (447:447:447))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (142:142:142) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (466:466:466))
        (PORT datab (165:165:165) (221:221:221))
        (PORT datac (158:158:158) (208:208:208))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (810:810:810))
        (PORT datab (584:584:584) (672:672:672))
        (PORT datad (380:380:380) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2709:2709:2709) (2426:2426:2426))
        (PORT ena (1013:1013:1013) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (509:509:509) (571:571:571))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (753:753:753))
        (PORT datab (870:870:870) (1022:1022:1022))
        (PORT datac (518:518:518) (601:601:601))
        (PORT datad (555:555:555) (651:651:651))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (394:394:394) (478:478:478))
        (PORT datad (409:409:409) (505:505:505))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (643:643:643))
        (PORT datab (428:428:428) (519:519:519))
        (PORT datac (389:389:389) (472:472:472))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (661:661:661) (793:793:793))
        (PORT datad (382:382:382) (448:448:448))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (683:683:683) (774:774:774))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (411:411:411))
        (PORT datab (383:383:383) (464:464:464))
        (PORT datac (374:374:374) (447:447:447))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (469:469:469))
        (PORT datab (162:162:162) (216:216:216))
        (PORT datac (161:161:161) (210:210:210))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (475:475:475) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2709:2709:2709) (2426:2426:2426))
        (PORT ena (752:752:752) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (521:521:521) (586:586:586))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (751:751:751))
        (PORT datab (872:872:872) (1025:1025:1025))
        (PORT datac (518:518:518) (601:601:601))
        (PORT datad (556:556:556) (652:652:652))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (475:475:475))
        (PORT datad (410:410:410) (491:491:491))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (499:499:499))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (527:527:527) (620:620:620))
        (PORT datad (401:401:401) (496:496:496))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[0\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (917:917:917))
        (PORT datab (277:277:277) (324:324:324))
        (PORT datac (370:370:370) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (815:815:815) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (546:546:546) (618:618:618))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (759:759:759))
        (PORT datab (548:548:548) (634:634:634))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (628:628:628))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (349:349:349) (407:407:407))
        (PORT datac (373:373:373) (444:444:444))
        (PORT datad (335:335:335) (389:389:389))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (492:492:492))
        (PORT datab (406:406:406) (487:487:487))
        (PORT datac (206:206:206) (248:248:248))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (760:760:760))
        (PORT datab (570:570:570) (678:678:678))
        (PORT datac (503:503:503) (582:582:582))
        (PORT datad (601:601:601) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (758:758:758))
        (PORT datab (617:617:617) (741:741:741))
        (PORT datad (550:550:550) (651:651:651))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[0\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (999:999:999))
        (PORT datac (548:548:548) (640:640:640))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (782:782:782))
        (PORT datab (624:624:624) (752:752:752))
        (PORT datac (506:506:506) (585:585:585))
        (PORT datad (541:541:541) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (525:525:525))
        (PORT datac (392:392:392) (475:475:475))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (537:537:537))
        (PORT datab (411:411:411) (501:501:501))
        (PORT datac (525:525:525) (617:617:617))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (636:636:636))
        (PORT datab (845:845:845) (1001:1001:1001))
        (PORT datac (329:329:329) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (542:542:542) (618:618:618))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (753:753:753))
        (PORT datab (575:575:575) (684:684:684))
        (PORT datac (500:500:500) (579:579:579))
        (PORT datad (603:603:603) (716:716:716))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (530:530:530))
        (PORT datab (403:403:403) (492:492:492))
        (PORT datac (526:526:526) (619:619:619))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[0\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (997:997:997))
        (PORT datac (548:548:548) (640:640:640))
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (538:538:538) (615:615:615))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (864:864:864))
        (PORT datab (644:644:644) (744:744:744))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (773:773:773))
        (PORT datab (627:627:627) (755:755:755))
        (PORT datac (502:502:502) (581:581:581))
        (PORT datad (548:548:548) (644:644:644))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (777:777:777))
        (PORT datab (624:624:624) (752:752:752))
        (PORT datad (544:544:544) (640:640:640))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[0\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (636:636:636))
        (PORT datac (830:830:830) (984:984:984))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (654:654:654) (732:732:732))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (456:456:456) (509:509:509))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (474:474:474))
        (PORT datad (407:407:407) (503:503:503))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (643:643:643))
        (PORT datab (431:431:431) (523:523:523))
        (PORT datac (391:391:391) (474:474:474))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (503:503:503) (592:592:592))
        (PORT datad (458:458:458) (526:526:526))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (605:605:605))
        (PORT datab (365:365:365) (427:427:427))
        (PORT datad (952:952:952) (1108:1108:1108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (677:677:677) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (498:498:498))
        (PORT datad (362:362:362) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (473:473:473))
        (PORT datab (181:181:181) (220:220:220))
        (PORT datac (380:380:380) (472:472:472))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (758:758:758))
        (PORT datac (498:498:498) (582:582:582))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[0\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (622:622:622))
        (PORT datac (494:494:494) (577:577:577))
        (PORT datad (902:902:902) (1051:1051:1051))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT asdata (654:654:654) (740:740:740))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (761:761:761))
        (PORT datab (550:550:550) (636:636:636))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (474:474:474))
        (PORT datad (411:411:411) (493:493:493))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (498:498:498))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (527:527:527) (619:619:619))
        (PORT datad (402:402:402) (498:498:498))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (740:740:740))
        (PORT datad (478:478:478) (554:554:554))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (729:729:729))
        (PORT datac (896:896:896) (1043:1043:1043))
        (PORT datad (477:477:477) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (635:635:635) (716:716:716))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (492:492:492))
        (PORT datab (381:381:381) (462:462:462))
        (PORT datac (372:372:372) (444:444:444))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (558:558:558))
        (PORT datad (798:798:798) (927:927:927))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1093:1093:1093))
        (PORT datab (476:476:476) (561:561:561))
        (PORT datad (632:632:632) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (384:384:384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2515:2515:2515) (2253:2253:2253))
        (PORT ena (782:782:782) (853:853:853))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (377:377:377))
        (PORT datab (644:644:644) (744:744:744))
        (PORT datad (292:292:292) (348:348:348))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (414:414:414))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (532:532:532) (621:621:621))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (154:154:154) (208:208:208))
        (PORT datac (140:140:140) (188:188:188))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (375:375:375) (446:446:446))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (732:732:732))
        (PORT datad (849:849:849) (1004:1004:1004))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (144:144:144) (192:192:192))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (640:640:640))
        (PORT datab (334:334:334) (403:403:403))
        (PORT datac (506:506:506) (581:581:581))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (605:605:605))
        (PORT datab (300:300:300) (365:365:365))
        (PORT datac (294:294:294) (350:350:350))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (645:645:645))
        (PORT datab (357:357:357) (430:430:430))
        (PORT datac (331:331:331) (394:394:394))
        (PORT datad (504:504:504) (578:578:578))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datac (442:442:442) (520:520:520))
        (PORT datad (506:506:506) (590:590:590))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (605:605:605))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datac (526:526:526) (615:615:615))
        (PORT datad (319:319:319) (377:377:377))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (642:642:642))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (476:476:476) (563:563:563))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (589:589:589))
        (PORT datab (515:515:515) (590:590:590))
        (PORT datac (207:207:207) (260:260:260))
        (PORT datad (202:202:202) (248:248:248))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (803:803:803))
        (PORT datab (399:399:399) (481:481:481))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (802:802:802))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (349:349:349) (424:424:424))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (561:561:561))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (336:336:336) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (629:629:629))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datac (368:368:368) (441:441:441))
        (PORT datad (357:357:357) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (629:629:629))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (368:368:368) (449:449:449))
        (PORT datad (357:357:357) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (809:809:809))
        (PORT datab (823:823:823) (956:956:956))
        (PORT datac (613:613:613) (707:707:707))
        (PORT datad (583:583:583) (661:661:661))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (325:325:325))
        (PORT datab (637:637:637) (733:733:733))
        (PORT datac (597:597:597) (688:688:688))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (824:824:824) (956:956:956))
        (PORT datac (614:614:614) (709:709:709))
        (PORT datad (1140:1140:1140) (1335:1335:1335))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (293:293:293))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (113:113:113) (143:143:143))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (462:462:462))
        (PORT datad (727:727:727) (831:831:831))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (648:648:648) (730:730:730))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (698:698:698))
        (PORT datad (305:305:305) (361:361:361))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (423:423:423))
        (PORT datab (797:797:797) (918:918:918))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (533:533:533))
        (PORT datad (477:477:477) (552:552:552))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (533:533:533) (609:609:609))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT datac (780:780:780) (890:890:890))
        (PORT datad (600:600:600) (690:690:690))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (697:697:697) (769:769:769))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (798:798:798) (919:919:919))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (771:771:771))
        (PORT datab (628:628:628) (756:756:756))
        (PORT datac (515:515:515) (600:600:600))
        (PORT datad (550:550:550) (646:646:646))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (530:530:530))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (750:750:750))
        (PORT datab (620:620:620) (745:745:745))
        (PORT datac (507:507:507) (589:589:589))
        (PORT datad (557:557:557) (658:658:658))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (631:631:631) (713:713:713))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (844:844:844))
        (PORT datab (731:731:731) (879:879:879))
        (PORT datac (792:792:792) (912:912:912))
        (PORT datad (646:646:646) (747:747:747))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (923:923:923) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (545:545:545) (621:621:621))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (847:847:847))
        (PORT datab (734:734:734) (882:882:882))
        (PORT datac (795:795:795) (914:914:914))
        (PORT datad (645:645:645) (746:746:746))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (748:748:748) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (544:544:544) (624:624:624))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (557:557:557))
        (PORT datab (653:653:653) (757:757:757))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (652:652:652) (757:757:757))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (669:669:669))
        (PORT datad (347:347:347) (406:406:406))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (652:652:652) (737:737:737))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (552:552:552))
        (PORT datad (615:615:615) (706:706:706))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (637:637:637))
        (PORT datab (373:373:373) (434:434:434))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (607:607:607))
        (PORT datad (348:348:348) (405:405:405))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (829:829:829) (938:938:938))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (600:600:600))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2562:2562:2562) (2285:2285:2285))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (694:694:694) (794:794:794))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (634:634:634))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (851:851:851))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (645:645:645) (727:727:727))
        (PORT datad (681:681:681) (812:812:812))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (753:753:753))
        (PORT datab (619:619:619) (744:744:744))
        (PORT datac (508:508:508) (590:590:590))
        (PORT datad (555:555:555) (656:656:656))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (636:636:636) (716:716:716))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (775:775:775))
        (PORT datab (626:626:626) (755:755:755))
        (PORT datac (516:516:516) (601:601:601))
        (PORT datad (547:547:547) (643:643:643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (620:620:620) (695:695:695))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (754:754:754))
        (PORT datab (869:869:869) (1021:1021:1021))
        (PORT datac (535:535:535) (625:625:625))
        (PORT datad (554:554:554) (650:650:650))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (350:350:350))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (753:753:753))
        (PORT datab (869:869:869) (1022:1022:1022))
        (PORT datac (535:535:535) (625:625:625))
        (PORT datad (555:555:555) (650:650:650))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (815:815:815) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (494:494:494) (560:560:560))
        (PORT clrn (2696:2696:2696) (2404:2404:2404))
        (PORT ena (1065:1065:1065) (1172:1172:1172))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (798:798:798) (919:919:919))
        (PORT datad (339:339:339) (393:393:393))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (180:180:180))
        (PORT datab (796:796:796) (917:917:917))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datac (359:359:359) (411:411:411))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (472:472:472) (554:554:554))
        (PORT datac (315:315:315) (382:382:382))
        (PORT datad (450:450:450) (532:532:532))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (564:564:564))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (357:357:357) (424:424:424))
        (PORT datad (291:291:291) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (471:471:471) (553:553:553))
        (PORT datac (353:353:353) (420:420:420))
        (PORT datad (457:457:457) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (354:354:354) (422:422:422))
        (PORT datad (362:362:362) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (257:257:257))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (621:621:621) (728:728:728))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (305:305:305) (369:369:369))
        (PORT datac (297:297:297) (356:356:356))
        (PORT datad (625:625:625) (732:732:732))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datab (558:558:558) (668:668:668))
        (PORT datac (371:371:371) (436:436:436))
        (PORT datad (346:346:346) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (444:444:444))
        (PORT datab (556:556:556) (666:666:666))
        (PORT datac (516:516:516) (617:617:617))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (792:792:792))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datac (329:329:329) (389:389:389))
        (PORT datad (854:854:854) (1007:1007:1007))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (932:932:932) (1093:1093:1093))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (435:435:435) (496:496:496))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (412:412:412))
        (PORT datab (824:824:824) (956:956:956))
        (PORT datac (614:614:614) (709:709:709))
        (PORT datad (1139:1139:1139) (1334:1334:1334))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (758:758:758))
        (PORT datab (865:865:865) (1017:1017:1017))
        (PORT datac (511:511:511) (591:591:591))
        (PORT datad (553:553:553) (648:648:648))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (815:815:815) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (847:847:847))
        (PORT datab (735:735:735) (883:883:883))
        (PORT datac (621:621:621) (711:711:711))
        (PORT datad (645:645:645) (746:746:746))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (923:923:923) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (619:619:619) (687:687:687))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (451:451:451))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (746:746:746) (845:845:845))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (781:781:781))
        (PORT datab (624:624:624) (752:752:752))
        (PORT datac (627:627:627) (719:719:719))
        (PORT datad (542:542:542) (637:637:637))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (648:648:648) (728:728:728))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (779:779:779))
        (PORT datab (625:625:625) (753:753:753))
        (PORT datac (626:626:626) (718:718:718))
        (PORT datad (544:544:544) (639:639:639))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (580:580:580))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (452:452:452))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (774:774:774))
        (PORT datad (349:349:349) (408:408:408))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (804:804:804) (904:904:904))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (618:618:618))
        (PORT datad (370:370:370) (431:431:431))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (454:454:454))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (441:441:441))
        (PORT datab (636:636:636) (734:734:734))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (506:506:506) (588:588:588))
        (PORT datad (608:608:608) (699:699:699))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (673:673:673) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (157:157:157))
        (PORT datac (519:519:519) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2562:2562:2562) (2285:2285:2285))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (692:692:692) (784:784:784))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (444:444:444))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (468:468:468))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (297:297:297) (343:343:343))
        (PORT datad (708:708:708) (813:813:813))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datac (530:530:530) (619:619:619))
        (PORT datad (303:303:303) (358:358:358))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (531:531:531))
        (PORT datad (475:475:475) (550:550:550))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (522:522:522) (589:589:589))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (608:608:608))
        (PORT datac (453:453:453) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (551:551:551) (633:633:633))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (604:604:604))
        (PORT datac (363:363:363) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2640:2640:2640) (2364:2364:2364))
        (PORT ena (1165:1165:1165) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (640:640:640) (739:739:739))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (640:640:640) (738:738:738))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (758:758:758))
        (PORT datab (618:618:618) (743:743:743))
        (PORT datac (622:622:622) (715:715:715))
        (PORT datad (551:551:551) (652:652:652))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (844:844:844))
        (PORT datab (732:732:732) (880:880:880))
        (PORT datac (620:620:620) (710:710:710))
        (PORT datad (646:646:646) (747:747:747))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (748:748:748) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (648:648:648) (730:730:730))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (443:443:443))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (744:744:744) (844:844:844))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (762:762:762))
        (PORT datab (617:617:617) (742:742:742))
        (PORT datac (624:624:624) (717:717:717))
        (PORT datad (548:548:548) (649:649:649))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (472:472:472) (531:531:531))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (752:752:752))
        (PORT datab (870:870:870) (1023:1023:1023))
        (PORT datac (509:509:509) (588:588:588))
        (PORT datad (555:555:555) (651:651:651))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (375:375:375) (418:418:418))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (745:745:745) (845:845:845))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (299:299:299) (347:347:347))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (712:712:712) (817:817:817))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (564:564:564))
        (PORT datab (380:380:380) (451:451:451))
        (PORT datac (373:373:373) (457:457:457))
        (PORT datad (366:366:366) (444:444:444))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (631:631:631))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (453:453:453) (533:533:533))
        (PORT datad (359:359:359) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (755:755:755))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (194:194:194) (230:230:230))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (445:445:445))
        (PORT datab (400:400:400) (483:483:483))
        (PORT datac (440:440:440) (502:502:502))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (799:799:799))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (850:850:850) (1003:1003:1003))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (379:379:379) (449:449:449))
        (PORT datac (458:458:458) (539:539:539))
        (PORT datad (374:374:374) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (379:379:379) (449:449:449))
        (PORT datac (343:343:343) (412:412:412))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (801:801:801))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (362:362:362) (442:442:442))
        (PORT datad (374:374:374) (451:451:451))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (801:801:801))
        (PORT datab (300:300:300) (365:365:365))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (281:281:281) (328:328:328))
        (PORT datad (853:853:853) (1006:1006:1006))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (337:337:337))
        (PORT datab (381:381:381) (451:451:451))
        (PORT datac (261:261:261) (296:296:296))
        (PORT datad (433:433:433) (494:494:494))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (876:876:876))
        (PORT datac (655:655:655) (773:773:773))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2727:2727:2727) (2427:2427:2427))
        (PORT ena (1075:1075:1075) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (813:813:813))
        (PORT datab (822:822:822) (954:954:954))
        (PORT datad (583:583:583) (661:661:661))
        (IOPATH dataa combout (159:159:159) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1001:1001:1001))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (612:612:612) (706:706:706))
        (PORT datad (1143:1143:1143) (1338:1338:1338))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT datac (453:453:453) (529:529:529))
        (PORT datad (767:767:767) (887:887:887))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (598:598:598))
        (PORT datad (351:351:351) (410:410:410))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (558:558:558) (669:669:669))
        (PORT datac (371:371:371) (437:437:437))
        (PORT datad (458:458:458) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (598:598:598))
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2562:2562:2562) (2285:2285:2285))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (581:581:581))
        (PORT datad (620:620:620) (722:722:722))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (735:735:735))
        (PORT datab (451:451:451) (528:528:528))
        (PORT datac (601:601:601) (710:710:710))
        (PORT datad (454:454:454) (537:537:537))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (773:773:773))
        (PORT datab (627:627:627) (756:756:756))
        (PORT datac (520:520:520) (602:602:602))
        (PORT datad (549:549:549) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (752:752:752))
        (PORT datab (619:619:619) (745:745:745))
        (PORT datac (516:516:516) (598:598:598))
        (PORT datad (556:556:556) (657:657:657))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (844:844:844))
        (PORT datab (666:666:666) (774:774:774))
        (PORT datac (710:710:710) (856:856:856))
        (PORT datad (620:620:620) (712:712:712))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (923:923:923) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (844:844:844))
        (PORT datab (665:665:665) (774:774:774))
        (PORT datac (712:712:712) (858:858:858))
        (PORT datad (620:620:620) (712:712:712))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (748:748:748) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (256:256:256))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (620:620:620) (726:726:726))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (409:409:409))
        (PORT datab (306:306:306) (374:374:374))
        (PORT datac (606:606:606) (708:708:708))
        (PORT datad (165:165:165) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1129:1129:1129))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (749:749:749) (880:880:880))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (759:759:759))
        (PORT datad (472:472:472) (547:547:547))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (455:455:455))
        (PORT datac (475:475:475) (553:553:553))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT datac (774:774:774) (899:899:899))
        (PORT datad (460:460:460) (535:535:535))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (734:734:734))
        (PORT datab (503:503:503) (606:606:606))
        (PORT datac (594:594:594) (680:680:680))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT datac (778:778:778) (903:903:903))
        (PORT datad (303:303:303) (358:358:358))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (388:388:388))
        (PORT datab (611:611:611) (704:704:704))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (363:363:363) (433:433:433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (757:757:757))
        (PORT datab (866:866:866) (1018:1018:1018))
        (PORT datac (503:503:503) (593:593:593))
        (PORT datad (553:553:553) (649:649:649))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (772:772:772))
        (PORT datab (627:627:627) (756:756:756))
        (PORT datac (520:520:520) (602:602:602))
        (PORT datad (549:549:549) (646:646:646))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (797:797:797))
        (PORT datab (635:635:635) (740:740:740))
        (PORT datac (606:606:606) (696:696:696))
        (PORT datad (645:645:645) (750:750:750))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (670:670:670) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (273:273:273))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (523:523:523) (618:618:618))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (759:759:759))
        (PORT datab (618:618:618) (743:743:743))
        (PORT datac (516:516:516) (597:597:597))
        (PORT datad (551:551:551) (651:651:651))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (702:702:702))
        (PORT datab (120:120:120) (151:151:151))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1128:1128:1128))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (760:760:760) (858:858:858))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (376:376:376) (419:419:419))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (571:571:571))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (131:131:131) (164:164:164))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (517:517:517) (589:589:589))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (738:738:738) (828:828:828))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (438:438:438))
        (PORT datab (373:373:373) (435:435:435))
        (PORT datad (621:621:621) (706:706:706))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT asdata (508:508:508) (569:569:569))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (1012:1012:1012) (1132:1132:1132))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (376:376:376) (439:439:439))
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (605:605:605))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (668:668:668) (800:800:800))
        (PORT datad (331:331:331) (386:386:386))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (248:248:248))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT asdata (499:499:499) (567:567:567))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (449:449:449))
        (PORT datab (317:317:317) (384:384:384))
        (PORT datad (299:299:299) (344:344:344))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (482:482:482))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT asdata (472:472:472) (530:530:530))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (301:301:301) (346:346:346))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (539:539:539))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT asdata (778:778:778) (885:885:885))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (451:451:451))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT asdata (478:478:478) (541:541:541))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2704:2704:2704) (2411:2411:2411))
        (PORT ena (930:930:930) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (454:454:454))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (328:328:328))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (769:769:769) (882:882:882))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (597:597:597) (685:685:685))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (358:358:358) (419:419:419))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (340:340:340) (406:406:406))
        (PORT datac (610:610:610) (705:705:705))
        (PORT datad (1146:1146:1146) (1342:1342:1342))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (743:743:743))
        (PORT datac (619:619:619) (715:715:715))
        (PORT datad (612:612:612) (707:707:707))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (754:754:754))
        (PORT datab (619:619:619) (744:744:744))
        (PORT datac (486:486:486) (554:554:554))
        (PORT datad (554:554:554) (655:655:655))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (714:714:714) (805:805:805))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (756:756:756))
        (PORT datab (866:866:866) (1019:1019:1019))
        (PORT datac (355:355:355) (407:407:407))
        (PORT datad (553:553:553) (649:649:649))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (534:534:534) (609:609:609))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (758:758:758))
        (PORT datab (864:864:864) (1016:1016:1016))
        (PORT datac (354:354:354) (406:406:406))
        (PORT datad (553:553:553) (648:648:648))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (815:815:815) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (545:545:545) (617:617:617))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (673:673:673))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (783:783:783))
        (PORT datab (623:623:623) (751:751:751))
        (PORT datac (345:345:345) (396:396:396))
        (PORT datad (540:540:540) (636:636:636))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (829:829:829) (945:945:945))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (769:769:769))
        (PORT datab (628:628:628) (757:757:757))
        (PORT datac (347:347:347) (399:399:399))
        (PORT datad (551:551:551) (648:648:648))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (749:749:749))
        (PORT datab (620:620:620) (746:746:746))
        (PORT datac (489:489:489) (558:558:558))
        (PORT datad (558:558:558) (660:660:660))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (626:626:626) (706:706:706))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (843:843:843))
        (PORT datab (729:729:729) (877:877:877))
        (PORT datac (607:607:607) (696:696:696))
        (PORT datad (335:335:335) (386:386:386))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (923:923:923) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (526:526:526) (600:600:600))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (845:845:845))
        (PORT datab (733:733:733) (881:881:881))
        (PORT datac (606:606:606) (695:695:695))
        (PORT datad (334:334:334) (386:386:386))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (748:748:748) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT asdata (513:513:513) (584:584:584))
        (PORT clrn (2436:2436:2436) (2190:2190:2190))
        (PORT ena (1100:1100:1100) (1227:1227:1227))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (556:556:556))
        (PORT datab (646:646:646) (750:750:750))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (647:647:647) (751:751:751))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (901:901:901))
        (PORT datab (768:768:768) (892:892:892))
        (PORT datac (453:453:453) (529:529:529))
        (PORT datad (763:763:763) (876:876:876))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (377:377:377) (428:428:428))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (718:718:718))
        (PORT datab (518:518:518) (602:602:602))
        (PORT datac (508:508:508) (595:595:595))
        (PORT datad (345:345:345) (404:404:404))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (489:489:489) (548:548:548))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (673:673:673))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (623:623:623))
        (PORT datab (479:479:479) (558:558:558))
        (PORT datac (460:460:460) (535:535:535))
        (PORT datad (460:460:460) (525:525:525))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2562:2562:2562) (2285:2285:2285))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (520:520:520) (585:585:585))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (736:736:736))
        (PORT datab (642:642:642) (737:737:737))
        (PORT datac (494:494:494) (577:577:577))
        (PORT datad (613:613:613) (708:708:708))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (378:378:378) (422:422:422))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (988:988:988) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (514:514:514) (588:588:588))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (837:837:837))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (285:285:285) (333:333:333))
        (PORT datad (684:684:684) (821:821:821))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (933:933:933))
        (PORT datab (810:810:810) (938:938:938))
        (PORT datac (792:792:792) (906:906:906))
        (PORT datad (459:459:459) (534:534:534))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (381:381:381) (433:433:433))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (718:718:718))
        (PORT datab (487:487:487) (571:571:571))
        (PORT datac (618:618:618) (724:724:724))
        (PORT datad (616:616:616) (710:710:710))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (893:893:893))
        (PORT datab (354:354:354) (412:412:412))
        (PORT datac (770:770:770) (900:900:900))
        (PORT datad (375:375:375) (436:436:436))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (831:831:831) (933:933:933))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (930:930:930))
        (PORT datab (811:811:811) (939:939:939))
        (PORT datac (791:791:791) (904:904:904))
        (PORT datad (306:306:306) (362:362:362))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (543:543:543))
        (PORT datab (624:624:624) (720:720:720))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (627:627:627) (724:724:724))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (340:340:340))
        (PORT datab (130:130:130) (158:158:158))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (801:801:801))
        (PORT datab (394:394:394) (476:476:476))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (358:358:358) (434:434:434))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (556:556:556))
        (PORT datab (353:353:353) (417:417:417))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (356:356:356) (418:418:418))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (535:535:535))
        (PORT datab (365:365:365) (443:443:443))
        (PORT datac (335:335:335) (407:407:407))
        (PORT datad (632:632:632) (733:733:733))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (759:759:759))
        (PORT datab (476:476:476) (566:566:566))
        (PORT datac (260:260:260) (296:296:296))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (651:651:651))
        (PORT datab (230:230:230) (287:287:287))
        (PORT datac (199:199:199) (251:251:251))
        (PORT datad (358:358:358) (420:420:420))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (654:654:654))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (342:342:342) (409:409:409))
        (PORT datad (369:369:369) (417:417:417))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (853:853:853))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (427:427:427) (490:490:490))
        (PORT datad (684:684:684) (816:816:816))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (736:736:736))
        (PORT datab (457:457:457) (550:550:550))
        (PORT datac (203:203:203) (257:257:257))
        (PORT datad (358:358:358) (420:420:420))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (435:435:435))
        (PORT datab (378:378:378) (446:446:446))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (346:346:346) (417:417:417))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (850:850:850))
        (PORT datab (283:283:283) (333:333:333))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (594:594:594) (676:676:676))
        (PORT datad (346:346:346) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datab (823:823:823) (956:956:956))
        (PORT datac (615:615:615) (710:710:710))
        (PORT datad (1138:1138:1138) (1333:1333:1333))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (396:396:396))
        (PORT datab (480:480:480) (549:549:549))
        (PORT datad (381:381:381) (447:447:447))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (993:993:993) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (474:474:474))
        (PORT datab (195:195:195) (237:237:237))
        (PORT datad (456:456:456) (519:519:519))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (993:993:993) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (647:647:647))
        (PORT datab (643:643:643) (743:743:743))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (474:474:474))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datad (457:457:457) (520:520:520))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (993:993:993) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (978:978:978) (1077:1077:1077))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (473:473:473))
        (PORT datab (480:480:480) (548:548:548))
        (PORT datad (442:442:442) (501:501:501))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (993:993:993) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (384:384:384) (440:440:440))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (982:982:982) (1086:1086:1086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (646:646:646) (746:746:746))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (356:356:356))
        (PORT datab (362:362:362) (424:424:424))
        (PORT datad (768:768:768) (866:866:866))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (1283:1283:1283) (1450:1450:1450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (570:570:570))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datad (766:766:766) (864:864:864))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (1283:1283:1283) (1450:1450:1450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (714:714:714))
        (PORT datab (560:560:560) (655:655:655))
        (PORT datad (567:567:567) (640:640:640))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (1137:1137:1137) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (534:534:534) (597:597:597))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (715:715:715))
        (PORT datab (287:287:287) (333:333:333))
        (PORT datad (542:542:542) (632:632:632))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (1137:1137:1137) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (462:462:462))
        (PORT datab (785:785:785) (886:886:886))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (463:463:463))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (474:474:474))
        (PORT datab (477:477:477) (546:546:546))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2527:2527:2527) (2265:2265:2265))
        (PORT ena (993:993:993) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (261:261:261))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (982:982:982) (1086:1086:1086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (527:527:527))
        (PORT datab (337:337:337) (389:389:389))
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (1089:1089:1089) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (982:982:982) (1086:1086:1086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (642:642:642))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (614:614:614) (695:695:695))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (527:527:527))
        (PORT datab (278:278:278) (325:325:325))
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (1089:1089:1089) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (982:982:982) (1086:1086:1086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (524:524:524))
        (PORT datab (387:387:387) (459:459:459))
        (PORT datad (442:442:442) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (1089:1089:1089) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT asdata (299:299:299) (341:341:341))
        (PORT clrn (2498:2498:2498) (2233:2233:2233))
        (PORT ena (982:982:982) (1086:1086:1086))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (615:615:615) (696:696:696))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (714:714:714))
        (PORT datab (558:558:558) (652:652:652))
        (PORT datad (331:331:331) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (1137:1137:1137) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (524:524:524) (584:584:584))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (604:604:604))
        (PORT datab (368:368:368) (431:431:431))
        (PORT datad (766:766:766) (864:864:864))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (1283:1283:1283) (1450:1450:1450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (464:464:464))
        (PORT datab (784:784:784) (886:886:886))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (223:223:223))
        (PORT datab (364:364:364) (426:426:426))
        (PORT datad (767:767:767) (865:865:865))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (1283:1283:1283) (1450:1450:1450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (714:714:714))
        (PORT datab (558:558:558) (652:652:652))
        (PORT datad (369:369:369) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (1137:1137:1137) (1288:1288:1288))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1187:1187:1187))
        (PORT asdata (538:538:538) (594:594:594))
        (PORT clrn (2691:2691:2691) (2413:2413:2413))
        (PORT ena (746:746:746) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (898:898:898))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (549:549:549))
        (PORT datab (501:501:501) (589:589:589))
        (PORT datac (643:643:643) (733:733:733))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (642:642:642) (732:732:732))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (993:993:993))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (642:642:642) (750:750:750))
        (PORT datad (205:205:205) (258:258:258))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (207:207:207) (265:265:265))
        (PORT datad (826:826:826) (968:968:968))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (292:292:292))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (645:645:645) (753:753:753))
        (PORT datad (826:826:826) (969:969:969))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (231:231:231) (289:289:289))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (826:826:826) (969:969:969))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datac (544:544:544) (646:646:646))
        (PORT datad (531:531:531) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (549:549:549) (651:651:651))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (629:629:629))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (504:504:504) (589:589:589))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (630:630:630))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (522:522:522) (616:616:616))
        (PORT datac (320:320:320) (374:374:374))
        (PORT datad (652:652:652) (771:771:771))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (261:261:261) (297:297:297))
        (PORT datad (804:804:804) (942:942:942))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (156:156:156))
        (PORT datab (635:635:635) (732:732:732))
        (PORT datac (422:422:422) (481:481:481))
        (PORT datad (273:273:273) (312:312:312))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (825:825:825) (958:958:958))
        (PORT datac (612:612:612) (706:706:706))
        (PORT datad (1144:1144:1144) (1339:1339:1339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (625:625:625))
        (PORT datab (481:481:481) (560:560:560))
        (PORT datac (460:460:460) (535:535:535))
        (PORT datad (461:461:461) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2562:2562:2562) (2285:2285:2285))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (628:628:628) (703:703:703))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (929:929:929))
        (PORT datab (812:812:812) (939:939:939))
        (PORT datac (791:791:791) (904:904:904))
        (PORT datad (461:461:461) (536:536:536))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (512:512:512))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (543:543:543))
        (PORT datab (315:315:315) (366:366:366))
        (PORT datad (187:187:187) (235:235:235))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (721:721:721))
        (PORT datab (490:490:490) (574:574:574))
        (PORT datac (617:617:617) (723:723:723))
        (PORT datad (617:617:617) (711:711:711))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT asdata (470:470:470) (529:529:529))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (738:738:738))
        (PORT datab (646:646:646) (742:742:742))
        (PORT datac (497:497:497) (580:580:580))
        (PORT datad (612:612:612) (707:707:707))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2389:2389:2389))
        (PORT ena (409:409:409) (430:430:430))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2495:2495:2495) (2227:2227:2227))
        (PORT ena (1078:1078:1078) (1190:1190:1190))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (544:544:544))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cleaner\|converter\|out\[6\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (738:738:738))
        (PORT datab (646:646:646) (742:742:742))
        (PORT datad (612:612:612) (707:707:707))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (761:761:761))
        (PORT datab (617:617:617) (742:742:742))
        (PORT datac (650:650:650) (753:753:753))
        (PORT datad (549:549:549) (649:649:649))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (780:780:780))
        (PORT datab (624:624:624) (753:753:753))
        (PORT datac (463:463:463) (532:532:532))
        (PORT datad (543:543:543) (639:639:639))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (534:534:534))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (774:774:774))
        (PORT datab (626:626:626) (755:755:755))
        (PORT datac (465:465:465) (534:534:534))
        (PORT datad (547:547:547) (643:643:643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2510:2510:2510) (2249:2249:2249))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (658:658:658) (747:747:747))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (839:839:839))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (745:745:745) (845:845:845))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (756:756:756))
        (PORT datab (618:618:618) (743:743:743))
        (PORT datac (649:649:649) (751:751:751))
        (PORT datad (552:552:552) (653:653:653))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2558:2558:2558) (2289:2289:2289))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT asdata (513:513:513) (582:582:582))
        (PORT clrn (2530:2530:2530) (2268:2268:2268))
        (PORT ena (1201:1201:1201) (1331:1331:1331))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datad (709:709:709) (814:814:814))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (776:776:776))
        (PORT datab (484:484:484) (563:563:563))
        (PORT datac (605:605:605) (695:695:695))
        (PORT datad (651:651:651) (769:769:769))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (670:670:670) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (841:841:841))
        (PORT datab (726:726:726) (873:873:873))
        (PORT datac (341:341:341) (408:408:408))
        (PORT datad (648:648:648) (749:749:749))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (923:923:923) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (372:372:372) (417:417:417))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (569:569:569))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (116:116:116) (140:140:140))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (759:759:759))
        (PORT datab (863:863:863) (1015:1015:1015))
        (PORT datac (471:471:471) (544:544:544))
        (PORT datad (552:552:552) (647:647:647))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2560:2560:2560) (2290:2290:2290))
        (PORT ena (659:659:659) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (624:624:624) (703:703:703))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (841:841:841))
        (PORT datab (725:725:725) (872:872:872))
        (PORT datac (342:342:342) (409:409:409))
        (PORT datad (648:648:648) (749:749:749))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2711:2711:2711) (2411:2411:2411))
        (PORT ena (748:748:748) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2684:2684:2684) (2396:2396:2396))
        (PORT ena (923:923:923) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (217:217:217))
        (PORT datab (332:332:332) (383:383:383))
        (PORT datac (465:465:465) (528:528:528))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (887:887:887))
        (PORT datab (359:359:359) (418:418:418))
        (PORT datac (777:777:777) (907:907:907))
        (PORT datad (366:366:366) (427:427:427))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2539:2539:2539) (2270:2270:2270))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (377:377:377) (428:428:428))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (987:987:987) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (718:718:718))
        (PORT datab (518:518:518) (602:602:602))
        (PORT datac (508:508:508) (595:595:595))
        (PORT datad (345:345:345) (403:403:403))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (987:987:987) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (357:357:357))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (779:779:779) (881:881:881))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (926:926:926))
        (PORT datab (813:813:813) (940:940:940))
        (PORT datac (789:789:789) (902:902:902))
        (PORT datad (304:304:304) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2685:2685:2685) (2397:2397:2397))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (632:632:632) (707:707:707))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (987:987:987) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (900:900:900))
        (PORT datab (767:767:767) (890:890:890))
        (PORT datac (453:453:453) (529:529:529))
        (PORT datad (763:763:763) (877:877:877))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2678:2678:2678) (2394:2394:2394))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (519:519:519) (592:592:592))
        (PORT clrn (2553:2553:2553) (2280:2280:2280))
        (PORT ena (987:987:987) (1102:1102:1102))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (793:793:793) (902:902:902))
        (PORT datad (296:296:296) (352:352:352))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (513:513:513))
        (PORT datab (320:320:320) (375:375:375))
        (PORT datac (367:367:367) (438:438:438))
        (PORT datad (311:311:311) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (755:755:755))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (304:304:304) (369:369:369))
        (PORT datad (951:951:951) (1113:1113:1113))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (519:519:519))
        (PORT datab (363:363:363) (441:441:441))
        (PORT datac (474:474:474) (556:556:556))
        (PORT datad (575:575:575) (698:698:698))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (693:693:693))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datac (208:208:208) (258:258:258))
        (PORT datad (512:512:512) (600:600:600))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (726:726:726))
        (PORT datab (481:481:481) (571:571:571))
        (PORT datac (199:199:199) (251:251:251))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (727:727:727))
        (PORT datab (529:529:529) (624:624:624))
        (PORT datac (341:341:341) (416:416:416))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (727:727:727))
        (PORT datab (437:437:437) (512:512:512))
        (PORT datac (456:456:456) (533:533:533))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (674:674:674))
        (PORT datab (304:304:304) (351:351:351))
        (PORT datac (664:664:664) (768:768:768))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (852:852:852))
        (PORT datab (529:529:529) (626:626:626))
        (PORT datac (431:431:431) (505:505:505))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (727:727:727))
        (PORT datab (385:385:385) (473:473:473))
        (PORT datac (375:375:375) (459:459:459))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (669:669:669))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (548:548:548))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (422:422:422) (480:480:480))
        (PORT datad (619:619:619) (710:710:710))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (811:811:811))
        (PORT datab (824:824:824) (956:956:956))
        (PORT datac (614:614:614) (708:708:708))
        (PORT datad (583:583:583) (662:662:662))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (630:630:630) (730:730:730))
        (PORT datac (659:659:659) (786:786:786))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (644:644:644))
        (PORT datab (153:153:153) (210:210:210))
        (PORT datad (143:143:143) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2493:2493:2493) (2247:2247:2247))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_rs\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2456:2456:2456) (2211:2211:2211))
        (PORT ena (921:921:921) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (236:236:236))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (214:214:214) (272:272:272))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (237:237:237))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (214:214:214) (272:272:272))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (240:240:240))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (155:155:155) (211:211:211))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (241:241:241))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (155:155:155) (211:211:211))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (236:236:236))
        (PORT datab (171:171:171) (231:231:231))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (216:216:216) (275:275:275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (241:241:241))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (219:219:219) (277:277:277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (237:237:237))
        (PORT datab (172:172:172) (232:232:232))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (215:215:215) (273:273:273))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (725:725:725))
        (PORT datab (595:595:595) (694:694:694))
        (PORT datac (632:632:632) (746:746:746))
        (PORT datad (595:595:595) (690:690:690))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (725:725:725))
        (PORT datab (595:595:595) (695:695:695))
        (PORT datac (632:632:632) (746:746:746))
        (PORT datad (595:595:595) (691:691:691))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (725:725:725))
        (PORT datab (598:598:598) (698:698:698))
        (PORT datac (633:633:633) (747:747:747))
        (PORT datad (597:597:597) (693:693:693))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (725:725:725))
        (PORT datab (597:597:597) (696:696:696))
        (PORT datac (632:632:632) (747:747:747))
        (PORT datad (596:596:596) (692:692:692))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (726:726:726))
        (PORT datab (592:592:592) (691:691:691))
        (PORT datac (631:631:631) (745:745:745))
        (PORT datad (593:593:593) (688:688:688))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (726:726:726))
        (PORT datab (590:590:590) (689:689:689))
        (PORT datac (630:630:630) (744:744:744))
        (PORT datad (591:591:591) (687:687:687))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (727:727:727))
        (PORT datab (588:588:588) (686:686:686))
        (PORT datac (629:629:629) (743:743:743))
        (PORT datad (590:590:590) (685:685:685))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (415:415:415))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (662:662:662))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (461:461:461) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (404:404:404))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT asdata (517:517:517) (572:572:572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (3478:3478:3478) (3478:3478:3478))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1192:1192:1192) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (253:253:253))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (111:111:111) (138:138:138))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (168:168:168))
        (PORT datab (213:213:213) (251:251:251))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (404:404:404))
        (PORT datab (240:240:240) (299:299:299))
        (PORT datac (327:327:327) (388:388:388))
        (PORT datad (314:314:314) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (161:161:161))
        (PORT datab (210:210:210) (247:247:247))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (111:111:111) (130:130:130))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (852:852:852) (762:762:762))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (286:286:286))
        (PORT datab (222:222:222) (282:282:282))
        (PORT datac (327:327:327) (388:388:388))
        (PORT datad (213:213:213) (264:264:264))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (302:302:302))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (318:318:318) (379:379:379))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1164:1164:1164))
        (PORT asdata (1480:1480:1480) (1663:1663:1663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (388:388:388) (470:470:470))
        (PORT datac (352:352:352) (429:429:429))
        (PORT datad (375:375:375) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (357:357:357) (420:420:420))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (244:244:244))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (196:196:196) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (340:340:340) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (193:193:193))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (159:159:159))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (282:282:282))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (133:133:133) (173:173:173))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (339:339:339) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (966:966:966) (870:870:870))
        (PORT ena (510:510:510) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (501:501:501))
        (PORT datab (233:233:233) (292:292:292))
        (PORT datac (378:378:378) (451:451:451))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (1141:1141:1141))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1115:1115:1115))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (280:280:280))
        (PORT datac (213:213:213) (266:266:266))
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (282:282:282))
        (PORT datab (242:242:242) (302:302:302))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (506:506:506))
        (PORT datab (226:226:226) (285:285:285))
        (PORT datac (352:352:352) (430:430:430))
        (PORT datad (378:378:378) (452:452:452))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (389:389:389))
        (PORT datab (394:394:394) (474:474:474))
        (PORT datac (373:373:373) (453:453:453))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (503:503:503))
        (PORT datab (231:231:231) (290:290:290))
        (PORT datac (379:379:379) (452:452:452))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (336:336:336) (402:402:402))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (91:91:91) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1142:1142:1142))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1144:1144:1144))
        (PORT asdata (1617:1617:1617) (1831:1831:1831))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1172:1172:1172))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (1138:1138:1138))
        (PORT datad (854:854:854) (1001:1001:1001))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1223:1223:1223) (1091:1091:1091))
        (PORT sclr (330:330:330) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (232:232:232))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (246:246:246))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1131:1131:1131))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1131:1131:1131))
        (PORT asdata (504:504:504) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (514:514:514))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1129:1129:1129))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (491:491:491))
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (482:482:482) (569:569:569))
        (PORT datad (382:382:382) (463:463:463))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (220:220:220) (278:278:278))
        (PORT datad (366:366:366) (441:441:441))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (387:387:387))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (298:298:298) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (274:274:274))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1157:1157:1157))
        (PORT datab (1025:1025:1025) (1188:1188:1188))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (1038:1038:1038) (1224:1224:1224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (289:289:289))
        (PORT datab (555:555:555) (657:657:657))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (413:413:413) (476:476:476))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (408:408:408))
        (PORT datab (226:226:226) (280:280:280))
        (PORT datac (201:201:201) (247:247:247))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|count\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|count\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (641:641:641) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (223:223:223) (275:275:275))
        (PORT datac (312:312:312) (364:364:364))
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (436:436:436))
        (PORT datab (378:378:378) (458:458:458))
        (PORT datac (347:347:347) (417:417:417))
        (PORT datad (362:362:362) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (491:491:491) (576:576:576))
        (PORT datac (358:358:358) (429:429:429))
        (PORT datad (348:348:348) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (458:458:458))
        (PORT datab (377:377:377) (459:459:459))
        (PORT datac (360:360:360) (434:434:434))
        (PORT datad (378:378:378) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (485:485:485))
        (PORT datab (383:383:383) (467:467:467))
        (PORT datac (367:367:367) (442:442:442))
        (PORT datad (378:378:378) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (259:259:259))
        (PORT datac (347:347:347) (413:413:413))
        (PORT datad (364:364:364) (429:429:429))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_start\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (468:468:468))
        (PORT datad (326:326:326) (373:373:373))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (352:352:352) (417:417:417))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1297:1297:1297) (1503:1503:1503))
        (PORT ena (1232:1232:1232) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (383:383:383))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (385:385:385))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (262:262:262))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|char_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1282:1282:1282) (1489:1489:1489))
        (PORT ena (1362:1362:1362) (1534:1534:1534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (192:192:192) (241:241:241))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1156:1156:1156))
        (PORT datab (1024:1024:1024) (1188:1188:1188))
        (PORT datac (147:147:147) (196:196:196))
        (PORT datad (1039:1039:1039) (1224:1224:1224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (158:158:158))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|busy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (197:197:197))
        (PORT datad (353:353:353) (418:418:418))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (365:365:365) (445:445:445))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|start_row_counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (399:399:399))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (400:400:400))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (490:490:490))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datac (392:392:392) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (487:487:487))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (490:490:490))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (485:485:485))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (485:485:485))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (488:488:488))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (391:391:391) (487:487:487))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (486:486:486))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (486:486:486))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (392:392:392) (489:489:489))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (486:486:486))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (394:394:394) (491:491:491))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (394:394:394) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (395:395:395) (492:492:492))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (393:393:393) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (399:399:399))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (398:398:398))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|src\|countreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (606:606:606))
        (PORT datab (327:327:327) (394:394:394))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1551:1551:1551))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2603:2603:2603) (2987:2987:2987))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (263:263:263))
        (PORT datab (524:524:524) (622:622:622))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (286:286:286))
        (PORT datab (385:385:385) (457:457:457))
        (PORT datac (346:346:346) (413:413:413))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (513:513:513) (571:571:571))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (267:267:267))
        (PORT datab (524:524:524) (621:621:621))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (305:305:305))
        (PORT datab (377:377:377) (448:448:448))
        (PORT datac (355:355:355) (423:423:423))
        (PORT datad (188:188:188) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (517:517:517) (576:576:576))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (285:285:285))
        (PORT datab (220:220:220) (277:277:277))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (213:213:213) (259:259:259))
        (PORT datac (348:348:348) (415:415:415))
        (PORT datad (364:364:364) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (577:577:577))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (PORT datab (523:523:523) (621:621:621))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (299:299:299))
        (PORT datab (221:221:221) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (378:378:378) (449:449:449))
        (PORT datac (354:354:354) (421:421:421))
        (PORT datad (189:189:189) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (531:531:531) (601:601:601))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (523:523:523) (621:621:621))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (283:283:283))
        (PORT datab (221:221:221) (278:278:278))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (211:211:211) (257:257:257))
        (PORT datac (349:349:349) (416:416:416))
        (PORT datad (363:363:363) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (638:638:638) (711:711:711))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (389:389:389))
        (PORT datab (523:523:523) (621:621:621))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (278:278:278))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (215:215:215) (261:261:261))
        (PORT datac (346:346:346) (413:413:413))
        (PORT datad (365:365:365) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (599:599:599))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (579:579:579))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (489:489:489))
        (PORT datab (523:523:523) (621:621:621))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (394:394:394))
        (PORT datab (548:548:548) (654:654:654))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (671:671:671) (751:751:751))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (784:784:784))
        (PORT datab (327:327:327) (395:395:395))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (505:505:505))
        (PORT datab (523:523:523) (621:621:621))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (503:503:503))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (470:470:470))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (518:518:518))
        (PORT datab (483:483:483) (563:563:563))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (676:676:676) (761:761:761))
        (PORT sload (652:652:652) (724:724:724))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (414:414:414))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (361:361:361) (440:440:440))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (455:455:455))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datab (525:525:525) (624:624:624))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (596:596:596))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (397:397:397))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (361:361:361) (441:441:441))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (487:487:487))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (406:406:406))
        (PORT datab (185:185:185) (225:225:225))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (629:629:629) (699:699:699))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (285:285:285))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (378:378:378))
        (PORT datab (172:172:172) (209:209:209))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (455:455:455))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (813:813:813))
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (515:515:515))
        (PORT datab (347:347:347) (410:410:410))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (205:205:205))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (603:603:603))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (434:434:434))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (333:333:333))
        (PORT datab (362:362:362) (442:442:442))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (456:456:456))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (449:449:449))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (PORT datab (184:184:184) (224:224:224))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (208:208:208))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (522:522:522) (587:587:587))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (516:516:516) (591:591:591))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (407:407:407))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (468:468:468))
        (PORT datab (362:362:362) (442:442:442))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (456:456:456))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (467:467:467))
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (400:400:400))
        (PORT datab (347:347:347) (410:410:410))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (522:522:522) (581:581:581))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (271:271:271))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (311:311:311))
        (PORT datab (363:363:363) (443:443:443))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (470:470:470))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (596:596:596))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (399:399:399))
        (PORT datab (334:334:334) (392:392:392))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (600:600:600))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (282:282:282))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (363:363:363) (443:443:443))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (472:472:472))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (225:225:225))
        (PORT datab (382:382:382) (458:458:458))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (PORT datab (331:331:331) (394:394:394))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (606:606:606))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (281:281:281))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (330:330:330))
        (PORT datab (363:363:363) (443:443:443))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (478:478:478))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (450:450:450))
        (PORT datab (183:183:183) (220:220:220))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (391:391:391))
        (PORT datab (335:335:335) (392:392:392))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (542:542:542) (616:616:616))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (382:382:382) (437:437:437))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (406:406:406))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (445:445:445))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (466:466:466))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (588:588:588))
        (PORT datad (155:155:155) (181:181:181))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (387:387:387))
        (PORT datad (411:411:411) (467:467:467))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|index2pixel\|address\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1175:1175:1175))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (2470:2470:2470) (2845:2845:2845))
        (PORT sload (642:642:642) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_pixel_index\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (583:583:583))
        (PORT sload (415:415:415) (453:453:453))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (496:496:496) (557:557:557))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1449w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (253:253:253) (317:317:317))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (374:374:374) (427:427:427))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (348:348:348))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (620:620:620) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1531w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (757:757:757))
        (PORT datab (519:519:519) (604:604:604))
        (PORT datac (590:590:590) (717:717:717))
        (PORT datad (628:628:628) (745:745:745))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (225:225:225))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1501:1501:1501) (1343:1343:1343))
        (PORT sclr (565:565:565) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (158:158:158) (213:213:213))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (535:535:535))
        (PORT datab (431:431:431) (529:529:529))
        (PORT datac (319:319:319) (369:369:369))
        (PORT datad (430:430:430) (520:520:520))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3169:3169:3169))
        (PORT d[1] (2732:2732:2732) (3169:3169:3169))
        (PORT d[2] (2732:2732:2732) (3169:3169:3169))
        (PORT d[3] (2732:2732:2732) (3169:3169:3169))
        (PORT d[4] (37:37:37) (50:50:50))
        (PORT d[5] (2729:2729:2729) (3166:3166:3166))
        (PORT d[6] (37:37:37) (50:50:50))
        (PORT d[7] (2729:2729:2729) (3166:3166:3166))
        (PORT clk (1371:1371:1371) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (3374:3374:3374))
        (PORT d[1] (2907:2907:2907) (3374:3374:3374))
        (PORT d[2] (2907:2907:2907) (3374:3374:3374))
        (PORT d[3] (2907:2907:2907) (3374:3374:3374))
        (PORT d[4] (2907:2907:2907) (3374:3374:3374))
        (PORT d[5] (2907:2907:2907) (3374:3374:3374))
        (PORT d[6] (38:38:38) (54:54:54))
        (PORT d[7] (2907:2907:2907) (3374:3374:3374))
        (PORT clk (1369:1369:1369) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1266:1266:1266))
        (PORT d[1] (1104:1104:1104) (1304:1304:1304))
        (PORT d[2] (1069:1069:1069) (1238:1238:1238))
        (PORT d[3] (1086:1086:1086) (1245:1245:1245))
        (PORT d[4] (1069:1069:1069) (1235:1235:1235))
        (PORT d[5] (1027:1027:1027) (1201:1201:1201))
        (PORT d[6] (1123:1123:1123) (1298:1298:1298))
        (PORT d[7] (1071:1071:1071) (1233:1233:1233))
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|smw\|smem\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (PORT ena (1474:1474:1474) (1635:1635:1635))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1063:1063:1063))
        (PORT d[1] (1387:1387:1387) (1573:1573:1573))
        (PORT d[2] (1554:1554:1554) (1754:1754:1754))
        (PORT d[3] (960:960:960) (1126:1126:1126))
        (PORT d[4] (1485:1485:1485) (1665:1665:1665))
        (PORT d[5] (1478:1478:1478) (1653:1653:1653))
        (PORT d[6] (1386:1386:1386) (1555:1555:1555))
        (PORT d[7] (1105:1105:1105) (1257:1257:1257))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (709:709:709))
        (PORT datab (213:213:213) (255:255:255))
        (PORT datac (728:728:728) (860:860:860))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (743:743:743) (883:883:883))
        (PORT datac (332:332:332) (378:378:378))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (707:707:707))
        (PORT datab (742:742:742) (881:881:881))
        (PORT datac (185:185:185) (221:221:221))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (708:708:708))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (199:199:199) (239:239:239))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (428:428:428))
        (PORT datab (741:741:741) (880:880:880))
        (PORT datac (972:972:972) (1122:1122:1122))
        (PORT datad (340:340:340) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (358:358:358))
        (PORT datab (735:735:735) (874:874:874))
        (PORT datac (349:349:349) (407:407:407))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (411:411:411))
        (PORT datab (736:736:736) (874:874:874))
        (PORT datac (339:339:339) (388:388:388))
        (PORT datad (548:548:548) (671:671:671))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (702:702:702))
        (PORT datab (215:215:215) (258:258:258))
        (PORT datac (202:202:202) (242:242:242))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (974:974:974))
        (PORT datab (572:572:572) (683:683:683))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (974:974:974))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (705:705:705))
        (PORT datab (738:738:738) (878:878:878))
        (PORT datac (281:281:281) (317:317:317))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (357:357:357))
        (PORT datab (199:199:199) (242:242:242))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (549:549:549) (672:672:672))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (706:706:706))
        (PORT datab (740:740:740) (880:880:880))
        (PORT datac (358:358:358) (417:417:417))
        (PORT datad (439:439:439) (494:494:494))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (641:641:641))
        (PORT datab (345:345:345) (403:403:403))
        (PORT datac (329:329:329) (379:379:379))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (789:789:789))
        (PORT datab (573:573:573) (678:678:678))
        (PORT datac (352:352:352) (395:395:395))
        (PORT datad (338:338:338) (382:382:382))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (402:402:402))
        (PORT datab (573:573:573) (679:679:679))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (707:707:707))
        (PORT datab (742:742:742) (882:882:882))
        (PORT datac (331:331:331) (377:377:377))
        (PORT datad (335:335:335) (387:387:387))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (429:429:429))
        (PORT datab (550:550:550) (655:655:655))
        (PORT datac (443:443:443) (499:499:499))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (696:696:696))
        (PORT datab (1093:1093:1093) (1258:1258:1258))
        (PORT datac (313:313:313) (359:359:359))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (708:708:708))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1069:1069:1069))
        (PORT d[1] (1553:1553:1553) (1762:1762:1762))
        (PORT d[2] (1742:1742:1742) (1970:1970:1970))
        (PORT d[3] (1151:1151:1151) (1349:1349:1349))
        (PORT d[4] (877:877:877) (979:979:979))
        (PORT d[5] (1657:1657:1657) (1855:1855:1855))
        (PORT d[6] (1567:1567:1567) (1759:1759:1759))
        (PORT d[7] (1284:1284:1284) (1458:1458:1458))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (930:930:930))
        (PORT datab (714:714:714) (855:855:855))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (343:343:343) (391:391:391))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (715:715:715) (856:856:856))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (197:197:197) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (928:928:928))
        (PORT datab (368:368:368) (429:429:429))
        (PORT datac (699:699:699) (833:833:833))
        (PORT datad (352:352:352) (406:406:406))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (611:611:611))
        (PORT datab (514:514:514) (620:620:620))
        (PORT datac (349:349:349) (414:414:414))
        (PORT datad (714:714:714) (798:798:798))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (934:934:934))
        (PORT datab (215:215:215) (257:257:257))
        (PORT datac (197:197:197) (234:234:234))
        (PORT datad (676:676:676) (786:786:786))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (537:537:537))
        (PORT datab (550:550:550) (655:655:655))
        (PORT datac (448:448:448) (507:507:507))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (928:928:928))
        (PORT datab (714:714:714) (854:854:854))
        (PORT datac (350:350:350) (408:408:408))
        (PORT datad (336:336:336) (383:383:383))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (555:555:555))
        (PORT datab (549:549:549) (654:654:654))
        (PORT datac (514:514:514) (587:587:587))
        (PORT datad (340:340:340) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (701:701:701))
        (PORT datab (1091:1091:1091) (1256:1256:1256))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (706:706:706))
        (PORT datab (342:342:342) (407:407:407))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1086:1086:1086))
        (PORT datab (709:709:709) (839:839:839))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (935:935:935))
        (PORT datab (860:860:860) (1004:1004:1004))
        (PORT datac (186:186:186) (222:222:222))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (858:858:858) (1002:1002:1002))
        (PORT datac (355:355:355) (413:413:413))
        (PORT datad (344:344:344) (398:398:398))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (937:937:937))
        (PORT datab (857:857:857) (1001:1001:1001))
        (PORT datac (334:334:334) (380:380:380))
        (PORT datad (343:343:343) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (247:247:247))
        (PORT datab (865:865:865) (1010:1010:1010))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (930:930:930))
        (PORT datab (864:864:864) (1008:1008:1008))
        (PORT datac (354:354:354) (415:415:415))
        (PORT datad (338:338:338) (387:387:387))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1173:1173:1173))
        (PORT datab (305:305:305) (358:358:358))
        (PORT datac (288:288:288) (326:326:326))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (812:812:812))
        (PORT datab (732:732:732) (856:856:856))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (935:935:935))
        (PORT datab (860:860:860) (1004:1004:1004))
        (PORT datac (328:328:328) (378:378:378))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (929:929:929))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (563:563:563) (632:632:632))
        (PORT datad (343:343:343) (394:394:394))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (707:707:707))
        (PORT datab (364:364:364) (432:432:432))
        (PORT datac (317:317:317) (369:369:369))
        (PORT datad (334:334:334) (391:391:391))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1086:1086:1086))
        (PORT datab (189:189:189) (228:228:228))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1058:1058:1058))
        (PORT d[1] (1386:1386:1386) (1572:1572:1572))
        (PORT d[2] (1553:1553:1553) (1753:1753:1753))
        (PORT d[3] (939:939:939) (1097:1097:1097))
        (PORT d[4] (1488:1488:1488) (1670:1670:1670))
        (PORT d[5] (1477:1477:1477) (1652:1652:1652))
        (PORT d[6] (1375:1375:1375) (1541:1541:1541))
        (PORT d[7] (1098:1098:1098) (1249:1249:1249))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (862:862:862))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (820:820:820) (949:949:949))
        (PORT datad (281:281:281) (315:315:315))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (862:862:862))
        (PORT datab (199:199:199) (242:242:242))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (326:326:326) (372:372:372))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (864:864:864))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (815:815:815) (944:944:944))
        (PORT datad (351:351:351) (405:405:405))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (435:435:435))
        (PORT datab (833:833:833) (967:967:967))
        (PORT datac (352:352:352) (409:409:409))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (862:862:862))
        (PORT datab (367:367:367) (428:428:428))
        (PORT datac (343:343:343) (392:392:392))
        (PORT datad (845:845:845) (976:976:976))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (864:864:864))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (863:863:863))
        (PORT datab (833:833:833) (968:968:968))
        (PORT datac (199:199:199) (238:238:238))
        (PORT datad (453:453:453) (513:513:513))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1001:1001:1001))
        (PORT datab (309:309:309) (354:354:354))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (657:657:657))
        (PORT datab (691:691:691) (814:814:814))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (325:325:325))
        (PORT datab (661:661:661) (777:777:777))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1065:1065:1065))
        (PORT d[1] (1542:1542:1542) (1749:1749:1749))
        (PORT d[2] (1741:1741:1741) (1969:1969:1969))
        (PORT d[3] (1130:1130:1130) (1320:1320:1320))
        (PORT d[4] (1663:1663:1663) (1868:1868:1868))
        (PORT d[5] (1638:1638:1638) (1828:1828:1828))
        (PORT d[6] (1563:1563:1563) (1758:1758:1758))
        (PORT d[7] (1270:1270:1270) (1443:1443:1443))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (915:915:915))
        (PORT datab (885:885:885) (1047:1047:1047))
        (PORT datac (505:505:505) (577:577:577))
        (PORT datad (522:522:522) (602:602:602))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (928:928:928))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (520:520:520) (604:604:604))
        (PORT datad (498:498:498) (564:564:564))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1097:1097:1097))
        (PORT d[1] (911:911:911) (1022:1022:1022))
        (PORT d[2] (1729:1729:1729) (1955:1955:1955))
        (PORT d[3] (1149:1149:1149) (1343:1343:1343))
        (PORT d[4] (1672:1672:1672) (1879:1879:1879))
        (PORT d[5] (1658:1658:1658) (1855:1855:1855))
        (PORT d[6] (1568:1568:1568) (1760:1760:1760))
        (PORT d[7] (1291:1291:1291) (1465:1465:1465))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (918:918:918))
        (PORT datab (203:203:203) (247:247:247))
        (PORT datac (869:869:869) (1026:1026:1026))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (869:869:869))
        (PORT datab (214:214:214) (257:257:257))
        (PORT datac (351:351:351) (408:408:408))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (930:930:930))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (874:874:874) (1031:1031:1031))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (PORT datab (839:839:839) (980:980:980))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (925:925:925))
        (PORT datab (375:375:375) (444:444:444))
        (PORT datac (872:872:872) (1029:1029:1029))
        (PORT datad (605:605:605) (686:686:686))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (611:611:611))
        (PORT datab (890:890:890) (1052:1052:1052))
        (PORT datac (512:512:512) (591:591:591))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (991:991:991))
        (PORT datab (750:750:750) (882:882:882))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1175:1175:1175))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (916:916:916))
        (PORT datab (886:886:886) (1047:1047:1047))
        (PORT datac (329:329:329) (378:378:378))
        (PORT datad (342:342:342) (391:391:391))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (870:870:870))
        (PORT datab (341:341:341) (398:398:398))
        (PORT datac (349:349:349) (404:404:404))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (929:929:929))
        (PORT datab (890:890:890) (1053:1053:1053))
        (PORT datac (330:330:330) (376:376:376))
        (PORT datad (292:292:292) (331:331:331))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (869:869:869))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (290:290:290) (327:327:327))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (702:702:702))
        (PORT datab (734:734:734) (873:873:873))
        (PORT datac (469:469:469) (530:530:530))
        (PORT datad (511:511:511) (585:585:585))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (641:641:641))
        (PORT datab (503:503:503) (576:576:576))
        (PORT datac (524:524:524) (610:610:610))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (924:924:924))
        (PORT datab (888:888:888) (1050:1050:1050))
        (PORT datac (332:332:332) (378:378:378))
        (PORT datad (342:342:342) (397:397:397))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (421:421:421))
        (PORT datab (699:699:699) (838:838:838))
        (PORT datac (298:298:298) (337:337:337))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (609:609:609))
        (PORT datab (523:523:523) (620:620:620))
        (PORT datac (328:328:328) (385:385:385))
        (PORT datad (492:492:492) (568:568:568))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (679:679:679))
        (PORT datab (682:682:682) (804:804:804))
        (PORT datac (597:597:597) (687:687:687))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (518:518:518))
        (PORT datab (678:678:678) (795:795:795))
        (PORT datac (507:507:507) (576:576:576))
        (PORT datad (453:453:453) (515:515:515))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (520:520:520))
        (PORT datab (550:550:550) (641:641:641))
        (PORT datac (466:466:466) (528:528:528))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1022:1022:1022))
        (PORT datab (772:772:772) (912:912:912))
        (PORT datac (333:333:333) (374:374:374))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1022:1022:1022))
        (PORT datab (202:202:202) (240:240:240))
        (PORT datac (342:342:342) (387:387:387))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1022:1022:1022))
        (PORT datab (772:772:772) (912:912:912))
        (PORT datac (350:350:350) (400:400:400))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (1019:1019:1019) (1177:1177:1177))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (961:961:961))
        (PORT datab (866:866:866) (1011:1011:1011))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (657:657:657))
        (PORT datab (691:691:691) (814:814:814))
        (PORT datac (187:187:187) (223:223:223))
        (PORT datad (345:345:345) (395:395:395))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (264:264:264))
        (PORT datab (691:691:691) (813:813:813))
        (PORT datac (333:333:333) (379:379:379))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (393:393:393))
        (PORT datab (695:695:695) (822:822:822))
        (PORT datac (664:664:664) (768:768:768))
        (PORT datad (410:410:410) (465:465:465))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (712:712:712))
        (PORT datab (827:827:827) (969:969:969))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (719:719:719))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datac (489:489:489) (566:566:566))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1266:1266:1266))
        (PORT d[1] (1192:1192:1192) (1349:1349:1349))
        (PORT d[2] (1239:1239:1239) (1394:1394:1394))
        (PORT d[3] (909:909:909) (1059:1059:1059))
        (PORT d[4] (1193:1193:1193) (1335:1335:1335))
        (PORT d[5] (1177:1177:1177) (1310:1310:1310))
        (PORT d[6] (1197:1197:1197) (1343:1343:1343))
        (PORT d[7] (1098:1098:1098) (1247:1247:1247))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1037:1037:1037))
        (PORT datab (723:723:723) (851:851:851))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (191:191:191) (221:221:221))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (724:724:724) (851:851:851))
        (PORT datac (187:187:187) (217:217:217))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (1038:1038:1038))
        (PORT datab (724:724:724) (851:851:851))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (427:427:427))
        (PORT datab (724:724:724) (851:851:851))
        (PORT datac (361:361:361) (418:418:418))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1040:1040:1040))
        (PORT datab (725:725:725) (852:852:852))
        (PORT datac (194:194:194) (230:230:230))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (412:412:412))
        (PORT datab (725:725:725) (852:852:852))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (352:352:352) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (808:808:808))
        (PORT datab (696:696:696) (820:820:820))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1039:1039:1039))
        (PORT datab (725:725:725) (852:852:852))
        (PORT datac (335:335:335) (380:380:380))
        (PORT datad (334:334:334) (375:375:375))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datab (724:724:724) (851:851:851))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (813:813:813))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (1066:1066:1066))
        (PORT d[1] (1391:1391:1391) (1583:1583:1583))
        (PORT d[2] (1544:1544:1544) (1742:1742:1742))
        (PORT d[3] (935:935:935) (1094:1094:1094))
        (PORT d[4] (1488:1488:1488) (1675:1675:1675))
        (PORT d[5] (1457:1457:1457) (1624:1624:1624))
        (PORT d[6] (1380:1380:1380) (1552:1552:1552))
        (PORT d[7] (1095:1095:1095) (1247:1247:1247))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (463:463:463))
        (PORT datab (362:362:362) (444:444:444))
        (PORT datac (355:355:355) (417:417:417))
        (PORT datad (345:345:345) (394:394:394))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (463:463:463))
        (PORT datab (370:370:370) (434:434:434))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (353:353:353) (408:408:408))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (939:939:939))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (197:197:197) (236:236:236))
        (PORT datad (662:662:662) (771:771:771))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (732:732:732))
        (PORT datab (351:351:351) (431:431:431))
        (PORT datac (612:612:612) (697:697:697))
        (PORT datad (483:483:483) (551:551:551))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (465:465:465))
        (PORT datab (203:203:203) (247:247:247))
        (PORT datac (342:342:342) (409:409:409))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (426:426:426))
        (PORT datab (362:362:362) (425:425:425))
        (PORT datac (293:293:293) (331:331:331))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (464:464:464))
        (PORT datab (362:362:362) (445:445:445))
        (PORT datac (338:338:338) (389:389:389))
        (PORT datad (345:345:345) (398:398:398))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (426:426:426))
        (PORT datab (354:354:354) (412:412:412))
        (PORT datac (301:301:301) (346:346:346))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (454:454:454))
        (PORT datab (373:373:373) (446:446:446))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (455:455:455))
        (PORT datab (175:175:175) (215:215:215))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1040:1040:1040))
        (PORT datab (696:696:696) (820:820:820))
        (PORT datac (347:347:347) (390:390:390))
        (PORT datad (335:335:335) (372:372:372))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (632:632:632))
        (PORT datab (504:504:504) (579:579:579))
        (PORT datac (610:610:610) (697:697:697))
        (PORT datad (476:476:476) (553:553:553))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (455:455:455))
        (PORT datab (360:360:360) (442:442:442))
        (PORT datac (344:344:344) (394:394:394))
        (PORT datad (329:329:329) (375:375:375))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (630:630:630))
        (PORT datab (463:463:463) (531:531:531))
        (PORT datac (406:406:406) (463:463:463))
        (PORT datad (462:462:462) (525:525:525))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1041:1041:1041))
        (PORT datab (696:696:696) (820:820:820))
        (PORT datac (349:349:349) (399:399:399))
        (PORT datad (278:278:278) (314:314:314))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (634:634:634))
        (PORT datab (524:524:524) (605:605:605))
        (PORT datac (498:498:498) (570:570:570))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (465:465:465))
        (PORT datab (362:362:362) (445:445:445))
        (PORT datac (283:283:283) (319:319:319))
        (PORT datad (197:197:197) (233:233:233))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (717:717:717))
        (PORT datab (466:466:466) (536:536:536))
        (PORT datac (435:435:435) (491:491:491))
        (PORT datad (413:413:413) (471:471:471))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (609:609:609))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (605:605:605) (697:697:697))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (523:523:523) (620:620:620))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (589:589:589))
        (PORT datab (856:856:856) (999:999:999))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (838:838:838) (979:979:979))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (579:579:579))
        (PORT datab (851:851:851) (995:995:995))
        (PORT datac (483:483:483) (544:544:544))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (1006:1006:1006))
        (PORT datab (858:858:858) (1002:1002:1002))
        (PORT datac (452:452:452) (509:509:509))
        (PORT datad (343:343:343) (395:395:395))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (762:762:762))
        (PORT datab (856:856:856) (1001:1001:1001))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (334:334:334) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1010:1010:1010))
        (PORT datab (856:856:856) (1000:1000:1000))
        (PORT datac (343:343:343) (398:398:398))
        (PORT datad (438:438:438) (498:498:498))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (530:530:530))
        (PORT datab (859:859:859) (1003:1003:1003))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (354:354:354) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (1007:1007:1007))
        (PORT datab (857:857:857) (1001:1001:1001))
        (PORT datac (497:497:497) (564:564:564))
        (PORT datad (495:495:495) (562:562:562))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (566:566:566))
        (PORT datab (857:857:857) (1001:1001:1001))
        (PORT datac (492:492:492) (562:562:562))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (652:652:652))
        (PORT datab (690:690:690) (807:807:807))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (693:693:693) (809:809:809))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (732:732:732))
        (PORT datab (697:697:697) (824:824:824))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (333:333:333) (389:389:389))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (556:556:556))
        (PORT datab (700:700:700) (827:827:827))
        (PORT datac (317:317:317) (371:371:371))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (618:618:618))
        (PORT datab (550:550:550) (650:650:650))
        (PORT datac (336:336:336) (383:383:383))
        (PORT datad (279:279:279) (313:313:313))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (617:617:617))
        (PORT datab (572:572:572) (653:653:653))
        (PORT datac (516:516:516) (603:603:603))
        (PORT datad (266:266:266) (302:302:302))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1272:1272:1272))
        (PORT d[1] (1377:1377:1377) (1566:1566:1566))
        (PORT d[2] (1519:1519:1519) (1711:1711:1711))
        (PORT d[3] (900:900:900) (1050:1050:1050))
        (PORT d[4] (1199:1199:1199) (1343:1343:1343))
        (PORT d[5] (1456:1456:1456) (1628:1628:1628))
        (PORT d[6] (1367:1367:1367) (1536:1536:1536))
        (PORT d[7] (1093:1093:1093) (1241:1241:1241))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (652:652:652))
        (PORT datab (691:691:691) (807:807:807))
        (PORT datac (349:349:349) (392:392:392))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (617:617:617))
        (PORT datab (353:353:353) (411:411:411))
        (PORT datac (315:315:315) (362:362:362))
        (PORT datad (296:296:296) (335:335:335))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (246:246:246))
        (PORT datab (550:550:550) (650:650:650))
        (PORT datac (507:507:507) (594:594:594))
        (PORT datad (351:351:351) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (595:595:595))
        (PORT datab (553:553:553) (659:659:659))
        (PORT datac (453:453:453) (517:517:517))
        (PORT datad (315:315:315) (366:366:366))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (616:616:616))
        (PORT datab (551:551:551) (651:651:651))
        (PORT datac (199:199:199) (238:238:238))
        (PORT datad (340:340:340) (395:395:395))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (878:878:878))
        (PORT datab (215:215:215) (257:257:257))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (652:652:652))
        (PORT datab (489:489:489) (583:583:583))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (314:314:314) (362:362:362))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (652:652:652))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (657:657:657))
        (PORT datab (539:539:539) (641:641:641))
        (PORT datac (335:335:335) (382:382:382))
        (PORT datad (197:197:197) (233:233:233))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (875:875:875))
        (PORT datab (365:365:365) (425:425:425))
        (PORT datac (187:187:187) (224:224:224))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (650:650:650))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (340:340:340) (388:388:388))
        (PORT datad (529:529:529) (621:621:621))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datab (540:540:540) (642:642:642))
        (PORT datac (453:453:453) (519:519:519))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (658:658:658))
        (PORT datab (539:539:539) (640:640:640))
        (PORT datac (342:342:342) (390:390:390))
        (PORT datad (341:341:341) (392:392:392))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (659:659:659))
        (PORT datab (321:321:321) (372:372:372))
        (PORT datac (411:411:411) (458:458:458))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (657:657:657))
        (PORT datab (540:540:540) (641:641:641))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (344:344:344) (395:395:395))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (405:405:405))
        (PORT datab (554:554:554) (660:660:660))
        (PORT datac (296:296:296) (340:340:340))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (653:653:653))
        (PORT datab (492:492:492) (585:585:585))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (652:652:652))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1196:1196:1196))
        (PORT datab (369:369:369) (431:431:431))
        (PORT datac (537:537:537) (648:648:648))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datab (200:200:200) (244:244:244))
        (PORT datac (537:537:537) (649:649:649))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (853:853:853) (998:998:998))
        (PORT datac (839:839:839) (982:982:982))
        (PORT datad (188:188:188) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (855:855:855) (1000:1000:1000))
        (PORT datac (186:186:186) (217:217:217))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1198:1198:1198))
        (PORT datab (555:555:555) (668:668:668))
        (PORT datac (202:202:202) (242:242:242))
        (PORT datad (196:196:196) (229:229:229))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (780:780:780))
        (PORT datab (216:216:216) (258:258:258))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (196:196:196) (229:229:229))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1197:1197:1197))
        (PORT datab (556:556:556) (668:668:668))
        (PORT datac (341:341:341) (390:390:390))
        (PORT datad (301:301:301) (342:342:342))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (652:652:652))
        (PORT datab (351:351:351) (405:405:405))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (342:342:342) (390:390:390))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (617:617:617))
        (PORT datab (553:553:553) (658:658:658))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (598:598:598))
        (PORT datab (189:189:189) (228:228:228))
        (PORT datac (315:315:315) (360:360:360))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (597:597:597))
        (PORT datab (619:619:619) (726:726:726))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (655:655:655))
        (PORT datab (697:697:697) (821:821:821))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (552:552:552) (658:658:658))
        (PORT datac (498:498:498) (565:565:565))
        (PORT datad (419:419:419) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (656:656:656))
        (PORT datab (693:693:693) (816:816:816))
        (PORT datac (331:331:331) (384:384:384))
        (PORT datad (195:195:195) (231:231:231))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (640:640:640))
        (PORT datab (556:556:556) (662:662:662))
        (PORT datac (616:616:616) (709:709:709))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (650:650:650))
        (PORT datab (543:543:543) (645:645:645))
        (PORT datac (505:505:505) (582:582:582))
        (PORT datad (463:463:463) (531:531:531))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (877:877:877))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (366:366:366) (425:425:425))
        (PORT datad (481:481:481) (544:544:544))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (655:655:655))
        (PORT datab (699:699:699) (822:822:822))
        (PORT datac (197:197:197) (236:236:236))
        (PORT datad (338:338:338) (385:385:385))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (525:525:525))
        (PORT datab (541:541:541) (642:642:642))
        (PORT datac (321:321:321) (371:371:371))
        (PORT datad (661:661:661) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1198:1198:1198))
        (PORT datab (556:556:556) (668:668:668))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (509:509:509) (604:604:604))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (164:164:164) (194:194:194))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (620:620:620) (727:727:727))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1068:1068:1068))
        (PORT datab (395:395:395) (476:476:476))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (627:627:627))
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (431:431:431) (509:509:509))
        (PORT d[1] (439:439:439) (519:519:519))
        (PORT d[2] (430:430:430) (503:503:503))
        (PORT d[3] (419:419:419) (490:490:490))
        (PORT d[4] (416:416:416) (485:485:485))
        (PORT d[5] (425:425:425) (497:497:497))
        (PORT d[6] (417:417:417) (487:487:487))
        (PORT d[7] (413:413:413) (481:481:481))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1166:1166:1166))
        (PORT datab (366:366:366) (419:419:419))
        (PORT datac (349:349:349) (393:393:393))
        (PORT datad (633:633:633) (744:744:744))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (913:913:913))
        (PORT datab (468:468:468) (537:537:537))
        (PORT datac (357:357:357) (402:402:402))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1169:1169:1169))
        (PORT datab (646:646:646) (767:767:767))
        (PORT datac (185:185:185) (215:215:215))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1163:1163:1163))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1172:1172:1172))
        (PORT datab (646:646:646) (766:766:766))
        (PORT datac (348:348:348) (390:390:390))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (242:242:242))
        (PORT datab (1061:1061:1061) (1242:1242:1242))
        (PORT datac (359:359:359) (414:414:414))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1171:1171:1171))
        (PORT datab (210:210:210) (249:249:249))
        (PORT datac (757:757:757) (889:889:889))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (913:913:913))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (185:185:185) (219:219:219))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1108:1108:1108))
        (PORT datab (935:935:935) (1086:1086:1086))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (936:936:936) (1087:1087:1087))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (721:721:721))
        (PORT d[1] (751:751:751) (871:871:871))
        (PORT d[2] (1035:1035:1035) (1181:1181:1181))
        (PORT d[3] (592:592:592) (684:684:684))
        (PORT d[4] (906:906:906) (1045:1045:1045))
        (PORT d[5] (755:755:755) (875:875:875))
        (PORT d[6] (598:598:598) (694:694:694))
        (PORT d[7] (943:943:943) (1085:1085:1085))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (968:968:968))
        (PORT datab (843:843:843) (1009:1009:1009))
        (PORT datac (326:326:326) (372:372:372))
        (PORT datad (356:356:356) (414:414:414))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (419:419:419))
        (PORT datab (847:847:847) (1014:1014:1014))
        (PORT datac (338:338:338) (388:388:388))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (964:964:964))
        (PORT datab (214:214:214) (256:256:256))
        (PORT datac (828:828:828) (989:989:989))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (251:251:251))
        (PORT datab (358:358:358) (414:414:414))
        (PORT datac (832:832:832) (994:994:994))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (967:967:967))
        (PORT datab (843:843:843) (1009:1009:1009))
        (PORT datac (186:186:186) (223:223:223))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (960:960:960))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (959:959:959))
        (PORT datab (848:848:848) (1015:1015:1015))
        (PORT datac (336:336:336) (382:382:382))
        (PORT datad (357:357:357) (411:411:411))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (966:966:966))
        (PORT datab (346:346:346) (403:403:403))
        (PORT datac (344:344:344) (402:402:402))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1138:1138:1138))
        (PORT datab (789:789:789) (917:917:917))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1139:1139:1139))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (424:424:424))
        (PORT datab (650:650:650) (775:775:775))
        (PORT datac (791:791:791) (942:942:942))
        (PORT datad (338:338:338) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (403:403:403))
        (PORT datab (648:648:648) (773:773:773))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (355:355:355) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (893:893:893))
        (PORT datab (807:807:807) (962:962:962))
        (PORT datac (363:363:363) (419:419:419))
        (PORT datad (337:337:337) (378:378:378))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (419:419:419))
        (PORT datab (815:815:815) (970:970:970))
        (PORT datac (351:351:351) (401:401:401))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (890:890:890))
        (PORT datab (811:811:811) (966:966:966))
        (PORT datac (349:349:349) (400:400:400))
        (PORT datad (402:402:402) (453:453:453))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (645:645:645) (770:770:770))
        (PORT datac (196:196:196) (233:233:233))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (886:886:886))
        (PORT datab (957:957:957) (1110:1110:1110))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (958:958:958))
        (PORT datab (849:849:849) (1016:1016:1016))
        (PORT datac (345:345:345) (397:397:397))
        (PORT datad (340:340:340) (390:390:390))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (917:917:917))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (319:319:319) (362:362:362))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (893:893:893) (1043:1043:1043))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (646:646:646) (767:767:767))
        (PORT datac (1045:1045:1045) (1220:1220:1220))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1165:1165:1165))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (959:959:959))
        (PORT datab (849:849:849) (1015:1015:1015))
        (PORT datac (197:197:197) (236:236:236))
        (PORT datad (351:351:351) (404:404:404))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (817:817:817) (973:973:973))
        (PORT datac (447:447:447) (502:502:502))
        (PORT datad (317:317:317) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (887:887:887))
        (PORT datab (815:815:815) (971:971:971))
        (PORT datac (501:501:501) (562:562:562))
        (PORT datad (506:506:506) (570:570:570))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (602:602:602))
        (PORT datab (643:643:643) (767:767:767))
        (PORT datac (525:525:525) (594:594:594))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (886:886:886))
        (PORT datab (816:816:816) (972:972:972))
        (PORT datac (528:528:528) (596:596:596))
        (PORT datad (452:452:452) (515:515:515))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (531:531:531))
        (PORT datab (650:650:650) (776:776:776))
        (PORT datac (459:459:459) (524:524:524))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1291:1291:1291))
        (PORT datab (893:893:893) (1043:1043:1043))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1293:1293:1293))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (756:756:756))
        (PORT datab (698:698:698) (823:823:823))
        (PORT datac (436:436:436) (504:504:504))
        (PORT datad (418:418:418) (475:475:475))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1076:1076:1076))
        (PORT datab (591:591:591) (676:676:676))
        (PORT datac (603:603:603) (684:684:684))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (883:883:883))
        (PORT d[1] (760:760:760) (881:881:881))
        (PORT d[2] (1015:1015:1015) (1157:1157:1157))
        (PORT d[3] (842:842:842) (980:980:980))
        (PORT d[4] (1066:1066:1066) (1218:1218:1218))
        (PORT d[5] (774:774:774) (894:894:894))
        (PORT d[6] (754:754:754) (869:869:869))
        (PORT d[7] (597:597:597) (691:691:691))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (993:993:993))
        (PORT datab (847:847:847) (992:992:992))
        (PORT datac (468:468:468) (533:533:533))
        (PORT datad (340:340:340) (383:383:383))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (364:364:364))
        (PORT datab (854:854:854) (1001:1001:1001))
        (PORT datac (295:295:295) (337:337:337))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (990:990:990))
        (PORT datab (852:852:852) (998:998:998))
        (PORT datac (292:292:292) (325:325:325))
        (PORT datad (304:304:304) (336:336:336))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (855:855:855) (1002:1002:1002))
        (PORT datac (436:436:436) (484:484:484))
        (PORT datad (774:774:774) (872:872:872))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1132:1132:1132))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (280:280:280) (314:314:314))
        (PORT datad (989:989:989) (1154:1154:1154))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (706:706:706))
        (PORT datab (301:301:301) (344:344:344))
        (PORT datac (273:273:273) (314:314:314))
        (PORT datad (455:455:455) (513:513:513))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (761:761:761))
        (PORT datab (635:635:635) (747:747:747))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (584:584:584))
        (PORT datab (576:576:576) (688:688:688))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (351:351:351) (407:407:407))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (825:825:825))
        (PORT datab (848:848:848) (994:994:994))
        (PORT datac (731:731:731) (832:832:832))
        (PORT datad (572:572:572) (653:653:653))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (720:720:720) (840:840:840))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (419:419:419) (490:490:490))
        (PORT d[1] (439:439:439) (520:520:520))
        (PORT d[2] (417:417:417) (483:483:483))
        (PORT d[3] (420:420:420) (491:491:491))
        (PORT d[4] (430:430:430) (506:506:506))
        (PORT d[5] (440:440:440) (519:519:519))
        (PORT d[6] (418:418:418) (488:488:488))
        (PORT d[7] (427:427:427) (501:501:501))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (853:853:853))
        (PORT datab (761:761:761) (896:896:896))
        (PORT datac (366:366:366) (418:418:418))
        (PORT datad (361:361:361) (416:416:416))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1116:1116:1116))
        (PORT datab (539:539:539) (622:622:622))
        (PORT datac (525:525:525) (601:601:601))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (918:918:918))
        (PORT datab (886:886:886) (1038:1038:1038))
        (PORT datac (197:197:197) (235:235:235))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1119:1119:1119))
        (PORT datab (347:347:347) (415:415:415))
        (PORT datac (533:533:533) (613:613:613))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1132:1132:1132))
        (PORT datab (1003:1003:1003) (1177:1177:1177))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (902:902:902))
        (PORT datab (898:898:898) (1052:1052:1052))
        (PORT datac (352:352:352) (396:396:396))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1117:1117:1117))
        (PORT datab (359:359:359) (418:418:418))
        (PORT datac (348:348:348) (397:397:397))
        (PORT datad (321:321:321) (373:373:373))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (897:897:897))
        (PORT datab (900:900:900) (1054:1054:1054))
        (PORT datac (277:277:277) (310:310:310))
        (PORT datad (341:341:341) (384:384:384))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1118:1118:1118))
        (PORT datab (371:371:371) (428:428:428))
        (PORT datac (447:447:447) (501:501:501))
        (PORT datad (330:330:330) (384:384:384))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1001:1001:1001) (1175:1175:1175))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1311:1311:1311))
        (PORT datab (971:971:971) (1143:1143:1143))
        (PORT datac (466:466:466) (525:525:525))
        (PORT datad (451:451:451) (503:503:503))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (1004:1004:1004))
        (PORT datab (652:652:652) (745:745:745))
        (PORT datac (302:302:302) (345:345:345))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (422:422:422))
        (PORT datab (990:990:990) (1172:1172:1172))
        (PORT datac (351:351:351) (400:400:400))
        (PORT datad (792:792:792) (926:926:926))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1009:1009:1009))
        (PORT datab (510:510:510) (579:579:579))
        (PORT datac (639:639:639) (730:730:730))
        (PORT datad (340:340:340) (397:397:397))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datab (972:972:972) (1144:1144:1144))
        (PORT datac (1116:1116:1116) (1290:1290:1290))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (405:405:405))
        (PORT datab (965:965:965) (1129:1129:1129))
        (PORT datac (355:355:355) (406:406:406))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (416:416:416))
        (PORT datab (973:973:973) (1145:1145:1145))
        (PORT datac (1119:1119:1119) (1293:1293:1293))
        (PORT datad (509:509:509) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (441:441:441))
        (PORT datab (1004:1004:1004) (1178:1178:1178))
        (PORT datac (345:345:345) (397:397:397))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (863:863:863))
        (PORT datab (650:650:650) (772:772:772))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (650:650:650) (772:772:772))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1118:1118:1118))
        (PORT datab (1003:1003:1003) (1177:1177:1177))
        (PORT datac (197:197:197) (234:234:234))
        (PORT datad (344:344:344) (388:388:388))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (379:379:379))
        (PORT datab (852:852:852) (998:998:998))
        (PORT datac (446:446:446) (495:495:495))
        (PORT datad (269:269:269) (305:305:305))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (761:761:761))
        (PORT datab (847:847:847) (993:993:993))
        (PORT datac (459:459:459) (520:520:520))
        (PORT datad (287:287:287) (324:324:324))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (550:550:550))
        (PORT datab (853:853:853) (999:999:999))
        (PORT datac (301:301:301) (343:343:343))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (761:761:761))
        (PORT datab (844:844:844) (989:989:989))
        (PORT datac (361:361:361) (416:416:416))
        (PORT datad (354:354:354) (400:400:400))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (761:761:761))
        (PORT datab (314:314:314) (358:358:358))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (356:356:356) (402:402:402))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (996:996:996))
        (PORT datab (635:635:635) (746:746:746))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (1000:1000:1000) (1174:1174:1174))
        (PORT datac (355:355:355) (405:405:405))
        (PORT datad (747:747:747) (872:872:872))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (761:761:761))
        (PORT datab (282:282:282) (329:329:329))
        (PORT datac (621:621:621) (733:733:733))
        (PORT datad (314:314:314) (355:355:355))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (636:636:636) (748:748:748))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (755:755:755))
        (PORT datab (696:696:696) (821:821:821))
        (PORT datac (266:266:266) (300:300:300))
        (PORT datad (159:159:159) (184:184:184))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (697:697:697) (822:822:822))
        (PORT datac (283:283:283) (321:321:321))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (895:895:895))
        (PORT d[1] (922:922:922) (1063:1063:1063))
        (PORT d[2] (893:893:893) (1019:1019:1019))
        (PORT d[3] (860:860:860) (1004:1004:1004))
        (PORT d[4] (1080:1080:1080) (1237:1237:1237))
        (PORT d[5] (787:787:787) (914:914:914))
        (PORT d[6] (775:775:775) (897:897:897))
        (PORT d[7] (786:786:786) (913:913:913))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (913:913:913))
        (PORT datab (791:791:791) (927:927:927))
        (PORT datac (460:460:460) (519:519:519))
        (PORT datad (336:336:336) (378:378:378))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (917:917:917))
        (PORT datab (314:314:314) (359:359:359))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (909:909:909))
        (PORT datab (790:790:790) (926:926:926))
        (PORT datac (355:355:355) (406:406:406))
        (PORT datad (338:338:338) (381:381:381))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (912:912:912))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (396:396:396) (443:443:443))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (919:919:919))
        (PORT datab (793:793:793) (928:928:928))
        (PORT datac (349:349:349) (392:392:392))
        (PORT datad (339:339:339) (380:380:380))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (910:910:910))
        (PORT datab (553:553:553) (636:636:636))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (918:918:918))
        (PORT datab (793:793:793) (928:928:928))
        (PORT datac (344:344:344) (385:385:385))
        (PORT datad (342:342:342) (385:385:385))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (788:788:788) (921:921:921))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (981:981:981))
        (PORT datab (648:648:648) (762:762:762))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (651:651:651) (765:765:765))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (702:702:702))
        (PORT d[1] (753:753:753) (873:873:873))
        (PORT d[2] (1038:1038:1038) (1186:1186:1186))
        (PORT d[3] (831:831:831) (968:968:968))
        (PORT d[4] (1054:1054:1054) (1206:1206:1206))
        (PORT d[5] (748:748:748) (866:866:866))
        (PORT d[6] (598:598:598) (694:694:694))
        (PORT d[7] (596:596:596) (690:690:690))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datab (652:652:652) (776:776:776))
        (PORT datac (1221:1221:1221) (1423:1423:1423))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (347:347:347))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (892:892:892) (1035:1035:1035))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (241:241:241))
        (PORT datab (659:659:659) (784:784:784))
        (PORT datac (1218:1218:1218) (1417:1417:1417))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (254:254:254))
        (PORT datab (658:658:658) (783:783:783))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1246:1246:1246))
        (PORT datab (658:658:658) (783:783:783))
        (PORT datac (529:529:529) (599:599:599))
        (PORT datad (507:507:507) (565:565:565))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (626:626:626))
        (PORT datab (653:653:653) (777:777:777))
        (PORT datac (519:519:519) (581:581:581))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (711:711:711))
        (PORT datab (590:590:590) (694:694:694))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1169:1169:1169))
        (PORT datab (709:709:709) (848:848:848))
        (PORT datac (339:339:339) (383:383:383))
        (PORT datad (280:280:280) (316:316:316))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (621:621:621))
        (PORT datab (654:654:654) (779:779:779))
        (PORT datac (325:325:325) (374:374:374))
        (PORT datad (513:513:513) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (588:588:588) (691:691:691))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (256:256:256))
        (PORT datab (832:832:832) (983:983:983))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (771:771:771) (900:900:900))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (254:254:254))
        (PORT datab (831:831:831) (982:982:982))
        (PORT datac (361:361:361) (416:416:416))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (712:712:712))
        (PORT datab (1236:1236:1236) (1442:1442:1442))
        (PORT datac (349:349:349) (392:392:392))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (1238:1238:1238) (1444:1444:1444))
        (PORT datac (361:361:361) (418:418:418))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (255:255:255))
        (PORT datab (685:685:685) (802:802:802))
        (PORT datac (1219:1219:1219) (1422:1422:1422))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (712:712:712))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (712:712:712))
        (PORT datab (197:197:197) (233:233:233))
        (PORT datac (362:362:362) (417:417:417))
        (PORT datad (804:804:804) (950:950:950))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (253:253:253))
        (PORT datab (686:686:686) (803:803:803))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1058:1058:1058))
        (PORT datab (590:590:590) (695:695:695))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (522:522:522))
        (PORT datab (425:425:425) (494:494:494))
        (PORT datac (680:680:680) (804:804:804))
        (PORT datad (393:393:393) (441:441:441))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (444:444:444))
        (PORT datab (826:826:826) (985:985:985))
        (PORT datac (466:466:466) (560:560:560))
        (PORT datad (455:455:455) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (517:517:517))
        (PORT datab (826:826:826) (986:986:986))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (467:467:467) (522:522:522))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (572:572:572))
        (PORT datab (820:820:820) (979:979:979))
        (PORT datac (456:456:456) (507:507:507))
        (PORT datad (360:360:360) (407:407:407))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (518:518:518))
        (PORT datab (818:818:818) (977:977:977))
        (PORT datac (542:542:542) (600:600:600))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (570:570:570))
        (PORT datab (823:823:823) (982:982:982))
        (PORT datac (465:465:465) (523:523:523))
        (PORT datad (469:469:469) (531:531:531))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (551:551:551))
        (PORT datab (486:486:486) (582:582:582))
        (PORT datac (287:287:287) (320:320:320))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (572:572:572))
        (PORT datab (819:819:819) (978:978:978))
        (PORT datac (452:452:452) (509:509:509))
        (PORT datad (353:353:353) (400:400:400))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (546:546:546))
        (PORT datab (455:455:455) (548:548:548))
        (PORT datac (451:451:451) (504:504:504))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (548:548:548))
        (PORT datab (484:484:484) (578:578:578))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1071:1071:1071))
        (PORT datab (329:329:329) (392:392:392))
        (PORT datac (326:326:326) (384:384:384))
        (PORT datad (305:305:305) (350:350:350))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (624:624:624))
        (PORT datab (606:606:606) (716:716:716))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (492:492:492))
        (PORT datab (608:608:608) (718:718:718))
        (PORT datac (424:424:424) (477:477:477))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (917:917:917))
        (PORT datab (990:990:990) (1171:1171:1171))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (345:345:345))
        (PORT datab (990:990:990) (1172:1172:1172))
        (PORT datac (198:198:198) (236:236:236))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (693:693:693))
        (PORT d[1] (575:575:575) (674:674:674))
        (PORT d[2] (1059:1059:1059) (1215:1215:1215))
        (PORT d[3] (600:600:600) (696:696:696))
        (PORT d[4] (893:893:893) (1025:1025:1025))
        (PORT d[5] (596:596:596) (697:697:697))
        (PORT d[6] (751:751:751) (872:872:872))
        (PORT d[7] (576:576:576) (666:666:666))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (916:916:916))
        (PORT datab (991:991:991) (1172:1172:1172))
        (PORT datac (431:431:431) (483:483:483))
        (PORT datad (349:349:349) (393:393:393))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (437:437:437))
        (PORT datab (989:989:989) (1171:1171:1171))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (461:461:461) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (417:417:417))
        (PORT datab (989:989:989) (1171:1171:1171))
        (PORT datac (885:885:885) (1033:1033:1033))
        (PORT datad (337:337:337) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (919:919:919))
        (PORT datab (366:366:366) (425:425:425))
        (PORT datac (462:462:462) (520:520:520))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (917:917:917))
        (PORT datab (990:990:990) (1171:1171:1171))
        (PORT datac (348:348:348) (394:394:394))
        (PORT datad (192:192:192) (222:222:222))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (424:424:424))
        (PORT datab (898:898:898) (1052:1052:1052))
        (PORT datac (364:364:364) (420:420:420))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1096:1096:1096))
        (PORT datab (945:945:945) (1101:1101:1101))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (949:949:949) (1105:1105:1105))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (979:979:979))
        (PORT datab (792:792:792) (927:927:927))
        (PORT datac (346:346:346) (389:389:389))
        (PORT datad (341:341:341) (385:385:385))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1269:1269:1269))
        (PORT datab (462:462:462) (521:521:521))
        (PORT datac (454:454:454) (511:511:511))
        (PORT datad (269:269:269) (305:305:305))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (740:740:740))
        (PORT datab (823:823:823) (974:974:974))
        (PORT datac (291:291:291) (330:330:330))
        (PORT datad (289:289:289) (324:324:324))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (353:353:353))
        (PORT datab (752:752:752) (877:877:877))
        (PORT datac (291:291:291) (324:324:324))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (740:740:740))
        (PORT datab (822:822:822) (973:973:973))
        (PORT datac (290:290:290) (323:323:323))
        (PORT datad (306:306:306) (338:338:338))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (435:435:435))
        (PORT datab (750:750:750) (875:875:875))
        (PORT datac (555:555:555) (615:615:615))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1055:1055:1055))
        (PORT datab (641:641:641) (757:757:757))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (982:982:982))
        (PORT datab (790:790:790) (926:926:926))
        (PORT datac (346:346:346) (399:399:399))
        (PORT datad (340:340:340) (383:383:383))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (413:413:413))
        (PORT datab (315:315:315) (361:361:361))
        (PORT datac (809:809:809) (953:953:953))
        (PORT datad (271:271:271) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1054:1054:1054))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (869:869:869))
        (PORT datab (945:945:945) (1101:1101:1101))
        (PORT datac (351:351:351) (401:401:401))
        (PORT datad (334:334:334) (376:376:376))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (409:409:409))
        (PORT datab (1227:1227:1227) (1430:1430:1430))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (332:332:332) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (945:945:945) (1101:1101:1101))
        (PORT datac (708:708:708) (845:845:845))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (409:409:409) (463:463:463))
        (PORT datac (709:709:709) (845:845:845))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (865:865:865))
        (PORT datab (943:943:943) (1099:1099:1099))
        (PORT datac (356:356:356) (400:400:400))
        (PORT datad (445:445:445) (503:503:503))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1011:1011:1011))
        (PORT datab (363:363:363) (421:421:421))
        (PORT datac (339:339:339) (381:381:381))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1432:1432:1432))
        (PORT datab (944:944:944) (1100:1100:1100))
        (PORT datac (359:359:359) (420:420:420))
        (PORT datad (343:343:343) (387:387:387))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (943:943:943) (1099:1099:1099))
        (PORT datac (348:348:348) (401:401:401))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (756:756:756))
        (PORT datab (699:699:699) (824:824:824))
        (PORT datac (451:451:451) (521:521:521))
        (PORT datad (429:429:429) (489:489:489))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (514:514:514))
        (PORT datab (700:700:700) (825:825:825))
        (PORT datac (464:464:464) (537:537:537))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1011:1011:1011))
        (PORT datab (1223:1223:1223) (1425:1425:1425))
        (PORT datac (349:349:349) (402:402:402))
        (PORT datad (442:442:442) (499:499:499))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (427:427:427))
        (PORT datab (1226:1226:1226) (1429:1429:1429))
        (PORT datac (678:678:678) (776:776:776))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1010:1010:1010))
        (PORT datab (210:210:210) (250:250:250))
        (PORT datac (707:707:707) (844:844:844))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1011:1011:1011))
        (PORT datab (212:212:212) (252:252:252))
        (PORT datac (183:183:183) (216:216:216))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (258:258:258))
        (PORT datab (943:943:943) (1099:1099:1099))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (1214:1214:1214) (1408:1408:1408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (256:256:256))
        (PORT datab (1226:1226:1226) (1428:1428:1428))
        (PORT datac (361:361:361) (417:417:417))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (754:754:754))
        (PORT datab (696:696:696) (820:820:820))
        (PORT datac (412:412:412) (466:466:466))
        (PORT datad (437:437:437) (493:493:493))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (870:870:870))
        (PORT datab (215:215:215) (256:256:256))
        (PORT datac (1114:1114:1114) (1273:1273:1273))
        (PORT datad (461:461:461) (522:522:522))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (240:240:240))
        (PORT datab (1225:1225:1225) (1427:1427:1427))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (357:357:357) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1072:1072:1072))
        (PORT datab (468:468:468) (539:539:539))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (442:442:442) (500:500:500))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (627:627:627))
        (PORT datab (608:608:608) (719:719:719))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (744:744:744))
        (PORT datab (446:446:446) (511:511:511))
        (PORT datac (304:304:304) (349:349:349))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1081:1081:1081))
        (PORT datab (675:675:675) (798:798:798))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (674:674:674) (796:796:796))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (303:303:303))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (271:271:271) (308:308:308))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1094:1094:1094))
        (PORT d[1] (714:714:714) (796:796:796))
        (PORT d[2] (1902:1902:1902) (2149:2149:2149))
        (PORT d[3] (1348:1348:1348) (1578:1578:1578))
        (PORT d[4] (713:713:713) (794:794:794))
        (PORT d[5] (721:721:721) (808:808:808))
        (PORT d[6] (713:713:713) (799:799:799))
        (PORT d[7] (1304:1304:1304) (1482:1482:1482))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (854:854:854))
        (PORT datab (683:683:683) (798:798:798))
        (PORT datac (337:337:337) (384:384:384))
        (PORT datad (345:345:345) (395:395:395))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (416:416:416))
        (PORT datab (682:682:682) (797:797:797))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (348:348:348) (402:402:402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (858:858:858))
        (PORT datab (343:343:343) (400:400:400))
        (PORT datac (787:787:787) (910:910:910))
        (PORT datad (355:355:355) (410:410:410))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (405:405:405))
        (PORT datab (683:683:683) (798:798:798))
        (PORT datac (341:341:341) (390:390:390))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (898:898:898) (1052:1052:1052))
        (PORT datac (779:779:779) (911:911:911))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (840:840:840))
        (PORT datab (214:214:214) (257:257:257))
        (PORT datac (197:197:197) (234:234:234))
        (PORT datad (667:667:667) (772:772:772))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (840:840:840))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (198:198:198) (237:237:237))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (941:941:941))
        (PORT datab (213:213:213) (253:253:253))
        (PORT datac (885:885:885) (1035:1035:1035))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (215:215:215) (257:257:257))
        (PORT datac (883:883:883) (1032:1032:1032))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (942:942:942))
        (PORT datab (903:903:903) (1058:1058:1058))
        (PORT datac (187:187:187) (223:223:223))
        (PORT datad (190:190:190) (223:223:223))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (902:902:902) (1056:1056:1056))
        (PORT datac (332:332:332) (378:378:378))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (857:857:857))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (779:779:779) (910:910:910))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (342:342:342))
        (PORT datab (682:682:682) (797:797:797))
        (PORT datac (883:883:883) (1033:1033:1033))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (902:902:902) (1056:1056:1056))
        (PORT datac (185:185:185) (222:222:222))
        (PORT datad (303:303:303) (347:347:347))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (933:933:933))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~399)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (833:833:833) (964:964:964))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (1021:1021:1021))
        (PORT d[1] (1542:1542:1542) (1748:1748:1748))
        (PORT d[2] (1724:1724:1724) (1948:1948:1948))
        (PORT d[3] (958:958:958) (1121:1121:1121))
        (PORT d[4] (1499:1499:1499) (1686:1686:1686))
        (PORT d[5] (1638:1638:1638) (1834:1834:1834))
        (PORT d[6] (1551:1551:1551) (1743:1743:1743))
        (PORT d[7] (1106:1106:1106) (1258:1258:1258))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (400:400:400))
        (PORT datab (710:710:710) (841:841:841))
        (PORT datac (854:854:854) (1008:1008:1008))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (854:854:854) (1008:1008:1008))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (435:435:435))
        (PORT datab (708:708:708) (838:838:838))
        (PORT datac (854:854:854) (1008:1008:1008))
        (PORT datad (329:329:329) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (408:408:408))
        (PORT datab (657:657:657) (775:775:775))
        (PORT datac (198:198:198) (237:237:237))
        (PORT datad (316:316:316) (365:365:365))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (255:255:255))
        (PORT datab (711:711:711) (841:841:841))
        (PORT datac (854:854:854) (1008:1008:1008))
        (PORT datad (330:330:330) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (251:251:251))
        (PORT datab (653:653:653) (771:771:771))
        (PORT datac (306:306:306) (351:351:351))
        (PORT datad (345:345:345) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (254:254:254))
        (PORT datab (873:873:873) (1028:1028:1028))
        (PORT datac (186:186:186) (220:220:220))
        (PORT datad (699:699:699) (820:820:820))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (357:357:357))
        (PORT datab (656:656:656) (774:774:774))
        (PORT datac (199:199:199) (238:238:238))
        (PORT datad (320:320:320) (367:367:367))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (676:676:676))
        (PORT datab (543:543:543) (647:647:647))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (403:403:403))
        (PORT datab (541:541:541) (645:645:645))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (674:674:674))
        (PORT datab (213:213:213) (256:256:256))
        (PORT datac (523:523:523) (620:620:620))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (214:214:214) (255:255:255))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (213:213:213) (256:256:256))
        (PORT datac (526:526:526) (623:623:623))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (674:674:674))
        (PORT datab (351:351:351) (408:408:408))
        (PORT datac (329:329:329) (380:380:380))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (721:721:721) (852:852:852))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (331:331:331) (377:377:377))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (295:295:295) (333:333:333))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (522:522:522) (622:622:622))
        (PORT datac (680:680:680) (809:809:809))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (367:367:367) (431:431:431))
        (PORT datac (524:524:524) (621:621:621))
        (PORT datad (354:354:354) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (675:675:675))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (335:335:335) (383:383:383))
        (PORT datad (349:349:349) (405:405:405))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (699:699:699) (836:836:836))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (927:927:927))
        (PORT datab (214:214:214) (257:257:257))
        (PORT datac (547:547:547) (651:651:651))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (931:931:931))
        (PORT datab (217:217:217) (260:260:260))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (727:727:727))
        (PORT datab (198:198:198) (233:233:233))
        (PORT datac (186:186:186) (215:215:215))
        (PORT datad (692:692:692) (813:813:813))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (931:931:931))
        (PORT datab (352:352:352) (410:410:410))
        (PORT datac (309:309:309) (355:355:355))
        (PORT datad (332:332:332) (378:378:378))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (542:542:542) (646:646:646))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (727:727:727))
        (PORT datab (712:712:712) (842:842:842))
        (PORT datac (351:351:351) (405:405:405))
        (PORT datad (344:344:344) (390:390:390))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (413:413:413))
        (PORT datab (538:538:538) (642:642:642))
        (PORT datac (352:352:352) (409:409:409))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (676:676:676))
        (PORT datab (539:539:539) (643:643:643))
        (PORT datac (201:201:201) (241:241:241))
        (PORT datad (345:345:345) (395:395:395))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (929:929:929))
        (PORT datab (214:214:214) (257:257:257))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (655:655:655) (773:773:773))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (674:674:674))
        (PORT datab (723:723:723) (854:854:854))
        (PORT datac (185:185:185) (221:221:221))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (645:645:645))
        (PORT datab (617:617:617) (700:700:700))
        (PORT datac (333:333:333) (379:379:379))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (647:647:647))
        (PORT datab (801:801:801) (938:938:938))
        (PORT datac (339:339:339) (385:385:385))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (642:642:642))
        (PORT datab (449:449:449) (517:517:517))
        (PORT datac (309:309:309) (362:362:362))
        (PORT datad (442:442:442) (500:500:500))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (674:674:674))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (342:342:342) (391:391:391))
        (PORT datad (508:508:508) (593:593:593))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (645:645:645))
        (PORT datab (450:450:450) (520:520:520))
        (PORT datac (453:453:453) (521:521:521))
        (PORT datad (325:325:325) (380:380:380))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (604:604:604))
        (PORT datab (685:685:685) (809:809:809))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (727:727:727))
        (PORT datab (706:706:706) (835:835:835))
        (PORT datac (331:331:331) (371:371:371))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (641:641:641))
        (PORT datab (346:346:346) (402:402:402))
        (PORT datac (333:333:333) (385:385:385))
        (PORT datad (331:331:331) (385:385:385))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (954:954:954))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (747:747:747))
        (PORT datab (900:900:900) (1055:1055:1055))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (155:155:155) (181:181:181))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (900:900:900) (1054:1054:1054))
        (PORT datac (255:255:255) (291:291:291))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (751:751:751))
        (PORT datab (543:543:543) (648:648:648))
        (PORT datac (321:321:321) (377:377:377))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|Mux0\~401)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (422:422:422) (480:480:480))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1611:1611:1611) (1788:1788:1788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1333:1333:1333) (1522:1522:1522))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (257:257:257))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (803:803:803) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (645:645:645) (733:733:733))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1164:1164:1164))
        (PORT asdata (385:385:385) (440:440:440))
        (PORT ena (803:803:803) (877:877:877))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (505:505:505) (574:574:574))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (492:492:492) (552:552:552))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|imw\|typer_inst\|mem_waddr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1161:1161:1161))
        (PORT asdata (485:485:485) (548:548:548))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2798:2798:2798))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1205:1205:1205))
        (PORT d[1] (1897:1897:1897) (2210:2210:2210))
        (PORT d[2] (1485:1485:1485) (1751:1751:1751))
        (PORT d[3] (1874:1874:1874) (2184:2184:2184))
        (PORT d[4] (1357:1357:1357) (1602:1602:1602))
        (PORT d[5] (2765:2765:2765) (3164:3164:3164))
        (PORT d[6] (2129:2129:2129) (2458:2458:2458))
        (PORT d[7] (2028:2028:2028) (2367:2367:2367))
        (PORT d[8] (1647:1647:1647) (1924:1924:1924))
        (PORT d[9] (1482:1482:1482) (1717:1717:1717))
        (PORT d[10] (1498:1498:1498) (1772:1772:1772))
        (PORT d[11] (1482:1482:1482) (1726:1726:1726))
        (PORT d[12] (1620:1620:1620) (1869:1869:1869))
        (PORT clk (1341:1341:1341) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1315:1315:1315))
        (PORT clk (1341:1341:1341) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
        (PORT d[0] (1489:1489:1489) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1832:1832:1832))
        (PORT d[1] (3153:3153:3153) (3674:3674:3674))
        (PORT d[2] (2013:2013:2013) (2345:2345:2345))
        (PORT d[3] (1660:1660:1660) (1946:1946:1946))
        (PORT d[4] (1645:1645:1645) (1928:1928:1928))
        (PORT d[5] (3129:3129:3129) (3631:3631:3631))
        (PORT d[6] (1709:1709:1709) (1979:1979:1979))
        (PORT d[7] (1827:1827:1827) (2110:2110:2110))
        (PORT d[8] (1925:1925:1925) (2245:2245:2245))
        (PORT d[9] (1776:1776:1776) (2034:2034:2034))
        (PORT d[10] (2312:2312:2312) (2707:2707:2707))
        (PORT d[11] (1589:1589:1589) (1820:1820:1820))
        (PORT d[12] (1594:1594:1594) (1862:1862:1862))
        (PORT clk (1295:1295:1295) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1290:1290:1290))
        (PORT d[0] (990:990:990) (1082:1082:1082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1511w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (764:764:764))
        (PORT datab (513:513:513) (597:597:597))
        (PORT datac (602:602:602) (730:730:730))
        (PORT datad (617:617:617) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2275w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (546:546:546))
        (PORT datab (445:445:445) (545:545:545))
        (PORT datac (315:315:315) (364:364:364))
        (PORT datad (422:422:422) (511:511:511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2419:2419:2419))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1358:1358:1358))
        (PORT d[1] (1566:1566:1566) (1819:1819:1819))
        (PORT d[2] (1799:1799:1799) (2102:2102:2102))
        (PORT d[3] (1706:1706:1706) (1978:1978:1978))
        (PORT d[4] (1570:1570:1570) (1837:1837:1837))
        (PORT d[5] (2046:2046:2046) (2346:2346:2346))
        (PORT d[6] (1085:1085:1085) (1257:1257:1257))
        (PORT d[7] (2171:2171:2171) (2517:2517:2517))
        (PORT d[8] (1634:1634:1634) (1922:1922:1922))
        (PORT d[9] (1113:1113:1113) (1285:1285:1285))
        (PORT d[10] (1273:1273:1273) (1512:1512:1512))
        (PORT d[11] (1505:1505:1505) (1757:1757:1757))
        (PORT d[12] (1318:1318:1318) (1526:1526:1526))
        (PORT clk (1354:1354:1354) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1345:1345:1345))
        (PORT clk (1354:1354:1354) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (PORT d[0] (1364:1364:1364) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2117:2117:2117))
        (PORT d[1] (1426:1426:1426) (1630:1630:1630))
        (PORT d[2] (1370:1370:1370) (1610:1610:1610))
        (PORT d[3] (1391:1391:1391) (1623:1623:1623))
        (PORT d[4] (1276:1276:1276) (1494:1494:1494))
        (PORT d[5] (2733:2733:2733) (3154:3154:3154))
        (PORT d[6] (1626:1626:1626) (1904:1904:1904))
        (PORT d[7] (1552:1552:1552) (1794:1794:1794))
        (PORT d[8] (1832:1832:1832) (2134:2134:2134))
        (PORT d[9] (1417:1417:1417) (1628:1628:1628))
        (PORT d[10] (1550:1550:1550) (1778:1778:1778))
        (PORT d[11] (1389:1389:1389) (1584:1584:1584))
        (PORT d[12] (1619:1619:1619) (1882:1882:1882))
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
        (PORT d[0] (1145:1145:1145) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (750:750:750))
        (PORT datab (411:411:411) (511:511:511))
        (PORT datac (1007:1007:1007) (1122:1122:1122))
        (PORT datad (1041:1041:1041) (1162:1162:1162))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (758:758:758))
        (PORT datab (519:519:519) (604:604:604))
        (PORT datac (592:592:592) (718:718:718))
        (PORT datad (627:627:627) (744:744:744))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2235w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (545:545:545))
        (PORT datab (443:443:443) (543:543:543))
        (PORT datac (316:316:316) (366:366:366))
        (PORT datad (424:424:424) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1954:1954:1954))
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2122:2122:2122))
        (PORT d[1] (1984:1984:1984) (2324:2324:2324))
        (PORT d[2] (939:939:939) (1106:1106:1106))
        (PORT d[3] (2034:2034:2034) (2374:2374:2374))
        (PORT d[4] (760:760:760) (897:897:897))
        (PORT d[5] (2047:2047:2047) (2378:2378:2378))
        (PORT d[6] (1943:1943:1943) (2224:2224:2224))
        (PORT d[7] (1332:1332:1332) (1537:1537:1537))
        (PORT d[8] (802:802:802) (947:947:947))
        (PORT d[9] (785:785:785) (923:923:923))
        (PORT d[10] (2207:2207:2207) (2593:2593:2593))
        (PORT d[11] (788:788:788) (932:932:932))
        (PORT d[12] (803:803:803) (947:947:947))
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (768:768:768))
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (PORT d[0] (1006:1006:1006) (1077:1077:1077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (675:675:675))
        (PORT d[1] (606:606:606) (714:714:714))
        (PORT d[2] (566:566:566) (663:663:663))
        (PORT d[3] (1918:1918:1918) (2255:2255:2255))
        (PORT d[4] (595:595:595) (701:701:701))
        (PORT d[5] (592:592:592) (702:702:702))
        (PORT d[6] (2133:2133:2133) (2467:2467:2467))
        (PORT d[7] (569:569:569) (667:667:667))
        (PORT d[8] (746:746:746) (874:874:874))
        (PORT d[9] (567:567:567) (666:666:666))
        (PORT d[10] (638:638:638) (737:737:737))
        (PORT d[11] (547:547:547) (640:640:640))
        (PORT d[12] (609:609:609) (724:724:724))
        (PORT clk (1290:1290:1290) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1285:1285:1285))
        (PORT d[0] (455:455:455) (495:495:495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (762:762:762))
        (PORT datab (516:516:516) (601:601:601))
        (PORT datac (597:597:597) (725:725:725))
        (PORT datad (622:622:622) (739:739:739))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2255w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (542:542:542))
        (PORT datab (440:440:440) (539:539:539))
        (PORT datac (317:317:317) (367:367:367))
        (PORT datad (426:426:426) (515:515:515))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1577:1577:1577))
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (703:703:703))
        (PORT d[1] (1730:1730:1730) (2021:2021:2021))
        (PORT d[2] (727:727:727) (853:853:853))
        (PORT d[3] (402:402:402) (483:483:483))
        (PORT d[4] (396:396:396) (474:474:474))
        (PORT d[5] (1334:1334:1334) (1541:1541:1541))
        (PORT d[6] (401:401:401) (482:482:482))
        (PORT d[7] (826:826:826) (967:967:967))
        (PORT d[8] (402:402:402) (489:489:489))
        (PORT d[9] (509:509:509) (594:594:594))
        (PORT d[10] (402:402:402) (484:484:484))
        (PORT d[11] (563:563:563) (668:668:668))
        (PORT d[12] (417:417:417) (504:504:504))
        (PORT clk (1368:1368:1368) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (534:534:534) (558:558:558))
        (PORT clk (1368:1368:1368) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (PORT d[0] (818:818:818) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1105:1105:1105))
        (PORT d[1] (744:744:744) (865:865:865))
        (PORT d[2] (1354:1354:1354) (1594:1594:1594))
        (PORT d[3] (1759:1759:1759) (2035:2035:2035))
        (PORT d[4] (757:757:757) (882:882:882))
        (PORT d[5] (2256:2256:2256) (2596:2596:2596))
        (PORT d[6] (837:837:837) (972:972:972))
        (PORT d[7] (1721:1721:1721) (2006:2006:2006))
        (PORT d[8] (749:749:749) (868:868:868))
        (PORT d[9] (913:913:913) (1062:1062:1062))
        (PORT d[10] (1231:1231:1231) (1408:1408:1408))
        (PORT d[11] (745:745:745) (873:873:873))
        (PORT d[12] (1739:1739:1739) (2010:2010:2010))
        (PORT clk (1322:1322:1322) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (PORT d[0] (594:594:594) (648:648:648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (749:749:749))
        (PORT datab (411:411:411) (511:511:511))
        (PORT datac (464:464:464) (521:521:521))
        (PORT datad (596:596:596) (673:673:673))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1460w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (766:766:766))
        (PORT datab (511:511:511) (594:594:594))
        (PORT datac (606:606:606) (735:735:735))
        (PORT datad (613:613:613) (728:728:728))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2224w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (492:492:492))
        (PORT datab (453:453:453) (551:551:551))
        (PORT datac (301:301:301) (348:348:348))
        (PORT datad (399:399:399) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2136:2136:2136))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1931:1931:1931))
        (PORT d[1] (1797:1797:1797) (2108:2108:2108))
        (PORT d[2] (1109:1109:1109) (1299:1299:1299))
        (PORT d[3] (1869:1869:1869) (2192:2192:2192))
        (PORT d[4] (893:893:893) (1032:1032:1032))
        (PORT d[5] (1096:1096:1096) (1281:1281:1281))
        (PORT d[6] (1934:1934:1934) (2217:2217:2217))
        (PORT d[7] (1152:1152:1152) (1335:1335:1335))
        (PORT d[8] (1729:1729:1729) (1993:1993:1993))
        (PORT d[9] (791:791:791) (924:924:924))
        (PORT d[10] (2195:2195:2195) (2581:2581:2581))
        (PORT d[11] (966:966:966) (1135:1135:1135))
        (PORT d[12] (834:834:834) (983:983:983))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1104:1104:1104))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (1299:1299:1299) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1481:1481:1481))
        (PORT d[1] (3229:3229:3229) (3775:3775:3775))
        (PORT d[2] (747:747:747) (858:858:858))
        (PORT d[3] (1897:1897:1897) (2232:2232:2232))
        (PORT d[4] (733:733:733) (853:853:853))
        (PORT d[5] (729:729:729) (857:857:857))
        (PORT d[6] (1963:1963:1963) (2277:2277:2277))
        (PORT d[7] (750:750:750) (874:874:874))
        (PORT d[8] (2265:2265:2265) (2651:2651:2651))
        (PORT d[9] (2620:2620:2620) (3016:3016:3016))
        (PORT d[10] (804:804:804) (926:926:926))
        (PORT d[11] (1941:1941:1941) (2257:2257:2257))
        (PORT d[12] (1121:1121:1121) (1309:1309:1309))
        (PORT clk (1308:1308:1308) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (PORT d[0] (592:592:592) (648:648:648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (763:763:763))
        (PORT datab (514:514:514) (597:597:597))
        (PORT datac (601:601:601) (729:729:729))
        (PORT datad (618:618:618) (734:734:734))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2245w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (492:492:492))
        (PORT datab (453:453:453) (551:551:551))
        (PORT datac (301:301:301) (348:348:348))
        (PORT datad (399:399:399) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (3034:3034:3034))
        (PORT clk (1386:1386:1386) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1719:1719:1719))
        (PORT d[1] (1767:1767:1767) (2030:2030:2030))
        (PORT d[2] (2277:2277:2277) (2598:2598:2598))
        (PORT d[3] (2060:2060:2060) (2397:2397:2397))
        (PORT d[4] (1565:1565:1565) (1835:1835:1835))
        (PORT d[5] (1549:1549:1549) (1783:1783:1783))
        (PORT d[6] (1908:1908:1908) (2183:2183:2183))
        (PORT d[7] (1649:1649:1649) (1882:1882:1882))
        (PORT d[8] (1274:1274:1274) (1506:1506:1506))
        (PORT d[9] (1520:1520:1520) (1787:1787:1787))
        (PORT d[10] (1830:1830:1830) (2192:2192:2192))
        (PORT d[11] (1368:1368:1368) (1610:1610:1610))
        (PORT d[12] (1901:1901:1901) (2210:2210:2210))
        (PORT clk (1384:1384:1384) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1984:1984:1984))
        (PORT clk (1384:1384:1384) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1380:1380:1380))
        (PORT d[0] (2103:2103:2103) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1474:1474:1474))
        (PORT d[1] (3167:3167:3167) (3691:3691:3691))
        (PORT d[2] (1892:1892:1892) (2224:2224:2224))
        (PORT d[3] (2010:2010:2010) (2339:2339:2339))
        (PORT d[4] (1980:1980:1980) (2306:2306:2306))
        (PORT d[5] (2659:2659:2659) (3081:3081:3081))
        (PORT d[6] (1564:1564:1564) (1840:1840:1840))
        (PORT d[7] (2010:2010:2010) (2356:2356:2356))
        (PORT d[8] (1636:1636:1636) (1903:1903:1903))
        (PORT d[9] (2436:2436:2436) (2796:2796:2796))
        (PORT d[10] (1628:1628:1628) (1898:1898:1898))
        (PORT d[11] (2733:2733:2733) (3090:3090:3090))
        (PORT d[12] (1555:1555:1555) (1791:1791:1791))
        (PORT clk (1338:1338:1338) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (PORT d[0] (786:786:786) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (752:752:752))
        (PORT datab (410:410:410) (511:511:511))
        (PORT datac (620:620:620) (702:702:702))
        (PORT datad (1088:1088:1088) (1262:1262:1262))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (490:490:490) (587:587:587))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1521w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (760:760:760))
        (PORT datab (517:517:517) (601:601:601))
        (PORT datac (595:595:595) (722:722:722))
        (PORT datad (624:624:624) (740:740:740))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (537:537:537))
        (PORT datab (433:433:433) (532:532:532))
        (PORT datac (318:318:318) (368:368:368))
        (PORT datad (428:428:428) (518:518:518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2591:2591:2591))
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1399:1399:1399))
        (PORT d[1] (1723:1723:1723) (2015:2015:2015))
        (PORT d[2] (1330:1330:1330) (1566:1566:1566))
        (PORT d[3] (1603:1603:1603) (1864:1864:1864))
        (PORT d[4] (1518:1518:1518) (1783:1783:1783))
        (PORT d[5] (2934:2934:2934) (3353:3353:3353))
        (PORT d[6] (1965:1965:1965) (2268:2268:2268))
        (PORT d[7] (2698:2698:2698) (3137:3137:3137))
        (PORT d[8] (1471:1471:1471) (1726:1726:1726))
        (PORT d[9] (1651:1651:1651) (1908:1908:1908))
        (PORT d[10] (1306:1306:1306) (1552:1552:1552))
        (PORT d[11] (1423:1423:1423) (1683:1683:1683))
        (PORT d[12] (1479:1479:1479) (1710:1710:1710))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1147:1147:1147))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (PORT d[0] (1324:1324:1324) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1631:1631:1631))
        (PORT d[1] (2812:2812:2812) (3289:3289:3289))
        (PORT d[2] (1532:1532:1532) (1798:1798:1798))
        (PORT d[3] (1626:1626:1626) (1896:1896:1896))
        (PORT d[4] (1463:1463:1463) (1721:1721:1721))
        (PORT d[5] (2939:2939:2939) (3416:3416:3416))
        (PORT d[6] (1510:1510:1510) (1754:1754:1754))
        (PORT d[7] (1659:1659:1659) (1920:1920:1920))
        (PORT d[8] (1734:1734:1734) (2030:2030:2030))
        (PORT d[9] (1952:1952:1952) (2232:2232:2232))
        (PORT d[10] (2129:2129:2129) (2502:2502:2502))
        (PORT d[11] (1765:1765:1765) (2018:2018:2018))
        (PORT d[12] (1717:1717:1717) (1995:1995:1995))
        (PORT clk (1312:1312:1312) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
        (PORT d[0] (1174:1174:1174) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1501w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (756:756:756))
        (PORT datab (520:520:520) (604:604:604))
        (PORT datac (589:589:589) (715:715:715))
        (PORT datad (629:629:629) (746:746:746))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2265w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (502:502:502))
        (PORT datab (444:444:444) (541:541:541))
        (PORT datac (296:296:296) (342:342:342))
        (PORT datad (407:407:407) (484:484:484))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2598:2598:2598))
        (PORT clk (1369:1369:1369) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1315:1315:1315))
        (PORT d[1] (1612:1612:1612) (1890:1890:1890))
        (PORT d[2] (1646:1646:1646) (1924:1924:1924))
        (PORT d[3] (1784:1784:1784) (2062:2062:2062))
        (PORT d[4] (1356:1356:1356) (1582:1582:1582))
        (PORT d[5] (3481:3481:3481) (3985:3985:3985))
        (PORT d[6] (2386:2386:2386) (2749:2749:2749))
        (PORT d[7] (2205:2205:2205) (2564:2564:2564))
        (PORT d[8] (1996:1996:1996) (2327:2327:2327))
        (PORT d[9] (1680:1680:1680) (1920:1920:1920))
        (PORT d[10] (1673:1673:1673) (1947:1947:1947))
        (PORT d[11] (2021:2021:2021) (2312:2312:2312))
        (PORT d[12] (2131:2131:2131) (2456:2456:2456))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1699:1699:1699))
        (PORT clk (1367:1367:1367) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
        (PORT d[0] (1829:1829:1829) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2327:2327:2327))
        (PORT d[1] (1716:1716:1716) (1972:1972:1972))
        (PORT d[2] (1595:1595:1595) (1888:1888:1888))
        (PORT d[3] (1504:1504:1504) (1766:1766:1766))
        (PORT d[4] (1430:1430:1430) (1676:1676:1676))
        (PORT d[5] (2708:2708:2708) (3134:3134:3134))
        (PORT d[6] (1498:1498:1498) (1739:1739:1739))
        (PORT d[7] (1485:1485:1485) (1723:1723:1723))
        (PORT d[8] (1732:1732:1732) (2031:2031:2031))
        (PORT d[9] (1816:1816:1816) (2063:2063:2063))
        (PORT d[10] (2182:2182:2182) (2551:2551:2551))
        (PORT d[11] (1826:1826:1826) (2076:2076:2076))
        (PORT d[12] (1603:1603:1603) (1872:1872:1872))
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (PORT d[0] (1346:1346:1346) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (745:745:745))
        (PORT datab (411:411:411) (512:512:512))
        (PORT datac (1052:1052:1052) (1220:1220:1220))
        (PORT datad (966:966:966) (1122:1122:1122))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (602:602:602))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1130:1130:1130))
        (PORT asdata (377:377:377) (420:420:420))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1356w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (252:252:252) (316:316:316))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1378w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (765:765:765))
        (PORT datab (557:557:557) (655:655:655))
        (PORT datac (603:603:603) (732:732:732))
        (PORT datad (616:616:616) (732:732:732))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (158:158:158) (214:214:214))
        (PORT datad (156:156:156) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2141w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (538:538:538))
        (PORT datab (435:435:435) (534:534:534))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (428:428:428) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1203:1203:1203))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1609:1609:1609))
        (PORT d[1] (1194:1194:1194) (1402:1402:1402))
        (PORT d[2] (1777:1777:1777) (2101:2101:2101))
        (PORT d[3] (1568:1568:1568) (1819:1819:1819))
        (PORT d[4] (1716:1716:1716) (2013:2013:2013))
        (PORT d[5] (1161:1161:1161) (1342:1342:1342))
        (PORT d[6] (760:760:760) (892:892:892))
        (PORT d[7] (1972:1972:1972) (2292:2292:2292))
        (PORT d[8] (758:758:758) (889:889:889))
        (PORT d[9] (1153:1153:1153) (1336:1336:1336))
        (PORT d[10] (913:913:913) (1065:1065:1065))
        (PORT d[11] (854:854:854) (994:994:994))
        (PORT d[12] (625:625:625) (743:743:743))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (929:929:929))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (1152:1152:1152) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1745:1745:1745))
        (PORT d[1] (1603:1603:1603) (1863:1863:1863))
        (PORT d[2] (984:984:984) (1167:1167:1167))
        (PORT d[3] (1420:1420:1420) (1655:1655:1655))
        (PORT d[4] (1108:1108:1108) (1275:1275:1275))
        (PORT d[5] (1922:1922:1922) (2214:2214:2214))
        (PORT d[6] (1029:1029:1029) (1196:1196:1196))
        (PORT d[7] (1297:1297:1297) (1515:1515:1515))
        (PORT d[8] (1090:1090:1090) (1267:1267:1267))
        (PORT d[9] (1216:1216:1216) (1399:1399:1399))
        (PORT d[10] (1889:1889:1889) (2219:2219:2219))
        (PORT d[11] (1915:1915:1915) (2212:2212:2212))
        (PORT d[12] (1193:1193:1193) (1380:1380:1380))
        (PORT clk (1340:1340:1340) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (PORT d[0] (607:607:607) (676:676:676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1398w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (759:759:759))
        (PORT datab (559:559:559) (658:658:658))
        (PORT datac (594:594:594) (721:721:721))
        (PORT datad (625:625:625) (742:742:742))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2161w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (541:541:541))
        (PORT datab (438:438:438) (538:538:538))
        (PORT datac (321:321:321) (377:377:377))
        (PORT datad (426:426:426) (516:516:516))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2315:2315:2315))
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1534:1534:1534))
        (PORT d[1] (1909:1909:1909) (2171:2171:2171))
        (PORT d[2] (2411:2411:2411) (2741:2741:2741))
        (PORT d[3] (1873:1873:1873) (2192:2192:2192))
        (PORT d[4] (1555:1555:1555) (1825:1825:1825))
        (PORT d[5] (1790:1790:1790) (2085:2085:2085))
        (PORT d[6] (1745:1745:1745) (1997:1997:1997))
        (PORT d[7] (1470:1470:1470) (1697:1697:1697))
        (PORT d[8] (1534:1534:1534) (1775:1775:1775))
        (PORT d[9] (1941:1941:1941) (2286:2286:2286))
        (PORT d[10] (1815:1815:1815) (2143:2143:2143))
        (PORT d[11] (1164:1164:1164) (1356:1356:1356))
        (PORT d[12] (1902:1902:1902) (2222:2222:2222))
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1124:1124:1124))
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (PORT d[0] (1322:1322:1322) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1031:1031:1031))
        (PORT d[1] (3009:3009:3009) (3519:3519:3519))
        (PORT d[2] (1923:1923:1923) (2268:2268:2268))
        (PORT d[3] (2226:2226:2226) (2610:2610:2610))
        (PORT d[4] (1799:1799:1799) (2103:2103:2103))
        (PORT d[5] (912:912:912) (1063:1063:1063))
        (PORT d[6] (1602:1602:1602) (1871:1871:1871))
        (PORT d[7] (1876:1876:1876) (2189:2189:2189))
        (PORT d[8] (1940:1940:1940) (2274:2274:2274))
        (PORT d[9] (2454:2454:2454) (2826:2826:2826))
        (PORT d[10] (1162:1162:1162) (1342:1342:1342))
        (PORT d[11] (2138:2138:2138) (2494:2494:2494))
        (PORT d[12] (1113:1113:1113) (1296:1296:1296))
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
        (PORT d[0] (795:795:795) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1367w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (759:759:759))
        (PORT datab (560:560:560) (658:658:658))
        (PORT datac (593:593:593) (720:720:720))
        (PORT datad (626:626:626) (743:743:743))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2130w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (543:543:543))
        (PORT datab (441:441:441) (541:541:541))
        (PORT datac (319:319:319) (375:375:375))
        (PORT datad (425:425:425) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1387:1387:1387))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1683:1683:1683))
        (PORT d[1] (1527:1527:1527) (1786:1786:1786))
        (PORT d[2] (2092:2092:2092) (2454:2454:2454))
        (PORT d[3] (1950:1950:1950) (2261:2261:2261))
        (PORT d[4] (1920:1920:1920) (2253:2253:2253))
        (PORT d[5] (1159:1159:1159) (1340:1340:1340))
        (PORT d[6] (582:582:582) (693:693:693))
        (PORT d[7] (1950:1950:1950) (2273:2273:2273))
        (PORT d[8] (417:417:417) (505:505:505))
        (PORT d[9] (671:671:671) (779:779:779))
        (PORT d[10] (696:696:696) (818:818:818))
        (PORT d[11] (676:676:676) (794:794:794))
        (PORT d[12] (425:425:425) (513:513:513))
        (PORT clk (1372:1372:1372) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (695:695:695) (734:734:734))
        (PORT clk (1372:1372:1372) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (979:979:979) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1327:1327:1327))
        (PORT d[1] (1085:1085:1085) (1249:1249:1249))
        (PORT d[2] (1386:1386:1386) (1640:1640:1640))
        (PORT d[3] (1737:1737:1737) (2008:2008:2008))
        (PORT d[4] (939:939:939) (1089:1089:1089))
        (PORT d[5] (2272:2272:2272) (2619:2619:2619))
        (PORT d[6] (1375:1375:1375) (1592:1592:1592))
        (PORT d[7] (1551:1551:1551) (1813:1813:1813))
        (PORT d[8] (1268:1268:1268) (1470:1470:1470))
        (PORT d[9] (1410:1410:1410) (1617:1617:1617))
        (PORT d[10] (1257:1257:1257) (1437:1437:1437))
        (PORT d[11] (2106:2106:2106) (2429:2429:2429))
        (PORT d[12] (1573:1573:1573) (1823:1823:1823))
        (PORT clk (1327:1327:1327) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (PORT d[0] (648:648:648) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1388w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (763:763:763))
        (PORT datab (558:558:558) (656:656:656))
        (PORT datac (600:600:600) (728:728:728))
        (PORT datad (619:619:619) (736:736:736))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2151w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (503:503:503))
        (PORT datab (444:444:444) (541:541:541))
        (PORT datac (178:178:178) (214:214:214))
        (PORT datad (408:408:408) (485:485:485))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (3280:3280:3280))
        (PORT clk (1325:1325:1325) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1426:1426:1426))
        (PORT d[1] (2273:2273:2273) (2602:2602:2602))
        (PORT d[2] (1622:1622:1622) (1817:1817:1817))
        (PORT d[3] (2685:2685:2685) (3141:3141:3141))
        (PORT d[4] (2349:2349:2349) (2683:2683:2683))
        (PORT d[5] (1481:1481:1481) (1682:1682:1682))
        (PORT d[6] (2353:2353:2353) (2669:2669:2669))
        (PORT d[7] (1920:1920:1920) (2240:2240:2240))
        (PORT d[8] (1863:1863:1863) (2183:2183:2183))
        (PORT d[9] (1688:1688:1688) (1969:1969:1969))
        (PORT d[10] (1501:1501:1501) (1712:1712:1712))
        (PORT d[11] (1421:1421:1421) (1676:1676:1676))
        (PORT d[12] (1669:1669:1669) (1922:1922:1922))
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (951:951:951))
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (PORT d[0] (1162:1162:1162) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1891:1891:1891))
        (PORT d[1] (2095:2095:2095) (2427:2427:2427))
        (PORT d[2] (1444:1444:1444) (1692:1692:1692))
        (PORT d[3] (1511:1511:1511) (1775:1775:1775))
        (PORT d[4] (1801:1801:1801) (2031:2031:2031))
        (PORT d[5] (1698:1698:1698) (1923:1923:1923))
        (PORT d[6] (1696:1696:1696) (1981:1981:1981))
        (PORT d[7] (2012:2012:2012) (2317:2317:2317))
        (PORT d[8] (1990:1990:1990) (2312:2312:2312))
        (PORT d[9] (2425:2425:2425) (2785:2785:2785))
        (PORT d[10] (937:937:937) (1105:1105:1105))
        (PORT d[11] (1851:1851:1851) (2097:2097:2097))
        (PORT d[12] (1813:1813:1813) (2110:2110:2110))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT d[0] (933:933:933) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (623:623:623))
        (PORT datab (634:634:634) (747:747:747))
        (PORT datac (612:612:612) (694:694:694))
        (PORT datad (683:683:683) (790:790:790))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (625:625:625))
        (PORT datab (798:798:798) (905:905:905))
        (PORT datac (667:667:667) (768:768:768))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1438w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (760:760:760))
        (PORT datab (559:559:559) (657:657:657))
        (PORT datac (596:596:596) (723:723:723))
        (PORT datad (623:623:623) (739:739:739))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (534:534:534))
        (PORT datab (429:429:429) (528:528:528))
        (PORT datac (327:327:327) (384:384:384))
        (PORT datad (430:430:430) (520:520:520))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2412:2412:2412))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1224:1224:1224))
        (PORT d[1] (2083:2083:2083) (2422:2422:2422))
        (PORT d[2] (1177:1177:1177) (1395:1395:1395))
        (PORT d[3] (1348:1348:1348) (1570:1570:1570))
        (PORT d[4] (1337:1337:1337) (1576:1576:1576))
        (PORT d[5] (2598:2598:2598) (2981:2981:2981))
        (PORT d[6] (2314:2314:2314) (2670:2670:2670))
        (PORT d[7] (1828:1828:1828) (2134:2134:2134))
        (PORT d[8] (1460:1460:1460) (1718:1718:1718))
        (PORT d[9] (1298:1298:1298) (1503:1503:1503))
        (PORT d[10] (1288:1288:1288) (1530:1530:1530))
        (PORT d[11] (1312:1312:1312) (1535:1535:1535))
        (PORT d[12] (1802:1802:1802) (2077:2077:2077))
        (PORT clk (1323:1323:1323) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1455:1455:1455))
        (PORT clk (1323:1323:1323) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (1607:1607:1607) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2028:2028:2028))
        (PORT d[1] (3156:3156:3156) (3676:3676:3676))
        (PORT d[2] (2190:2190:2190) (2547:2547:2547))
        (PORT d[3] (1473:1473:1473) (1732:1732:1732))
        (PORT d[4] (1832:1832:1832) (2142:2142:2142))
        (PORT d[5] (3314:3314:3314) (3843:3843:3843))
        (PORT d[6] (1884:1884:1884) (2181:2181:2181))
        (PORT d[7] (2022:2022:2022) (2338:2338:2338))
        (PORT d[8] (2100:2100:2100) (2444:2444:2444))
        (PORT d[9] (1778:1778:1778) (2043:2043:2043))
        (PORT d[10] (2475:2475:2475) (2886:2886:2886))
        (PORT d[11] (1411:1411:1411) (1612:1612:1612))
        (PORT d[12] (1621:1621:1621) (1888:1888:1888))
        (PORT clk (1278:1278:1278) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1274:1274:1274))
        (PORT d[0] (1183:1183:1183) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1418w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (767:767:767))
        (PORT datab (555:555:555) (653:653:653))
        (PORT datac (608:608:608) (736:736:736))
        (PORT datad (612:612:612) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2181w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (536:536:536))
        (PORT datab (433:433:433) (531:531:531))
        (PORT datac (325:325:325) (382:382:382))
        (PORT datad (429:429:429) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2247:2247:2247))
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1395:1395:1395))
        (PORT d[1] (2084:2084:2084) (2423:2423:2423))
        (PORT d[2] (1177:1177:1177) (1397:1397:1397))
        (PORT d[3] (1348:1348:1348) (1569:1569:1569))
        (PORT d[4] (1515:1515:1515) (1782:1782:1782))
        (PORT d[5] (2584:2584:2584) (2960:2960:2960))
        (PORT d[6] (2315:2315:2315) (2671:2671:2671))
        (PORT d[7] (1997:1997:1997) (2331:2331:2331))
        (PORT d[8] (1467:1467:1467) (1726:1726:1726))
        (PORT d[9] (1297:1297:1297) (1502:1502:1502))
        (PORT d[10] (1671:1671:1671) (1968:1968:1968))
        (PORT d[11] (1312:1312:1312) (1534:1534:1534))
        (PORT d[12] (2000:2000:2000) (2307:2307:2307))
        (PORT clk (1317:1317:1317) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1103:1103:1103))
        (PORT clk (1317:1317:1317) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
        (PORT d[0] (1292:1292:1292) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2028:2028:2028))
        (PORT d[1] (1603:1603:1603) (1829:1829:1829))
        (PORT d[2] (2191:2191:2191) (2547:2547:2547))
        (PORT d[3] (1859:1859:1859) (2175:2175:2175))
        (PORT d[4] (1432:1432:1432) (1681:1681:1681))
        (PORT d[5] (3315:3315:3315) (3844:3844:3844))
        (PORT d[6] (1876:1876:1876) (2169:2169:2169))
        (PORT d[7] (2043:2043:2043) (2366:2366:2366))
        (PORT d[8] (2091:2091:2091) (2432:2432:2432))
        (PORT d[9] (1593:1593:1593) (1826:1826:1826))
        (PORT d[10] (2488:2488:2488) (2903:2903:2903))
        (PORT d[11] (1410:1410:1410) (1616:1616:1616))
        (PORT d[12] (1639:1639:1639) (1911:1911:1911))
        (PORT clk (1271:1271:1271) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (PORT d[0] (854:854:854) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1428w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (765:765:765))
        (PORT datab (556:556:556) (654:654:654))
        (PORT datac (604:604:604) (733:733:733))
        (PORT datad (615:615:615) (731:731:731))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (539:539:539))
        (PORT datab (436:436:436) (535:535:535))
        (PORT datac (323:323:323) (379:379:379))
        (PORT datad (427:427:427) (517:517:517))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2038:2038:2038))
        (PORT clk (1327:1327:1327) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (1016:1016:1016))
        (PORT d[1] (2268:2268:2268) (2633:2633:2633))
        (PORT d[2] (1151:1151:1151) (1365:1365:1365))
        (PORT d[3] (1336:1336:1336) (1558:1558:1558))
        (PORT d[4] (1700:1700:1700) (1991:1991:1991))
        (PORT d[5] (2259:2259:2259) (2593:2593:2593))
        (PORT d[6] (2508:2508:2508) (2893:2893:2893))
        (PORT d[7] (1806:1806:1806) (2100:2100:2100))
        (PORT d[8] (1782:1782:1782) (2080:2080:2080))
        (PORT d[9] (1113:1113:1113) (1288:1288:1288))
        (PORT d[10] (1638:1638:1638) (1927:1927:1927))
        (PORT d[11] (1288:1288:1288) (1504:1504:1504))
        (PORT d[12] (1136:1136:1136) (1318:1318:1318))
        (PORT clk (1325:1325:1325) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1060:1060:1060))
        (PORT clk (1325:1325:1325) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
        (PORT d[0] (1254:1254:1254) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2230:2230:2230))
        (PORT d[1] (1422:1422:1422) (1625:1625:1625))
        (PORT d[2] (1702:1702:1702) (1993:1993:1993))
        (PORT d[3] (1935:1935:1935) (2243:2243:2243))
        (PORT d[4] (1298:1298:1298) (1521:1521:1521))
        (PORT d[5] (2696:2696:2696) (3112:3112:3112))
        (PORT d[6] (1151:1151:1151) (1358:1358:1358))
        (PORT d[7] (1086:1086:1086) (1248:1248:1248))
        (PORT d[8] (1703:1703:1703) (1989:1989:1989))
        (PORT d[9] (1407:1407:1407) (1616:1616:1616))
        (PORT d[10] (1757:1757:1757) (2018:2018:2018))
        (PORT d[11] (1221:1221:1221) (1401:1401:1401))
        (PORT d[12] (1838:1838:1838) (2140:2140:2140))
        (PORT clk (1279:1279:1279) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1274:1274:1274))
        (PORT d[0] (725:725:725) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1408w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (765:765:765))
        (PORT datab (556:556:556) (654:654:654))
        (PORT datac (605:605:605) (734:734:734))
        (PORT datad (614:614:614) (730:730:730))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2171w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (533:533:533))
        (PORT datab (429:429:429) (527:527:527))
        (PORT datac (328:328:328) (385:385:385))
        (PORT datad (431:431:431) (521:521:521))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2224:2224:2224))
        (PORT clk (1304:1304:1304) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1396:1396:1396))
        (PORT d[1] (2260:2260:2260) (2624:2624:2624))
        (PORT d[2] (1160:1160:1160) (1369:1369:1369))
        (PORT d[3] (1471:1471:1471) (1694:1694:1694))
        (PORT d[4] (1525:1525:1525) (1791:1791:1791))
        (PORT d[5] (2578:2578:2578) (2957:2957:2957))
        (PORT d[6] (2501:2501:2501) (2886:2886:2886))
        (PORT d[7] (2012:2012:2012) (2345:2345:2345))
        (PORT d[8] (1612:1612:1612) (1892:1892:1892))
        (PORT d[9] (1299:1299:1299) (1507:1507:1507))
        (PORT d[10] (1467:1467:1467) (1731:1731:1731))
        (PORT d[11] (1291:1291:1291) (1511:1511:1511))
        (PORT d[12] (1996:1996:1996) (2297:2297:2297))
        (PORT clk (1302:1302:1302) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1537:1537:1537))
        (PORT clk (1302:1302:1302) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT d[0] (1660:1660:1660) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2236:2236:2236))
        (PORT d[1] (1596:1596:1596) (1821:1821:1821))
        (PORT d[2] (1883:1883:1883) (2195:2195:2195))
        (PORT d[3] (1952:1952:1952) (2260:2260:2260))
        (PORT d[4] (1466:1466:1466) (1710:1710:1710))
        (PORT d[5] (3472:3472:3472) (4019:4019:4019))
        (PORT d[6] (1540:1540:1540) (1792:1792:1792))
        (PORT d[7] (902:902:902) (1036:1036:1036))
        (PORT d[8] (1537:1537:1537) (1798:1798:1798))
        (PORT d[9] (1596:1596:1596) (1831:1831:1831))
        (PORT d[10] (2494:2494:2494) (2909:2909:2909))
        (PORT d[11] (1220:1220:1220) (1392:1392:1392))
        (PORT d[12] (1794:1794:1794) (2084:2084:2084))
        (PORT clk (1256:1256:1256) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1253:1253:1253))
        (PORT d[0] (772:772:772) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (769:769:769))
        (PORT datab (632:632:632) (745:745:745))
        (PORT datac (498:498:498) (597:597:597))
        (PORT datad (822:822:822) (910:910:910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (623:623:623))
        (PORT datab (969:969:969) (1112:1112:1112))
        (PORT datac (726:726:726) (844:844:844))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (501:501:501) (594:594:594))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (494:494:494) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (621:621:621))
        (PORT datab (269:269:269) (311:311:311))
        (PORT datac (305:305:305) (366:366:366))
        (PORT datad (168:168:168) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (795:795:795))
        (PORT datac (501:501:501) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (283:283:283))
        (PORT datab (325:325:325) (389:389:389))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (301:301:301) (353:353:353))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1231w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (615:615:615))
        (PORT datab (420:420:420) (512:512:512))
        (PORT datac (650:650:650) (763:763:763))
        (PORT datad (467:467:467) (544:544:544))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (154:154:154) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1992w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (738:738:738))
        (PORT datac (547:547:547) (619:619:619))
        (PORT datad (641:641:641) (743:743:743))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2971:2971:2971))
        (PORT clk (1368:1368:1368) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2047:2047:2047))
        (PORT d[1] (1564:1564:1564) (1786:1786:1786))
        (PORT d[2] (2018:2018:2018) (2290:2290:2290))
        (PORT d[3] (2290:2290:2290) (2687:2687:2687))
        (PORT d[4] (1993:1993:1993) (2269:2269:2269))
        (PORT d[5] (2030:2030:2030) (2309:2309:2309))
        (PORT d[6] (1795:1795:1795) (2037:2037:2037))
        (PORT d[7] (2149:2149:2149) (2493:2493:2493))
        (PORT d[8] (1297:1297:1297) (1527:1527:1527))
        (PORT d[9] (1545:1545:1545) (1815:1815:1815))
        (PORT d[10] (2215:2215:2215) (2531:2531:2531))
        (PORT d[11] (1382:1382:1382) (1610:1610:1610))
        (PORT d[12] (1697:1697:1697) (1964:1964:1964))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2081:2081:2081))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (PORT d[0] (2147:2147:2147) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2716:2716:2716))
        (PORT d[1] (2529:2529:2529) (2939:2939:2939))
        (PORT d[2] (1297:1297:1297) (1521:1521:1521))
        (PORT d[3] (1694:1694:1694) (1985:1985:1985))
        (PORT d[4] (1968:1968:1968) (2231:2231:2231))
        (PORT d[5] (2650:2650:2650) (3060:3060:3060))
        (PORT d[6] (1728:1728:1728) (2020:2020:2020))
        (PORT d[7] (2151:2151:2151) (2512:2512:2512))
        (PORT d[8] (1635:1635:1635) (1911:1911:1911))
        (PORT d[9] (2281:2281:2281) (2623:2623:2623))
        (PORT d[10] (1006:1006:1006) (1192:1192:1192))
        (PORT d[11] (2348:2348:2348) (2656:2656:2656))
        (PORT d[12] (1623:1623:1623) (1892:1892:1892))
        (PORT clk (1320:1320:1320) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1315:1315:1315))
        (PORT d[0] (1382:1382:1382) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1251w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (613:613:613))
        (PORT datab (418:418:418) (510:510:510))
        (PORT datac (651:651:651) (764:764:764))
        (PORT datad (468:468:468) (545:545:545))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (737:737:737))
        (PORT datac (548:548:548) (619:619:619))
        (PORT datad (640:640:640) (743:743:743))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3620:3620:3620))
        (PORT clk (1336:1336:1336) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2227:2227:2227))
        (PORT d[1] (2158:2158:2158) (2473:2473:2473))
        (PORT d[2] (1094:1094:1094) (1260:1260:1260))
        (PORT d[3] (2372:2372:2372) (2750:2750:2750))
        (PORT d[4] (2106:2106:2106) (2416:2416:2416))
        (PORT d[5] (1008:1008:1008) (1160:1160:1160))
        (PORT d[6] (1104:1104:1104) (1255:1255:1255))
        (PORT d[7] (1799:1799:1799) (2051:2051:2051))
        (PORT d[8] (1853:1853:1853) (2171:2171:2171))
        (PORT d[9] (1857:1857:1857) (2168:2168:2168))
        (PORT d[10] (1286:1286:1286) (1484:1484:1484))
        (PORT d[11] (1720:1720:1720) (2010:2010:2010))
        (PORT d[12] (2282:2282:2282) (2651:2651:2651))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1167:1167:1167))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
        (PORT d[0] (1371:1371:1371) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1643:1643:1643))
        (PORT d[1] (967:967:967) (1106:1106:1106))
        (PORT d[2] (2258:2258:2258) (2636:2636:2636))
        (PORT d[3] (1527:1527:1527) (1765:1765:1765))
        (PORT d[4] (2174:2174:2174) (2526:2526:2526))
        (PORT d[5] (1132:1132:1132) (1298:1298:1298))
        (PORT d[6] (1506:1506:1506) (1772:1772:1772))
        (PORT d[7] (792:792:792) (905:905:905))
        (PORT d[8] (2169:2169:2169) (2506:2506:2506))
        (PORT d[9] (2939:2939:2939) (3373:3373:3373))
        (PORT d[10] (1484:1484:1484) (1741:1741:1741))
        (PORT d[11] (822:822:822) (943:943:943))
        (PORT d[12] (1623:1623:1623) (1904:1904:1904))
        (PORT clk (1289:1289:1289) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1285:1285:1285))
        (PORT d[0] (435:435:435) (469:469:469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1221w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (621:621:621))
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (647:647:647) (759:759:759))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (173:173:173) (234:234:234))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (736:736:736))
        (PORT datac (545:545:545) (618:618:618))
        (PORT datad (640:640:640) (742:742:742))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3053:3053:3053))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1893:1893:1893))
        (PORT d[1] (1683:1683:1683) (1920:1920:1920))
        (PORT d[2] (2177:2177:2177) (2468:2468:2468))
        (PORT d[3] (2135:2135:2135) (2510:2510:2510))
        (PORT d[4] (1854:1854:1854) (2115:2115:2115))
        (PORT d[5] (2022:2022:2022) (2298:2298:2298))
        (PORT d[6] (1799:1799:1799) (2039:2039:2039))
        (PORT d[7] (2135:2135:2135) (2475:2475:2475))
        (PORT d[8] (1153:1153:1153) (1370:1370:1370))
        (PORT d[9] (1848:1848:1848) (2154:2154:2154))
        (PORT d[10] (2222:2222:2222) (2541:2541:2541))
        (PORT d[11] (1540:1540:1540) (1798:1798:1798))
        (PORT d[12] (1858:1858:1858) (2141:2141:2141))
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2140:2140:2140))
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (PORT d[0] (2255:2255:2255) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2689:2689:2689))
        (PORT d[1] (2532:2532:2532) (2941:2941:2941))
        (PORT d[2] (1296:1296:1296) (1520:1520:1520))
        (PORT d[3] (1683:1683:1683) (1971:1971:1971))
        (PORT d[4] (2098:2098:2098) (2378:2378:2378))
        (PORT d[5] (2628:2628:2628) (3028:3028:3028))
        (PORT d[6] (1571:1571:1571) (1844:1844:1844))
        (PORT d[7] (2145:2145:2145) (2506:2506:2506))
        (PORT d[8] (1626:1626:1626) (1898:1898:1898))
        (PORT d[9] (2401:2401:2401) (2755:2755:2755))
        (PORT d[10] (992:992:992) (1172:1172:1172))
        (PORT d[11] (2535:2535:2535) (2865:2865:2865))
        (PORT d[12] (1623:1623:1623) (1888:1888:1888))
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (PORT d[0] (1158:1158:1158) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1241w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (619:619:619))
        (PORT datab (424:424:424) (517:517:517))
        (PORT datac (648:648:648) (760:760:760))
        (PORT datad (464:464:464) (541:541:541))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2002w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (728:728:728))
        (PORT datac (548:548:548) (621:621:621))
        (PORT datad (633:633:633) (735:735:735))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3224:3224:3224))
        (PORT clk (1384:1384:1384) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1756:1756:1756))
        (PORT d[1] (1782:1782:1782) (2047:2047:2047))
        (PORT d[2] (2296:2296:2296) (2624:2624:2624))
        (PORT d[3] (2034:2034:2034) (2361:2361:2361))
        (PORT d[4] (1750:1750:1750) (2014:2014:2014))
        (PORT d[5] (1560:1560:1560) (1804:1804:1804))
        (PORT d[6] (1723:1723:1723) (1973:1973:1973))
        (PORT d[7] (1642:1642:1642) (1874:1874:1874))
        (PORT d[8] (1419:1419:1419) (1663:1663:1663))
        (PORT d[9] (1535:1535:1535) (1811:1811:1811))
        (PORT d[10] (1826:1826:1826) (2181:2181:2181))
        (PORT d[11] (1509:1509:1509) (1762:1762:1762))
        (PORT d[12] (1890:1890:1890) (2201:2201:2201))
        (PORT clk (1382:1382:1382) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1896:1896:1896))
        (PORT clk (1382:1382:1382) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1377:1377:1377))
        (PORT d[0] (1879:1879:1879) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1490:1490:1490))
        (PORT d[1] (3184:3184:3184) (3703:3703:3703))
        (PORT d[2] (1894:1894:1894) (2225:2225:2225))
        (PORT d[3] (2025:2025:2025) (2356:2356:2356))
        (PORT d[4] (1992:1992:1992) (2321:2321:2321))
        (PORT d[5] (2619:2619:2619) (3039:3039:3039))
        (PORT d[6] (1559:1559:1559) (1838:1838:1838))
        (PORT d[7] (2003:2003:2003) (2348:2348:2348))
        (PORT d[8] (1797:1797:1797) (2089:2089:2089))
        (PORT d[9] (2303:2303:2303) (2658:2658:2658))
        (PORT d[10] (1639:1639:1639) (1910:1910:1910))
        (PORT d[11] (2746:2746:2746) (3105:3105:3105))
        (PORT d[12] (1719:1719:1719) (1994:1994:1994))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (878:878:878) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1474:1474:1474))
        (PORT datab (518:518:518) (608:608:608))
        (PORT datac (850:850:850) (991:991:991))
        (PORT datad (627:627:627) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1727:1727:1727))
        (PORT datab (647:647:647) (759:759:759))
        (PORT datac (621:621:621) (709:709:709))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (275:275:275))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (233:233:233) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (488:488:488))
        (PORT datab (416:416:416) (512:512:512))
        (PORT datac (187:187:187) (256:256:256))
        (PORT datad (287:287:287) (325:325:325))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (157:157:157) (213:213:213))
        (PORT datad (155:155:155) (202:202:202))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2057w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (514:514:514))
        (PORT datab (446:446:446) (543:543:543))
        (PORT datac (392:392:392) (475:475:475))
        (PORT datad (202:202:202) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3418:3418:3418))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1979:1979:1979))
        (PORT d[1] (1984:1984:1984) (2273:2273:2273))
        (PORT d[2] (2458:2458:2458) (2801:2801:2801))
        (PORT d[3] (2381:2381:2381) (2765:2765:2765))
        (PORT d[4] (1927:1927:1927) (2216:2216:2216))
        (PORT d[5] (1357:1357:1357) (1567:1567:1567))
        (PORT d[6] (1894:1894:1894) (2171:2171:2171))
        (PORT d[7] (1692:1692:1692) (1946:1946:1946))
        (PORT d[8] (1628:1628:1628) (1906:1906:1906))
        (PORT d[9] (1734:1734:1734) (2038:2038:2038))
        (PORT d[10] (2028:2028:2028) (2416:2416:2416))
        (PORT d[11] (1529:1529:1529) (1787:1787:1787))
        (PORT d[12] (2105:2105:2105) (2452:2452:2452))
        (PORT clk (1360:1360:1360) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1049:1049:1049))
        (PORT clk (1360:1360:1360) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (PORT d[0] (1246:1246:1246) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1826:1826:1826))
        (PORT d[1] (1144:1144:1144) (1307:1307:1307))
        (PORT d[2] (2087:2087:2087) (2447:2447:2447))
        (PORT d[3] (1871:1871:1871) (2206:2206:2206))
        (PORT d[4] (1998:1998:1998) (2332:2332:2332))
        (PORT d[5] (2883:2883:2883) (3342:3342:3342))
        (PORT d[6] (1357:1357:1357) (1608:1608:1608))
        (PORT d[7] (2106:2106:2106) (2464:2464:2464))
        (PORT d[8] (1999:1999:1999) (2316:2316:2316))
        (PORT d[9] (2772:2772:2772) (3189:3189:3189))
        (PORT d[10] (1467:1467:1467) (1719:1719:1719))
        (PORT d[11] (2918:2918:2918) (3293:3293:3293))
        (PORT d[12] (1722:1722:1722) (1976:1976:1976))
        (PORT clk (1314:1314:1314) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1310:1310:1310))
        (PORT d[0] (1110:1110:1110) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1305w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (486:486:486))
        (PORT datab (415:415:415) (511:511:511))
        (PORT datac (188:188:188) (256:256:256))
        (PORT datad (287:287:287) (325:325:325))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2067w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (510:510:510))
        (PORT datab (449:449:449) (547:547:547))
        (PORT datac (387:387:387) (470:470:470))
        (PORT datad (205:205:205) (249:249:249))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3240:3240:3240))
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2278:2278:2278))
        (PORT d[1] (2073:2073:2073) (2374:2374:2374))
        (PORT d[2] (1838:1838:1838) (2084:2084:2084))
        (PORT d[3] (2520:2520:2520) (2958:2958:2958))
        (PORT d[4] (2181:2181:2181) (2490:2490:2490))
        (PORT d[5] (1663:1663:1663) (1885:1885:1885))
        (PORT d[6] (2172:2172:2172) (2467:2467:2467))
        (PORT d[7] (1940:1940:1940) (2250:2250:2250))
        (PORT d[8] (1659:1659:1659) (1946:1946:1946))
        (PORT d[9] (1912:1912:1912) (2233:2233:2233))
        (PORT d[10] (1853:1853:1853) (2118:2118:2118))
        (PORT d[11] (1748:1748:1748) (2036:2036:2036))
        (PORT d[12] (1686:1686:1686) (1944:1944:1944))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1662:1662:1662))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (PORT d[0] (1762:1762:1762) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2304:2304:2304))
        (PORT d[1] (2879:2879:2879) (3332:3332:3332))
        (PORT d[2] (1248:1248:1248) (1468:1468:1468))
        (PORT d[3] (1481:1481:1481) (1739:1739:1739))
        (PORT d[4] (2465:2465:2465) (2792:2792:2792))
        (PORT d[5] (2036:2036:2036) (2302:2302:2302))
        (PORT d[6] (2113:2113:2113) (2457:2457:2457))
        (PORT d[7] (2324:2324:2324) (2704:2704:2704))
        (PORT d[8] (1889:1889:1889) (2191:2191:2191))
        (PORT d[9] (2666:2666:2666) (3068:3068:3068))
        (PORT d[10] (996:996:996) (1178:1178:1178))
        (PORT d[11] (2014:2014:2014) (2280:2280:2280))
        (PORT d[12] (1989:1989:1989) (2307:2307:2307))
        (PORT clk (1284:1284:1284) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1280:1280:1280))
        (PORT d[0] (1425:1425:1425) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (876:876:876))
        (PORT datab (646:646:646) (758:758:758))
        (PORT datac (504:504:504) (588:588:588))
        (PORT datad (886:886:886) (1024:1024:1024))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1274w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (482:482:482))
        (PORT datab (410:410:410) (506:506:506))
        (PORT datac (191:191:191) (261:261:261))
        (PORT datad (289:289:289) (328:328:328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2036w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (507:507:507))
        (PORT datab (452:452:452) (550:550:550))
        (PORT datac (384:384:384) (467:467:467))
        (PORT datad (208:208:208) (253:253:253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (3276:3276:3276))
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1578:1578:1578))
        (PORT d[1] (1304:1304:1304) (1471:1471:1471))
        (PORT d[2] (1455:1455:1455) (1639:1639:1639))
        (PORT d[3] (1233:1233:1233) (1391:1391:1391))
        (PORT d[4] (2543:2543:2543) (2904:2904:2904))
        (PORT d[5] (1281:1281:1281) (1446:1446:1446))
        (PORT d[6] (1534:1534:1534) (1724:1724:1724))
        (PORT d[7] (2263:2263:2263) (2627:2627:2627))
        (PORT d[8] (2035:2035:2035) (2376:2376:2376))
        (PORT d[9] (1668:1668:1668) (1946:1946:1946))
        (PORT d[10] (1643:1643:1643) (1872:1872:1872))
        (PORT d[11] (1579:1579:1579) (1861:1861:1861))
        (PORT d[12] (1634:1634:1634) (1891:1891:1891))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1603:1603:1603))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
        (PORT d[0] (1776:1776:1776) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1853:1853:1853))
        (PORT d[1] (1916:1916:1916) (2225:2225:2225))
        (PORT d[2] (1595:1595:1595) (1856:1856:1856))
        (PORT d[3] (1474:1474:1474) (1737:1737:1737))
        (PORT d[4] (1646:1646:1646) (1859:1859:1859))
        (PORT d[5] (1652:1652:1652) (1863:1863:1863))
        (PORT d[6] (1502:1502:1502) (1755:1755:1755))
        (PORT d[7] (1829:1829:1829) (2110:2110:2110))
        (PORT d[8] (1737:1737:1737) (2016:2016:2016))
        (PORT d[9] (2391:2391:2391) (2742:2742:2742))
        (PORT d[10] (1835:1835:1835) (2144:2144:2144))
        (PORT d[11] (1644:1644:1644) (1862:1862:1862))
        (PORT d[12] (1818:1818:1818) (2116:2116:2116))
        (PORT clk (1296:1296:1296) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT d[0] (782:782:782) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (478:478:478))
        (PORT datab (407:407:407) (502:502:502))
        (PORT datac (194:194:194) (264:264:264))
        (PORT datad (291:291:291) (330:330:330))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2047w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (513:513:513))
        (PORT datab (448:448:448) (545:545:545))
        (PORT datac (390:390:390) (473:473:473))
        (PORT datad (203:203:203) (247:247:247))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3690:3690:3690))
        (PORT clk (1382:1382:1382) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1658:1658:1658))
        (PORT d[1] (1411:1411:1411) (1580:1580:1580))
        (PORT d[2] (1472:1472:1472) (1661:1661:1661))
        (PORT d[3] (1431:1431:1431) (1617:1617:1617))
        (PORT d[4] (1413:1413:1413) (1592:1592:1592))
        (PORT d[5] (1482:1482:1482) (1674:1674:1674))
        (PORT d[6] (1530:1530:1530) (1717:1717:1717))
        (PORT d[7] (2168:2168:2168) (2521:2521:2521))
        (PORT d[8] (1151:1151:1151) (1373:1373:1373))
        (PORT d[9] (1474:1474:1474) (1718:1718:1718))
        (PORT d[10] (1942:1942:1942) (2209:2209:2209))
        (PORT d[11] (1346:1346:1346) (1574:1574:1574))
        (PORT d[12] (1256:1256:1256) (1455:1455:1455))
        (PORT clk (1380:1380:1380) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1032:1032:1032))
        (PORT clk (1380:1380:1380) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1372:1372:1372))
        (PORT d[0] (1225:1225:1225) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2087:2087:2087))
        (PORT d[1] (1721:1721:1721) (1995:1995:1995))
        (PORT d[2] (1276:1276:1276) (1502:1502:1502))
        (PORT d[3] (1291:1291:1291) (1518:1518:1518))
        (PORT d[4] (1759:1759:1759) (1976:1976:1976))
        (PORT d[5] (2004:2004:2004) (2305:2305:2305))
        (PORT d[6] (1322:1322:1322) (1553:1553:1553))
        (PORT d[7] (1668:1668:1668) (1920:1920:1920))
        (PORT d[8] (1458:1458:1458) (1692:1692:1692))
        (PORT d[9] (1913:1913:1913) (2201:2201:2201))
        (PORT d[10] (1837:1837:1837) (2144:2144:2144))
        (PORT d[11] (1826:1826:1826) (2065:2065:2065))
        (PORT d[12] (2010:2010:2010) (2341:2341:2341))
        (PORT clk (1327:1327:1327) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (PORT d[0] (867:867:867) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (870:870:870))
        (PORT datab (883:883:883) (1035:1035:1035))
        (PORT datac (502:502:502) (587:587:587))
        (PORT datad (628:628:628) (734:734:734))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1345w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (476:476:476))
        (PORT datab (404:404:404) (499:499:499))
        (PORT datac (195:195:195) (265:265:265))
        (PORT datad (292:292:292) (330:330:330))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2107w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (514:514:514))
        (PORT datab (446:446:446) (543:543:543))
        (PORT datac (391:391:391) (474:474:474))
        (PORT datad (202:202:202) (246:246:246))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2220:2220:2220))
        (PORT clk (1351:1351:1351) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1164:1164:1164))
        (PORT d[1] (1592:1592:1592) (1857:1857:1857))
        (PORT d[2] (1325:1325:1325) (1560:1560:1560))
        (PORT d[3] (1545:1545:1545) (1799:1799:1799))
        (PORT d[4] (1896:1896:1896) (2202:2202:2202))
        (PORT d[5] (2070:2070:2070) (2377:2377:2377))
        (PORT d[6] (919:919:919) (1063:1063:1063))
        (PORT d[7] (2016:2016:2016) (2346:2346:2346))
        (PORT d[8] (1630:1630:1630) (1916:1916:1916))
        (PORT d[9] (1105:1105:1105) (1281:1281:1281))
        (PORT d[10] (1090:1090:1090) (1294:1294:1294))
        (PORT d[11] (1486:1486:1486) (1730:1730:1730))
        (PORT d[12] (1149:1149:1149) (1333:1333:1333))
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1415:1415:1415))
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (PORT d[0] (1584:1584:1584) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1530:1530:1530))
        (PORT d[1] (1227:1227:1227) (1404:1404:1404))
        (PORT d[2] (1524:1524:1524) (1791:1791:1791))
        (PORT d[3] (1760:1760:1760) (2046:2046:2046))
        (PORT d[4] (1222:1222:1222) (1428:1428:1428))
        (PORT d[5] (2515:2515:2515) (2911:2911:2911))
        (PORT d[6] (1634:1634:1634) (1909:1909:1909))
        (PORT d[7] (1725:1725:1725) (1988:1988:1988))
        (PORT d[8] (2000:2000:2000) (2322:2322:2322))
        (PORT d[9] (1527:1527:1527) (1750:1750:1750))
        (PORT d[10] (1592:1592:1592) (1833:1833:1833))
        (PORT d[11] (1226:1226:1226) (1403:1403:1403))
        (PORT d[12] (1796:1796:1796) (2082:2082:2082))
        (PORT clk (1303:1303:1303) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1297:1297:1297))
        (PORT d[0] (990:990:990) (1093:1093:1093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1335w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (473:473:473))
        (PORT datab (402:402:402) (496:496:496))
        (PORT datac (197:197:197) (267:267:267))
        (PORT datad (293:293:293) (332:332:332))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2097w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (509:509:509))
        (PORT datab (450:450:450) (547:547:547))
        (PORT datac (387:387:387) (469:469:469))
        (PORT datad (206:206:206) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2595:2595:2595))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1176:1176:1176))
        (PORT d[1] (1387:1387:1387) (1615:1615:1615))
        (PORT d[2] (1633:1633:1633) (1915:1915:1915))
        (PORT d[3] (1714:1714:1714) (1984:1984:1984))
        (PORT d[4] (1550:1550:1550) (1814:1814:1814))
        (PORT d[5] (1882:1882:1882) (2159:2159:2159))
        (PORT d[6] (1242:1242:1242) (1434:1434:1434))
        (PORT d[7] (2515:2515:2515) (2934:2934:2934))
        (PORT d[8] (1807:1807:1807) (2119:2119:2119))
        (PORT d[9] (1289:1289:1289) (1486:1486:1486))
        (PORT d[10] (1311:1311:1311) (1560:1560:1560))
        (PORT d[11] (1654:1654:1654) (1915:1915:1915))
        (PORT d[12] (1313:1313:1313) (1515:1515:1515))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1254:1254:1254))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1442:1442:1442) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1928:1928:1928))
        (PORT d[1] (1587:1587:1587) (1811:1811:1811))
        (PORT d[2] (1380:1380:1380) (1620:1620:1620))
        (PORT d[3] (1422:1422:1422) (1662:1662:1662))
        (PORT d[4] (1441:1441:1441) (1670:1670:1670))
        (PORT d[5] (2737:2737:2737) (3164:3164:3164))
        (PORT d[6] (1462:1462:1462) (1715:1715:1715))
        (PORT d[7] (1541:1541:1541) (1782:1782:1782))
        (PORT d[8] (1641:1641:1641) (1914:1914:1914))
        (PORT d[9] (1606:1606:1606) (1848:1848:1848))
        (PORT d[10] (1574:1574:1574) (1807:1807:1807))
        (PORT d[11] (1397:1397:1397) (1593:1593:1593))
        (PORT d[12] (1611:1611:1611) (1874:1874:1874))
        (PORT clk (1314:1314:1314) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1309:1309:1309))
        (PORT d[0] (862:862:862) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (624:624:624))
        (PORT datab (833:833:833) (925:925:925))
        (PORT datac (613:613:613) (725:725:725))
        (PORT datad (1114:1114:1114) (1293:1293:1293))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1325w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (483:483:483))
        (PORT datab (411:411:411) (507:507:507))
        (PORT datac (190:190:190) (258:258:258))
        (PORT datad (289:289:289) (327:327:327))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2087w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (508:508:508))
        (PORT datab (452:452:452) (550:550:550))
        (PORT datac (385:385:385) (468:468:468))
        (PORT datad (208:208:208) (253:253:253))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1769:1769:1769))
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2308:2308:2308))
        (PORT d[1] (2164:2164:2164) (2526:2526:2526))
        (PORT d[2] (590:590:590) (715:715:715))
        (PORT d[3] (744:744:744) (870:870:870))
        (PORT d[4] (737:737:737) (865:865:865))
        (PORT d[5] (716:716:716) (843:843:843))
        (PORT d[6] (2127:2127:2127) (2432:2432:2432))
        (PORT d[7] (663:663:663) (777:777:777))
        (PORT d[8] (585:585:585) (696:696:696))
        (PORT d[9] (443:443:443) (533:533:533))
        (PORT d[10] (872:872:872) (1024:1024:1024))
        (PORT d[11] (606:606:606) (729:729:729))
        (PORT d[12] (613:613:613) (731:731:731))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1189:1189:1189))
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (PORT d[0] (1377:1377:1377) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1320:1320:1320))
        (PORT d[1] (593:593:593) (695:695:695))
        (PORT d[2] (588:588:588) (695:695:695))
        (PORT d[3] (581:581:581) (684:684:684))
        (PORT d[4] (579:579:579) (685:685:685))
        (PORT d[5] (725:725:725) (839:839:839))
        (PORT d[6] (798:798:798) (921:921:921))
        (PORT d[7] (1909:1909:1909) (2218:2218:2218))
        (PORT d[8] (721:721:721) (848:848:848))
        (PORT d[9] (734:734:734) (858:858:858))
        (PORT d[10] (904:904:904) (1038:1038:1038))
        (PORT d[11] (1943:1943:1943) (2263:2263:2263))
        (PORT d[12] (926:926:926) (1084:1084:1084))
        (PORT clk (1297:1297:1297) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (PORT d[0] (445:445:445) (473:473:473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1315w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (475:475:475))
        (PORT datab (403:403:403) (498:498:498))
        (PORT datac (196:196:196) (266:266:266))
        (PORT datad (292:292:292) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2077w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (511:511:511))
        (PORT datab (448:448:448) (545:545:545))
        (PORT datac (389:389:389) (472:472:472))
        (PORT datad (204:204:204) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3471:3471:3471))
        (PORT clk (1362:1362:1362) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1420:1420:1420))
        (PORT d[1] (1250:1250:1250) (1403:1403:1403))
        (PORT d[2] (1426:1426:1426) (1608:1608:1608))
        (PORT d[3] (1156:1156:1156) (1300:1300:1300))
        (PORT d[4] (2703:2703:2703) (3083:3083:3083))
        (PORT d[5] (1294:1294:1294) (1464:1464:1464))
        (PORT d[6] (1515:1515:1515) (1701:1701:1701))
        (PORT d[7] (2261:2261:2261) (2625:2625:2625))
        (PORT d[8] (953:953:953) (1144:1144:1144))
        (PORT d[9] (1666:1666:1666) (1940:1940:1940))
        (PORT d[10] (1579:1579:1579) (1791:1791:1791))
        (PORT d[11] (1558:1558:1558) (1833:1833:1833))
        (PORT d[12] (1613:1613:1613) (1862:1862:1862))
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1502:1502:1502))
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1353:1353:1353))
        (PORT d[0] (1680:1680:1680) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1845:1845:1845))
        (PORT d[1] (1887:1887:1887) (2187:2187:2187))
        (PORT d[2] (1590:1590:1590) (1850:1850:1850))
        (PORT d[3] (1288:1288:1288) (1517:1517:1517))
        (PORT d[4] (1654:1654:1654) (1860:1860:1860))
        (PORT d[5] (1671:1671:1671) (1889:1889:1889))
        (PORT d[6] (1479:1479:1479) (1729:1729:1729))
        (PORT d[7] (1656:1656:1656) (1908:1908:1908))
        (PORT d[8] (1575:1575:1575) (1829:1829:1829))
        (PORT d[9] (2253:2253:2253) (2593:2593:2593))
        (PORT d[10] (1828:1828:1828) (2137:2137:2137))
        (PORT d[11] (1810:1810:1810) (2046:2046:2046))
        (PORT d[12] (1837:1837:1837) (2135:2135:2135))
        (PORT clk (1306:1306:1306) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1301:1301:1301))
        (PORT d[0] (1482:1482:1482) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (477:477:477))
        (PORT datab (521:521:521) (611:611:611))
        (PORT datac (1054:1054:1054) (1216:1216:1216))
        (PORT datad (623:623:623) (728:728:728))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (796:796:796))
        (PORT datab (404:404:404) (463:463:463))
        (PORT datac (501:501:501) (593:593:593))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (668:668:668) (772:772:772))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (488:488:488) (578:578:578))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1130:1130:1130))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1542w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (235:235:235) (294:294:294))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1574w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (489:489:489))
        (PORT datab (417:417:417) (514:514:514))
        (PORT datac (187:187:187) (256:256:256))
        (PORT datad (307:307:307) (358:358:358))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2306w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (215:215:215))
        (PORT datac (155:155:155) (211:211:211))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (500:500:500))
        (PORT datab (447:447:447) (544:544:544))
        (PORT datac (299:299:299) (345:345:345))
        (PORT datad (405:405:405) (482:482:482))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (4235:4235:4235))
        (PORT clk (1393:1393:1393) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1803:1803:1803))
        (PORT d[1] (992:992:992) (1149:1149:1149))
        (PORT d[2] (899:899:899) (1019:1019:1019))
        (PORT d[3] (777:777:777) (895:895:895))
        (PORT d[4] (947:947:947) (1087:1087:1087))
        (PORT d[5] (831:831:831) (960:960:960))
        (PORT d[6] (936:936:936) (1071:1071:1071))
        (PORT d[7] (2367:2367:2367) (2755:2755:2755))
        (PORT d[8] (2185:2185:2185) (2549:2549:2549))
        (PORT d[9] (1334:1334:1334) (1574:1574:1574))
        (PORT d[10] (1339:1339:1339) (1541:1541:1541))
        (PORT d[11] (1646:1646:1646) (1939:1939:1939))
        (PORT d[12] (1277:1277:1277) (1454:1454:1454))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (940:940:940))
        (PORT clk (1391:1391:1391) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1384:1384:1384))
        (PORT d[0] (1026:1026:1026) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1435:1435:1435))
        (PORT d[1] (1344:1344:1344) (1551:1551:1551))
        (PORT d[2] (1197:1197:1197) (1412:1412:1412))
        (PORT d[3] (1027:1027:1027) (1194:1194:1194))
        (PORT d[4] (1644:1644:1644) (1876:1876:1876))
        (PORT d[5] (2282:2282:2282) (2615:2615:2615))
        (PORT d[6] (1347:1347:1347) (1593:1593:1593))
        (PORT d[7] (1383:1383:1383) (1614:1614:1614))
        (PORT d[8] (1428:1428:1428) (1669:1669:1669))
        (PORT d[9] (1167:1167:1167) (1342:1342:1342))
        (PORT d[10] (1872:1872:1872) (2195:2195:2195))
        (PORT d[11] (1172:1172:1172) (1347:1347:1347))
        (PORT d[12] (1395:1395:1395) (1631:1631:1631))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (953:953:953) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1553w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (477:477:477))
        (PORT datab (405:405:405) (500:500:500))
        (PORT datac (194:194:194) (264:264:264))
        (PORT datad (312:312:312) (364:364:364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2318w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (542:542:542))
        (PORT datab (440:440:440) (540:540:540))
        (PORT datac (308:308:308) (355:355:355))
        (PORT datad (425:425:425) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2599:2599:2599))
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1233:1233:1233))
        (PORT d[1] (1789:1789:1789) (2092:2092:2092))
        (PORT d[2] (1455:1455:1455) (1710:1710:1710))
        (PORT d[3] (1644:1644:1644) (1912:1912:1912))
        (PORT d[4] (1466:1466:1466) (1695:1695:1695))
        (PORT d[5] (3330:3330:3330) (3825:3825:3825))
        (PORT d[6] (2389:2389:2389) (2750:2750:2750))
        (PORT d[7] (2206:2206:2206) (2567:2567:2567))
        (PORT d[8] (1969:1969:1969) (2294:2294:2294))
        (PORT d[9] (1715:1715:1715) (1965:1965:1965))
        (PORT d[10] (1373:1373:1373) (1610:1610:1610))
        (PORT d[11] (1848:1848:1848) (2119:2119:2119))
        (PORT d[12] (1949:1949:1949) (2253:2253:2253))
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1893:1893:1893))
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
        (PORT d[0] (1988:1988:1988) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2525:2525:2525))
        (PORT d[1] (1875:1875:1875) (2142:2142:2142))
        (PORT d[2] (1784:1784:1784) (2103:2103:2103))
        (PORT d[3] (1678:1678:1678) (1960:1960:1960))
        (PORT d[4] (1493:1493:1493) (1747:1747:1747))
        (PORT d[5] (2902:2902:2902) (3353:3353:3353))
        (PORT d[6] (1686:1686:1686) (1959:1959:1959))
        (PORT d[7] (1656:1656:1656) (1921:1921:1921))
        (PORT d[8] (1936:1936:1936) (2269:2269:2269))
        (PORT d[9] (2164:2164:2164) (2461:2461:2461))
        (PORT d[10] (2375:2375:2375) (2775:2775:2775))
        (PORT d[11] (1995:1995:1995) (2269:2269:2269))
        (PORT d[12] (1949:1949:1949) (2270:2270:2270))
        (PORT clk (1297:1297:1297) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1291:1291:1291))
        (PORT d[0] (1372:1372:1372) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1108:1108:1108))
        (PORT datab (631:631:631) (744:744:744))
        (PORT datac (498:498:498) (597:597:597))
        (PORT datad (905:905:905) (1052:1052:1052))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1584w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (474:474:474))
        (PORT datab (402:402:402) (497:497:497))
        (PORT datac (197:197:197) (267:267:267))
        (PORT datad (314:314:314) (366:366:366))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (544:544:544))
        (PORT datab (443:443:443) (543:543:543))
        (PORT datac (307:307:307) (355:355:355))
        (PORT datad (423:423:423) (512:512:512))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2613:2613:2613))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1188:1188:1188))
        (PORT d[1] (1490:1490:1490) (1737:1737:1737))
        (PORT d[2] (1614:1614:1614) (1892:1892:1892))
        (PORT d[3] (1748:1748:1748) (2024:2024:2024))
        (PORT d[4] (1388:1388:1388) (1629:1629:1629))
        (PORT d[5] (1687:1687:1687) (1930:1930:1930))
        (PORT d[6] (1264:1264:1264) (1460:1460:1460))
        (PORT d[7] (3024:3024:3024) (3514:3514:3514))
        (PORT d[8] (1675:1675:1675) (1971:1971:1971))
        (PORT d[9] (1297:1297:1297) (1495:1495:1495))
        (PORT d[10] (1286:1286:1286) (1530:1530:1530))
        (PORT d[11] (1828:1828:1828) (2116:2116:2116))
        (PORT d[12] (1501:1501:1501) (1734:1734:1734))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1628:1628:1628))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (PORT d[0] (1581:1581:1581) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2312:2312:2312))
        (PORT d[1] (1615:1615:1615) (1844:1844:1844))
        (PORT d[2] (1344:1344:1344) (1583:1583:1583))
        (PORT d[3] (1585:1585:1585) (1834:1834:1834))
        (PORT d[4] (1453:1453:1453) (1692:1692:1692))
        (PORT d[5] (2549:2549:2549) (2943:2943:2943))
        (PORT d[6] (1456:1456:1456) (1709:1709:1709))
        (PORT d[7] (1379:1379:1379) (1596:1596:1596))
        (PORT d[8] (1618:1618:1618) (1883:1883:1883))
        (PORT d[9] (1601:1601:1601) (1838:1838:1838))
        (PORT d[10] (1608:1608:1608) (1852:1852:1852))
        (PORT d[11] (1567:1567:1567) (1787:1787:1787))
        (PORT d[12] (1431:1431:1431) (1664:1664:1664))
        (PORT clk (1320:1320:1320) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (PORT d[0] (1188:1188:1188) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1564w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (485:485:485))
        (PORT datab (413:413:413) (509:509:509))
        (PORT datac (190:190:190) (258:258:258))
        (PORT datad (309:309:309) (360:360:360))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (496:496:496))
        (PORT datab (451:451:451) (549:549:549))
        (PORT datac (301:301:301) (347:347:347))
        (PORT datad (402:402:402) (478:478:478))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3840:3840:3840))
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2397:2397:2397))
        (PORT d[1] (2339:2339:2339) (2674:2674:2674))
        (PORT d[2] (885:885:885) (1012:1012:1012))
        (PORT d[3] (792:792:792) (908:908:908))
        (PORT d[4] (1391:1391:1391) (1585:1585:1585))
        (PORT d[5] (811:811:811) (933:933:933))
        (PORT d[6] (2248:2248:2248) (2564:2564:2564))
        (PORT d[7] (2052:2052:2052) (2358:2358:2358))
        (PORT d[8] (1996:1996:1996) (2325:2325:2325))
        (PORT d[9] (1704:1704:1704) (2002:2002:2002))
        (PORT d[10] (1089:1089:1089) (1255:1255:1255))
        (PORT d[11] (1373:1373:1373) (1625:1625:1625))
        (PORT d[12] (2459:2459:2459) (2852:2852:2852))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (796:796:796))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (PORT d[0] (1042:1042:1042) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1444:1444:1444))
        (PORT d[1] (1121:1121:1121) (1285:1285:1285))
        (PORT d[2] (1382:1382:1382) (1633:1633:1633))
        (PORT d[3] (1342:1342:1342) (1559:1559:1559))
        (PORT d[4] (1828:1828:1828) (2081:2081:2081))
        (PORT d[5] (1095:1095:1095) (1250:1250:1250))
        (PORT d[6] (1329:1329:1329) (1572:1572:1572))
        (PORT d[7] (1063:1063:1063) (1206:1206:1206))
        (PORT d[8] (1768:1768:1768) (2051:2051:2051))
        (PORT d[9] (1507:1507:1507) (1726:1726:1726))
        (PORT d[10] (1854:1854:1854) (2171:2171:2171))
        (PORT d[11] (2045:2045:2045) (2339:2339:2339))
        (PORT d[12] (1636:1636:1636) (1913:1913:1913))
        (PORT clk (1302:1302:1302) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (PORT d[0] (667:667:667) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (625:625:625))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1171:1171:1171) (1300:1300:1300))
        (PORT datad (724:724:724) (818:818:818))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (322:322:322))
        (PORT datab (207:207:207) (282:282:282))
        (PORT datac (372:372:372) (457:457:457))
        (PORT datad (393:393:393) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (626:626:626) (730:730:730))
        (PORT datac (547:547:547) (621:621:621))
        (PORT datad (634:634:634) (736:736:736))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4423:4423:4423))
        (PORT clk (1400:1400:1400) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1454:1454:1454))
        (PORT d[1] (990:990:990) (1144:1144:1144))
        (PORT d[2] (1815:1815:1815) (2142:2142:2142))
        (PORT d[3] (965:965:965) (1110:1110:1110))
        (PORT d[4] (975:975:975) (1123:1123:1123))
        (PORT d[5] (1009:1009:1009) (1160:1160:1160))
        (PORT d[6] (1106:1106:1106) (1260:1260:1260))
        (PORT d[7] (2192:2192:2192) (2559:2559:2559))
        (PORT d[8] (2010:2010:2010) (2354:2354:2354))
        (PORT d[9] (1146:1146:1146) (1359:1359:1359))
        (PORT d[10] (1257:1257:1257) (1444:1444:1444))
        (PORT d[11] (1588:1588:1588) (1854:1854:1854))
        (PORT d[12] (1108:1108:1108) (1267:1267:1267))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1605:1605:1605))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1391:1391:1391))
        (PORT d[0] (1609:1609:1609) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1653:1653:1653))
        (PORT d[1] (1350:1350:1350) (1560:1560:1560))
        (PORT d[2] (1189:1189:1189) (1406:1406:1406))
        (PORT d[3] (1313:1313:1313) (1522:1522:1522))
        (PORT d[4] (1627:1627:1627) (1841:1841:1841))
        (PORT d[5] (2102:2102:2102) (2413:2413:2413))
        (PORT d[6] (1257:1257:1257) (1492:1492:1492))
        (PORT d[7] (1348:1348:1348) (1569:1569:1569))
        (PORT d[8] (1426:1426:1426) (1653:1653:1653))
        (PORT d[9] (1505:1505:1505) (1724:1724:1724))
        (PORT d[10] (1844:1844:1844) (2156:2156:2156))
        (PORT d[11] (1694:1694:1694) (1945:1945:1945))
        (PORT d[12] (1583:1583:1583) (1852:1852:1852))
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (PORT d[0] (899:899:899) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1174w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (615:615:615))
        (PORT datab (419:419:419) (511:511:511))
        (PORT datac (651:651:651) (764:764:764))
        (PORT datad (468:468:468) (545:545:545))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1935w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (731:731:731))
        (PORT datac (547:547:547) (620:620:620))
        (PORT datad (635:635:635) (737:737:737))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3642:3642:3642))
        (PORT clk (1329:1329:1329) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2212:2212:2212))
        (PORT d[1] (2346:2346:2346) (2697:2697:2697))
        (PORT d[2] (1072:1072:1072) (1230:1230:1230))
        (PORT d[3] (2555:2555:2555) (2957:2957:2957))
        (PORT d[4] (2112:2112:2112) (2414:2414:2414))
        (PORT d[5] (1007:1007:1007) (1159:1159:1159))
        (PORT d[6] (2085:2085:2085) (2384:2384:2384))
        (PORT d[7] (1869:1869:1869) (2148:2148:2148))
        (PORT d[8] (1840:1840:1840) (2152:2152:2152))
        (PORT d[9] (1319:1319:1319) (1548:1548:1548))
        (PORT d[10] (1272:1272:1272) (1464:1464:1464))
        (PORT d[11] (1214:1214:1214) (1440:1440:1440))
        (PORT d[12] (2293:2293:2293) (2665:2665:2665))
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1256:1256:1256))
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (PORT d[0] (1427:1427:1427) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1647:1647:1647))
        (PORT d[1] (950:950:950) (1084:1084:1084))
        (PORT d[2] (1396:1396:1396) (1648:1648:1648))
        (PORT d[3] (1453:1453:1453) (1678:1678:1678))
        (PORT d[4] (2155:2155:2155) (2504:2504:2504))
        (PORT d[5] (1137:1137:1137) (1309:1309:1309))
        (PORT d[6] (1318:1318:1318) (1557:1557:1557))
        (PORT d[7] (1081:1081:1081) (1230:1230:1230))
        (PORT d[8] (2168:2168:2168) (2504:2504:2504))
        (PORT d[9] (1671:1671:1671) (1905:1905:1905))
        (PORT d[10] (2042:2042:2042) (2387:2387:2387))
        (PORT d[11] (990:990:990) (1136:1136:1136))
        (PORT d[12] (1622:1622:1622) (1902:1902:1902))
        (PORT clk (1281:1281:1281) (1278:1278:1278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1278:1278:1278))
        (PORT d[0] (282:282:282) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (717:717:717))
        (PORT datab (837:837:837) (956:956:956))
        (PORT datac (597:597:597) (691:691:691))
        (PORT datad (494:494:494) (562:562:562))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1211w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (621:621:621))
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (647:647:647) (760:760:760))
        (PORT datad (463:463:463) (540:540:540))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1972w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (739:739:739))
        (PORT datac (547:547:547) (619:619:619))
        (PORT datad (642:642:642) (744:744:744))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2205:2205:2205))
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (991:991:991))
        (PORT d[1] (2440:2440:2440) (2827:2827:2827))
        (PORT d[2] (1998:1998:1998) (2330:2330:2330))
        (PORT d[3] (1344:1344:1344) (1564:1564:1564))
        (PORT d[4] (1718:1718:1718) (2011:2011:2011))
        (PORT d[5] (2238:2238:2238) (2564:2564:2564))
        (PORT d[6] (1074:1074:1074) (1246:1246:1246))
        (PORT d[7] (1824:1824:1824) (2123:2123:2123))
        (PORT d[8] (1625:1625:1625) (1910:1910:1910))
        (PORT d[9] (1091:1091:1091) (1263:1263:1263))
        (PORT d[10] (1072:1072:1072) (1275:1275:1275))
        (PORT d[11] (1314:1314:1314) (1534:1534:1534))
        (PORT d[12] (992:992:992) (1154:1154:1154))
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1211:1211:1211))
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (PORT d[0] (1398:1398:1398) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2345:2345:2345))
        (PORT d[1] (1414:1414:1414) (1616:1616:1616))
        (PORT d[2] (1360:1360:1360) (1606:1606:1606))
        (PORT d[3] (1780:1780:1780) (2068:2068:2068))
        (PORT d[4] (1278:1278:1278) (1496:1496:1496))
        (PORT d[5] (2680:2680:2680) (3094:3094:3094))
        (PORT d[6] (1810:1810:1810) (2113:2113:2113))
        (PORT d[7] (1898:1898:1898) (2181:2181:2181))
        (PORT d[8] (2021:2021:2021) (2350:2350:2350))
        (PORT d[9] (1413:1413:1413) (1627:1627:1627))
        (PORT d[10] (1601:1601:1601) (1844:1844:1844))
        (PORT d[11] (1206:1206:1206) (1380:1380:1380))
        (PORT d[12] (1781:1781:1781) (2063:2063:2063))
        (PORT clk (1292:1292:1292) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1286:1286:1286))
        (PORT d[0] (924:924:924) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (615:615:615))
        (PORT datab (420:420:420) (512:512:512))
        (PORT datac (651:651:651) (763:763:763))
        (PORT datad (467:467:467) (545:545:545))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1952w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (735:735:735))
        (PORT datac (548:548:548) (620:620:620))
        (PORT datad (638:638:638) (741:741:741))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3497:3497:3497))
        (PORT clk (1370:1370:1370) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1462:1462:1462))
        (PORT d[1] (1246:1246:1246) (1398:1398:1398))
        (PORT d[2] (1304:1304:1304) (1473:1473:1473))
        (PORT d[3] (1264:1264:1264) (1432:1432:1432))
        (PORT d[4] (1254:1254:1254) (1418:1418:1418))
        (PORT d[5] (1313:1313:1313) (1486:1486:1486))
        (PORT d[6] (1350:1350:1350) (1520:1520:1520))
        (PORT d[7] (2343:2343:2343) (2714:2714:2714))
        (PORT d[8] (976:976:976) (1173:1173:1173))
        (PORT d[9] (1673:1673:1673) (1944:1944:1944))
        (PORT d[10] (1589:1589:1589) (1803:1803:1803))
        (PORT d[11] (1375:1375:1375) (1622:1622:1622))
        (PORT d[12] (1448:1448:1448) (1679:1679:1679))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1126:1126:1126))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1362:1362:1362))
        (PORT d[0] (1307:1307:1307) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1871:1871:1871))
        (PORT d[1] (1724:1724:1724) (2006:2006:2006))
        (PORT d[2] (1621:1621:1621) (1892:1892:1892))
        (PORT d[3] (1279:1279:1279) (1508:1508:1508))
        (PORT d[4] (1678:1678:1678) (1891:1891:1891))
        (PORT d[5] (1680:1680:1680) (1897:1897:1897))
        (PORT d[6] (1313:1313:1313) (1548:1548:1548))
        (PORT d[7] (1648:1648:1648) (1904:1904:1904))
        (PORT d[8] (1553:1553:1553) (1803:1803:1803))
        (PORT d[9] (2055:2055:2055) (2362:2362:2362))
        (PORT d[10] (1697:1697:1697) (1989:1989:1989))
        (PORT d[11] (1816:1816:1816) (2053:2053:2053))
        (PORT d[12] (2143:2143:2143) (2496:2496:2496))
        (PORT clk (1314:1314:1314) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1309:1309:1309))
        (PORT d[0] (1258:1258:1258) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (622:622:622))
        (PORT datab (423:423:423) (494:494:494))
        (PORT datac (825:825:825) (921:921:921))
        (PORT datad (1343:1343:1343) (1548:1548:1548))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (502:502:502) (596:596:596))
        (PORT datac (442:442:442) (521:521:521))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1604w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (479:479:479))
        (PORT datab (407:407:407) (502:502:502))
        (PORT datac (193:193:193) (263:263:263))
        (PORT datad (311:311:311) (363:363:363))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (535:535:535))
        (PORT datab (431:431:431) (530:530:530))
        (PORT datac (309:309:309) (356:356:356))
        (PORT datad (429:429:429) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (4032:4032:4032))
        (PORT d[1] (2597:2597:2597) (3004:3004:3004))
        (PORT clk (1376:1376:1376) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (837:837:837))
        (PORT d[1] (644:644:644) (737:737:737))
        (PORT d[2] (578:578:578) (668:668:668))
        (PORT d[3] (647:647:647) (747:747:747))
        (PORT d[4] (1482:1482:1482) (1703:1703:1703))
        (PORT d[5] (658:658:658) (761:761:761))
        (PORT d[6] (770:770:770) (877:877:877))
        (PORT d[7] (2225:2225:2225) (2552:2552:2552))
        (PORT d[8] (2169:2169:2169) (2522:2522:2522))
        (PORT d[9] (1523:1523:1523) (1794:1794:1794))
        (PORT d[10] (1156:1156:1156) (1329:1329:1329))
        (PORT d[11] (1540:1540:1540) (1812:1812:1812))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (930:930:930))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1367:1367:1367))
        (PORT d[0] (1159:1159:1159) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1258:1258:1258))
        (PORT d[1] (995:995:995) (1147:1147:1147))
        (PORT d[2] (961:961:961) (1103:1103:1103))
        (PORT d[3] (1175:1175:1175) (1360:1360:1360))
        (PORT d[4] (991:991:991) (1140:1140:1140))
        (PORT d[5] (1066:1066:1066) (1209:1209:1209))
        (PORT d[6] (1506:1506:1506) (1769:1769:1769))
        (PORT d[7] (1569:1569:1569) (1827:1827:1827))
        (PORT d[8] (1604:1604:1604) (1868:1868:1868))
        (PORT d[9] (986:986:986) (1133:1133:1133))
        (PORT d[10] (2069:2069:2069) (2422:2422:2422))
        (PORT d[11] (999:999:999) (1152:1152:1152))
        (PORT clk (1328:1328:1328) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (PORT d[0] (942:942:942) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (626:626:626))
        (PORT datac (778:778:778) (910:910:910))
        (PORT datad (527:527:527) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1594w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (479:479:479))
        (PORT datab (408:408:408) (503:503:503))
        (PORT datac (192:192:192) (262:262:262))
        (PORT datad (311:311:311) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (494:494:494))
        (PORT datab (451:451:451) (549:549:549))
        (PORT datac (301:301:301) (347:347:347))
        (PORT datad (401:401:401) (477:477:477))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3485:3485:3485))
        (PORT clk (1357:1357:1357) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1246:1246:1246))
        (PORT d[1] (976:976:976) (1099:1099:1099))
        (PORT d[2] (1124:1124:1124) (1258:1258:1258))
        (PORT d[3] (967:967:967) (1092:1092:1092))
        (PORT d[4] (1151:1151:1151) (1305:1305:1305))
        (PORT d[5] (1144:1144:1144) (1298:1298:1298))
        (PORT d[6] (1546:1546:1546) (1743:1743:1743))
        (PORT d[7] (2268:2268:2268) (2633:2633:2633))
        (PORT d[8] (2201:2201:2201) (2564:2564:2564))
        (PORT d[9] (1493:1493:1493) (1745:1745:1745))
        (PORT d[10] (1301:1301:1301) (1483:1483:1483))
        (PORT d[11] (1555:1555:1555) (1828:1828:1828))
        (PORT d[12] (1634:1634:1634) (1890:1890:1890))
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2039:2039:2039))
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1349:1349:1349))
        (PORT d[0] (2159:2159:2159) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1723:1723:1723))
        (PORT d[1] (1904:1904:1904) (2209:2209:2209))
        (PORT d[2] (1427:1427:1427) (1670:1670:1670))
        (PORT d[3] (1444:1444:1444) (1690:1690:1690))
        (PORT d[4] (1821:1821:1821) (2047:2047:2047))
        (PORT d[5] (1481:1481:1481) (1671:1671:1671))
        (PORT d[6] (1517:1517:1517) (1779:1779:1779))
        (PORT d[7] (1657:1657:1657) (1909:1909:1909))
        (PORT d[8] (1600:1600:1600) (1864:1864:1864))
        (PORT d[9] (2244:2244:2244) (2580:2580:2580))
        (PORT d[10] (960:960:960) (1131:1131:1131))
        (PORT d[11] (1503:1503:1503) (1704:1704:1704))
        (PORT d[12] (1843:1843:1843) (2147:2147:2147))
        (PORT clk (1310:1310:1310) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1303:1303:1303))
        (PORT d[0] (1087:1087:1087) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (766:766:766))
        (PORT datab (641:641:641) (752:752:752))
        (PORT datac (443:443:443) (508:508:508))
        (PORT datad (955:955:955) (1106:1106:1106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (602:602:602))
        (PORT datab (418:418:418) (474:474:474))
        (PORT datac (501:501:501) (594:594:594))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (322:322:322))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (461:461:461) (540:540:540))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2588:2588:2588))
        (PORT clk (1373:1373:1373) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1773:1773:1773))
        (PORT d[1] (1969:1969:1969) (2264:2264:2264))
        (PORT d[2] (2474:2474:2474) (2824:2824:2824))
        (PORT d[3] (2210:2210:2210) (2566:2566:2566))
        (PORT d[4] (1743:1743:1743) (1999:1999:1999))
        (PORT d[5] (1540:1540:1540) (1786:1786:1786))
        (PORT d[6] (1735:1735:1735) (1988:1988:1988))
        (PORT d[7] (1656:1656:1656) (1899:1899:1899))
        (PORT d[8] (1452:1452:1452) (1703:1703:1703))
        (PORT d[9] (1557:1557:1557) (1836:1836:1836))
        (PORT d[10] (2021:2021:2021) (2412:2412:2412))
        (PORT d[11] (1509:1509:1509) (1763:1763:1763))
        (PORT d[12] (1925:1925:1925) (2243:2243:2243))
        (PORT clk (1371:1371:1371) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1341:1341:1341))
        (PORT clk (1371:1371:1371) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1365:1365:1365))
        (PORT d[0] (1517:1517:1517) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1684:1684:1684))
        (PORT d[1] (1297:1297:1297) (1473:1473:1473))
        (PORT d[2] (2091:2091:2091) (2453:2453:2453))
        (PORT d[3] (1859:1859:1859) (2191:2191:2191))
        (PORT d[4] (1851:1851:1851) (2163:2163:2163))
        (PORT d[5] (2691:2691:2691) (3119:3119:3119))
        (PORT d[6] (1377:1377:1377) (1628:1628:1628))
        (PORT d[7] (2087:2087:2087) (2445:2445:2445))
        (PORT d[8] (1805:1805:1805) (2095:2095:2095))
        (PORT d[9] (2602:2602:2602) (2991:2991:2991))
        (PORT d[10] (1512:1512:1512) (1777:1777:1777))
        (PORT d[11] (2912:2912:2912) (3292:3292:3292))
        (PORT d[12] (1724:1724:1724) (1979:1979:1979))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (803:803:803) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3895:3895:3895))
        (PORT clk (1354:1354:1354) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2085:2085:2085))
        (PORT d[1] (1715:1715:1715) (1958:1958:1958))
        (PORT d[2] (2211:2211:2211) (2510:2510:2510))
        (PORT d[3] (2335:2335:2335) (2746:2746:2746))
        (PORT d[4] (1993:1993:1993) (2274:2274:2274))
        (PORT d[5] (1849:1849:1849) (2100:2100:2100))
        (PORT d[6] (1983:1983:1983) (2251:2251:2251))
        (PORT d[7] (2295:2295:2295) (2654:2654:2654))
        (PORT d[8] (1332:1332:1332) (1575:1575:1575))
        (PORT d[9] (1733:1733:1733) (2029:2029:2029))
        (PORT d[10] (2035:2035:2035) (2329:2329:2329))
        (PORT d[11] (1563:1563:1563) (1824:1824:1824))
        (PORT d[12] (1880:1880:1880) (2167:2167:2167))
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1689:1689:1689))
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
        (PORT d[0] (1785:1785:1785) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2517:2517:2517))
        (PORT d[1] (2696:2696:2696) (3126:3126:3126))
        (PORT d[2] (1243:1243:1243) (1456:1456:1456))
        (PORT d[3] (1525:1525:1525) (1791:1791:1791))
        (PORT d[4] (2280:2280:2280) (2583:2583:2583))
        (PORT d[5] (2815:2815:2815) (3241:3241:3241))
        (PORT d[6] (1583:1583:1583) (1860:1860:1860))
        (PORT d[7] (2139:2139:2139) (2496:2496:2496))
        (PORT d[8] (1733:1733:1733) (2015:2015:2015))
        (PORT d[9] (2486:2486:2486) (2865:2865:2865))
        (PORT d[10] (980:980:980) (1167:1167:1167))
        (PORT d[11] (2519:2519:2519) (2845:2845:2845))
        (PORT d[12] (1808:1808:1808) (2103:2103:2103))
        (PORT clk (1306:1306:1306) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1301:1301:1301))
        (PORT d[0] (1171:1171:1171) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (1024:1024:1024))
        (PORT datab (804:804:804) (917:917:917))
        (PORT datac (887:887:887) (1022:1022:1022))
        (PORT datad (175:175:175) (233:233:233))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2874:2874:2874))
        (PORT clk (1388:1388:1388) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1602:1602:1602))
        (PORT d[1] (1204:1204:1204) (1410:1410:1410))
        (PORT d[2] (1735:1735:1735) (2047:2047:2047))
        (PORT d[3] (1688:1688:1688) (1949:1949:1949))
        (PORT d[4] (1726:1726:1726) (2021:2021:2021))
        (PORT d[5] (1156:1156:1156) (1339:1339:1339))
        (PORT d[6] (922:922:922) (1076:1076:1076))
        (PORT d[7] (1985:1985:1985) (2312:2312:2312))
        (PORT d[8] (605:605:605) (718:718:718))
        (PORT d[9] (991:991:991) (1152:1152:1152))
        (PORT d[10] (773:773:773) (906:906:906))
        (PORT d[11] (875:875:875) (1023:1023:1023))
        (PORT d[12] (850:850:850) (989:989:989))
        (PORT clk (1386:1386:1386) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (932:932:932))
        (PORT clk (1386:1386:1386) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1381:1381:1381))
        (PORT d[0] (1143:1143:1143) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1759:1759:1759))
        (PORT d[1] (1602:1602:1602) (1862:1862:1862))
        (PORT d[2] (1121:1121:1121) (1316:1316:1316))
        (PORT d[3] (1301:1301:1301) (1513:1513:1513))
        (PORT d[4] (1263:1263:1263) (1441:1441:1441))
        (PORT d[5] (1906:1906:1906) (2184:2184:2184))
        (PORT d[6] (890:890:890) (1048:1048:1048))
        (PORT d[7] (1306:1306:1306) (1518:1518:1518))
        (PORT d[8] (1095:1095:1095) (1272:1272:1272))
        (PORT d[9] (1077:1077:1077) (1241:1241:1241))
        (PORT d[10] (1885:1885:1885) (2211:2211:2211))
        (PORT d[11] (1745:1745:1745) (2017:2017:2017))
        (PORT d[12] (1207:1207:1207) (1402:1402:1402))
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (PORT d[0] (808:808:808) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2798:2798:2798))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (960:960:960))
        (PORT d[1] (760:760:760) (871:871:871))
        (PORT d[2] (845:845:845) (966:966:966))
        (PORT d[3] (776:776:776) (890:890:890))
        (PORT d[4] (1058:1058:1058) (1208:1208:1208))
        (PORT d[5] (795:795:795) (906:906:906))
        (PORT d[6] (901:901:901) (1027:1027:1027))
        (PORT d[7] (2224:2224:2224) (2552:2552:2552))
        (PORT d[8] (2016:2016:2016) (2349:2349:2349))
        (PORT d[9] (1523:1523:1523) (1795:1795:1795))
        (PORT d[10] (1084:1084:1084) (1253:1253:1253))
        (PORT d[11] (1809:1809:1809) (2120:2120:2120))
        (PORT d[12] (2456:2456:2456) (2850:2850:2850))
        (PORT clk (1360:1360:1360) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1112:1112:1112))
        (PORT clk (1360:1360:1360) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (PORT d[0] (1321:1321:1321) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1434:1434:1434))
        (PORT d[1] (1004:1004:1004) (1159:1159:1159))
        (PORT d[2] (1533:1533:1533) (1809:1809:1809))
        (PORT d[3] (1165:1165:1165) (1356:1356:1356))
        (PORT d[4] (1984:1984:1984) (2248:2248:2248))
        (PORT d[5] (1102:1102:1102) (1255:1255:1255))
        (PORT d[6] (1316:1316:1316) (1556:1556:1556))
        (PORT d[7] (1077:1077:1077) (1223:1223:1223))
        (PORT d[8] (1605:1605:1605) (1868:1868:1868))
        (PORT d[9] (1326:1326:1326) (1517:1517:1517))
        (PORT d[10] (2057:2057:2057) (2406:2406:2406))
        (PORT d[11] (983:983:983) (1132:1132:1132))
        (PORT d[12] (1457:1457:1457) (1711:1711:1711))
        (PORT clk (1314:1314:1314) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1310:1310:1310))
        (PORT d[0] (774:774:774) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (260:260:260))
        (PORT datab (957:957:957) (1092:1092:1092))
        (PORT datac (846:846:846) (998:998:998))
        (PORT datad (712:712:712) (824:824:824))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (3031:3031:3031))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1791:1791:1791))
        (PORT d[1] (778:778:778) (887:887:887))
        (PORT d[2] (1037:1037:1037) (1184:1184:1184))
        (PORT d[3] (785:785:785) (899:899:899))
        (PORT d[4] (775:775:775) (891:891:891))
        (PORT d[5] (810:810:810) (931:931:931))
        (PORT d[6] (928:928:928) (1062:1062:1062))
        (PORT d[7] (2361:2361:2361) (2744:2744:2744))
        (PORT d[8] (2189:2189:2189) (2544:2544:2544))
        (PORT d[9] (1328:1328:1328) (1567:1567:1567))
        (PORT d[10] (1320:1320:1320) (1519:1519:1519))
        (PORT d[11] (1546:1546:1546) (1816:1816:1816))
        (PORT d[12] (2618:2618:2618) (3028:3028:3028))
        (PORT clk (1383:1383:1383) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (957:957:957))
        (PORT clk (1383:1383:1383) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (1176:1176:1176) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1441:1441:1441))
        (PORT d[1] (1174:1174:1174) (1347:1347:1347))
        (PORT d[2] (1378:1378:1378) (1634:1634:1634))
        (PORT d[3] (1035:1035:1035) (1209:1209:1209))
        (PORT d[4] (1656:1656:1656) (1889:1889:1889))
        (PORT d[5] (2024:2024:2024) (2333:2333:2333))
        (PORT d[6] (1339:1339:1339) (1584:1584:1584))
        (PORT d[7] (1561:1561:1561) (1818:1818:1818))
        (PORT d[8] (1423:1423:1423) (1659:1659:1659))
        (PORT d[9] (1146:1146:1146) (1312:1312:1312))
        (PORT d[10] (1878:1878:1878) (2198:2198:2198))
        (PORT d[11] (991:991:991) (1137:1137:1137))
        (PORT d[12] (1423:1423:1423) (1665:1665:1665))
        (PORT clk (1329:1329:1329) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (PORT d[0] (842:842:842) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2860:2860:2860))
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (707:707:707))
        (PORT d[1] (2167:2167:2167) (2532:2532:2532))
        (PORT d[2] (756:756:756) (897:897:897))
        (PORT d[3] (719:719:719) (844:844:844))
        (PORT d[4] (749:749:749) (881:881:881))
        (PORT d[5] (729:729:729) (863:863:863))
        (PORT d[6] (2139:2139:2139) (2450:2450:2450))
        (PORT d[7] (1488:1488:1488) (1705:1705:1705))
        (PORT d[8] (616:616:616) (733:733:733))
        (PORT d[9] (616:616:616) (733:733:733))
        (PORT d[10] (2391:2391:2391) (2806:2806:2806))
        (PORT d[11] (608:608:608) (726:726:726))
        (PORT d[12] (638:638:638) (762:762:762))
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (1008:1008:1008))
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (PORT d[0] (1215:1215:1215) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (747:747:747) (874:874:874))
        (PORT d[1] (549:549:549) (646:646:646))
        (PORT d[2] (570:570:570) (676:676:676))
        (PORT d[3] (2090:2090:2090) (2447:2447:2447))
        (PORT d[4] (745:745:745) (871:871:871))
        (PORT d[5] (737:737:737) (858:858:858))
        (PORT d[6] (635:635:635) (740:740:740))
        (PORT d[7] (1910:1910:1910) (2219:2219:2219))
        (PORT d[8] (709:709:709) (826:826:826))
        (PORT d[9] (896:896:896) (1045:1045:1045))
        (PORT d[10] (422:422:422) (502:502:502))
        (PORT d[11] (409:409:409) (487:487:487))
        (PORT d[12] (762:762:762) (899:899:899))
        (PORT clk (1290:1290:1290) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (PORT d[0] (288:288:288) (303:303:303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (259:259:259))
        (PORT datab (812:812:812) (927:927:927))
        (PORT datac (847:847:847) (998:998:998))
        (PORT datad (431:431:431) (483:483:483))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3780:3780:3780))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1361:1361:1361))
        (PORT d[1] (1585:1585:1585) (1850:1850:1850))
        (PORT d[2] (1818:1818:1818) (2127:2127:2127))
        (PORT d[3] (1532:1532:1532) (1779:1779:1779))
        (PORT d[4] (1571:1571:1571) (1838:1838:1838))
        (PORT d[5] (2046:2046:2046) (2348:2348:2348))
        (PORT d[6] (1064:1064:1064) (1228:1228:1228))
        (PORT d[7] (2679:2679:2679) (3123:3123:3123))
        (PORT d[8] (1634:1634:1634) (1920:1920:1920))
        (PORT d[9] (1125:1125:1125) (1304:1304:1304))
        (PORT d[10] (1473:1473:1473) (1744:1744:1744))
        (PORT d[11] (1492:1492:1492) (1737:1737:1737))
        (PORT d[12] (1156:1156:1156) (1341:1341:1341))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1446:1446:1446))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1605:1605:1605) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2141:2141:2141))
        (PORT d[1] (1429:1429:1429) (1637:1637:1637))
        (PORT d[2] (1510:1510:1510) (1771:1771:1771))
        (PORT d[3] (1255:1255:1255) (1477:1477:1477))
        (PORT d[4] (1280:1280:1280) (1500:1500:1500))
        (PORT d[5] (2534:2534:2534) (2935:2935:2935))
        (PORT d[6] (1639:1639:1639) (1919:1919:1919))
        (PORT d[7] (1287:1287:1287) (1492:1492:1492))
        (PORT d[8] (1836:1836:1836) (2141:2141:2141))
        (PORT d[9] (1393:1393:1393) (1602:1602:1602))
        (PORT d[10] (1414:1414:1414) (1627:1627:1627))
        (PORT d[11] (1389:1389:1389) (1588:1588:1588))
        (PORT d[12] (1611:1611:1611) (1873:1873:1873))
        (PORT clk (1304:1304:1304) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1300:1300:1300))
        (PORT d[0] (1005:1005:1005) (1098:1098:1098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (3231:3231:3231))
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1593:1593:1593))
        (PORT d[1] (943:943:943) (1090:1090:1090))
        (PORT d[2] (1962:1962:1962) (2313:2313:2313))
        (PORT d[3] (964:964:964) (1109:1109:1109))
        (PORT d[4] (948:948:948) (1087:1087:1087))
        (PORT d[5] (990:990:990) (1134:1134:1134))
        (PORT d[6] (1112:1112:1112) (1272:1272:1272))
        (PORT d[7] (2180:2180:2180) (2540:2540:2540))
        (PORT d[8] (1998:1998:1998) (2336:2336:2336))
        (PORT d[9] (1302:1302:1302) (1535:1535:1535))
        (PORT d[10] (1506:1506:1506) (1733:1733:1733))
        (PORT d[11] (1457:1457:1457) (1720:1720:1720))
        (PORT d[12] (1246:1246:1246) (1415:1415:1415))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1190:1190:1190))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (PORT d[0] (1398:1398:1398) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1652:1652:1652))
        (PORT d[1] (1339:1339:1339) (1540:1540:1540))
        (PORT d[2] (1312:1312:1312) (1550:1550:1550))
        (PORT d[3] (1321:1321:1321) (1530:1530:1530))
        (PORT d[4] (1620:1620:1620) (1845:1845:1845))
        (PORT d[5] (1897:1897:1897) (2174:2174:2174))
        (PORT d[6] (1115:1115:1115) (1330:1330:1330))
        (PORT d[7] (1374:1374:1374) (1604:1604:1604))
        (PORT d[8] (1258:1258:1258) (1470:1470:1470))
        (PORT d[9] (1351:1351:1351) (1555:1555:1555))
        (PORT d[10] (1683:1683:1683) (1977:1977:1977))
        (PORT d[11] (1704:1704:1704) (1959:1959:1959))
        (PORT d[12] (1421:1421:1421) (1667:1667:1667))
        (PORT clk (1341:1341:1341) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (PORT d[0] (991:991:991) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1029:1029:1029))
        (PORT datab (1104:1104:1104) (1298:1298:1298))
        (PORT datac (854:854:854) (1000:1000:1000))
        (PORT datad (170:170:170) (228:228:228))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (142:142:142) (191:191:191))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1819:1819:1819))
        (PORT clk (1325:1325:1325) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2452:2452:2452))
        (PORT d[1] (2082:2082:2082) (2384:2384:2384))
        (PORT d[2] (1822:1822:1822) (2058:2058:2058))
        (PORT d[3] (2514:2514:2514) (2953:2953:2953))
        (PORT d[4] (2196:2196:2196) (2514:2514:2514))
        (PORT d[5] (1663:1663:1663) (1890:1890:1890))
        (PORT d[6] (2176:2176:2176) (2470:2470:2470))
        (PORT d[7] (2076:2076:2076) (2417:2417:2417))
        (PORT d[8] (1668:1668:1668) (1954:1954:1954))
        (PORT d[9] (2059:2059:2059) (2391:2391:2391))
        (PORT d[10] (1840:1840:1840) (2103:2103:2103))
        (PORT d[11] (1879:1879:1879) (2179:2179:2179))
        (PORT d[12] (1663:1663:1663) (1915:1915:1915))
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2233:2233:2233))
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (PORT d[0] (2104:2104:2104) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2288:2288:2288))
        (PORT d[1] (2902:2902:2902) (3360:3360:3360))
        (PORT d[2] (1273:1273:1273) (1499:1499:1499))
        (PORT d[3] (1499:1499:1499) (1759:1759:1759))
        (PORT d[4] (2465:2465:2465) (2791:2791:2791))
        (PORT d[5] (1891:1891:1891) (2144:2144:2144))
        (PORT d[6] (2113:2113:2113) (2457:2457:2457))
        (PORT d[7] (2335:2335:2335) (2719:2719:2719))
        (PORT d[8] (2041:2041:2041) (2359:2359:2359))
        (PORT d[9] (2592:2592:2592) (2971:2971:2971))
        (PORT d[10] (1169:1169:1169) (1377:1377:1377))
        (PORT d[11] (2034:2034:2034) (2306:2306:2306))
        (PORT d[12] (1988:1988:1988) (2302:2302:2302))
        (PORT clk (1278:1278:1278) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (PORT d[0] (794:794:794) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3555:3555:3555))
        (PORT clk (1381:1381:1381) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1777:1777:1777))
        (PORT d[1] (1779:1779:1779) (2040:2040:2040))
        (PORT d[2] (2286:2286:2286) (2609:2609:2609))
        (PORT d[3] (2037:2037:2037) (2365:2365:2365))
        (PORT d[4] (1889:1889:1889) (2162:2162:2162))
        (PORT d[5] (1571:1571:1571) (1818:1818:1818))
        (PORT d[6] (1712:1712:1712) (1961:1961:1961))
        (PORT d[7] (1630:1630:1630) (1862:1862:1862))
        (PORT d[8] (1433:1433:1433) (1679:1679:1679))
        (PORT d[9] (1536:1536:1536) (1807:1807:1807))
        (PORT d[10] (1837:1837:1837) (2196:2196:2196))
        (PORT d[11] (1363:1363:1363) (1610:1610:1610))
        (PORT d[12] (1905:1905:1905) (2219:2219:2219))
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1439:1439:1439))
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (PORT d[0] (1616:1616:1616) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1515:1515:1515))
        (PORT d[1] (3198:3198:3198) (3729:3729:3729))
        (PORT d[2] (2070:2070:2070) (2423:2423:2423))
        (PORT d[3] (2042:2042:2042) (2383:2383:2383))
        (PORT d[4] (1998:1998:1998) (2327:2327:2327))
        (PORT d[5] (2671:2671:2671) (3098:3098:3098))
        (PORT d[6] (1546:1546:1546) (1823:1823:1823))
        (PORT d[7] (1966:1966:1966) (2300:2300:2300))
        (PORT d[8] (1822:1822:1822) (2117:2117:2117))
        (PORT d[9] (2581:2581:2581) (2968:2968:2968))
        (PORT d[10] (1612:1612:1612) (1880:1880:1880))
        (PORT d[11] (2740:2740:2740) (3094:3094:3094))
        (PORT d[12] (1696:1696:1696) (1961:1961:1961))
        (PORT clk (1333:1333:1333) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1328:1328:1328))
        (PORT d[0] (760:760:760) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3713:3713:3713))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2060:2060:2060))
        (PORT d[1] (1546:1546:1546) (1766:1766:1766))
        (PORT d[2] (2201:2201:2201) (2498:2498:2498))
        (PORT d[3] (2322:2322:2322) (2733:2733:2733))
        (PORT d[4] (1969:1969:1969) (2247:2247:2247))
        (PORT d[5] (1858:1858:1858) (2111:2111:2111))
        (PORT d[6] (1807:1807:1807) (2047:2047:2047))
        (PORT d[7] (2266:2266:2266) (2620:2620:2620))
        (PORT d[8] (1317:1317:1317) (1558:1558:1558))
        (PORT d[9] (1711:1711:1711) (2000:2000:2000))
        (PORT d[10] (2224:2224:2224) (2549:2549:2549))
        (PORT d[11] (1541:1541:1541) (1794:1794:1794))
        (PORT d[12] (1857:1857:1857) (2136:2136:2136))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2036:2036:2036))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (2160:2160:2160) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2526:2526:2526))
        (PORT d[1] (2539:2539:2539) (2950:2950:2950))
        (PORT d[2] (1252:1252:1252) (1458:1458:1458))
        (PORT d[3] (1690:1690:1690) (1980:1980:1980))
        (PORT d[4] (1782:1782:1782) (2014:2014:2014))
        (PORT d[5] (2807:2807:2807) (3233:3233:3233))
        (PORT d[6] (1757:1757:1757) (2058:2058:2058))
        (PORT d[7] (2134:2134:2134) (2494:2494:2494))
        (PORT d[8] (1604:1604:1604) (1873:1873:1873))
        (PORT d[9] (2303:2303:2303) (2649:2649:2649))
        (PORT d[10] (984:984:984) (1164:1164:1164))
        (PORT d[11] (2541:2541:2541) (2871:2871:2871))
        (PORT d[12] (1644:1644:1644) (1916:1916:1916))
        (PORT clk (1314:1314:1314) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1309:1309:1309))
        (PORT d[0] (1158:1158:1158) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (653:653:653))
        (PORT datab (814:814:814) (950:950:950))
        (PORT datac (848:848:848) (974:974:974))
        (PORT datad (1105:1105:1105) (1266:1266:1266))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3728:3728:3728))
        (PORT clk (1358:1358:1358) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2236:2236:2236))
        (PORT d[1] (1703:1703:1703) (1942:1942:1942))
        (PORT d[2] (2210:2210:2210) (2509:2509:2509))
        (PORT d[3] (2325:2325:2325) (2734:2734:2734))
        (PORT d[4] (1994:1994:1994) (2278:2278:2278))
        (PORT d[5] (1857:1857:1857) (2110:2110:2110))
        (PORT d[6] (1948:1948:1948) (2203:2203:2203))
        (PORT d[7] (2301:2301:2301) (2665:2665:2665))
        (PORT d[8] (1308:1308:1308) (1545:1545:1545))
        (PORT d[9] (1732:1732:1732) (2028:2028:2028))
        (PORT d[10] (2036:2036:2036) (2328:2328:2328))
        (PORT d[11] (1560:1560:1560) (1817:1817:1817))
        (PORT d[12] (1879:1879:1879) (2166:2166:2166))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2234:2234:2234))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (PORT d[0] (2288:2288:2288) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2511:2511:2511))
        (PORT d[1] (2529:2529:2529) (2935:2935:2935))
        (PORT d[2] (1275:1275:1275) (1497:1497:1497))
        (PORT d[3] (1691:1691:1691) (1981:1981:1981))
        (PORT d[4] (2277:2277:2277) (2583:2583:2583))
        (PORT d[5] (2814:2814:2814) (3240:3240:3240))
        (PORT d[6] (1905:1905:1905) (2222:2222:2222))
        (PORT d[7] (1966:1966:1966) (2303:2303:2303))
        (PORT d[8] (1571:1571:1571) (1839:1839:1839))
        (PORT d[9] (2304:2304:2304) (2650:2650:2650))
        (PORT d[10] (968:968:968) (1143:1143:1143))
        (PORT d[11] (2200:2200:2200) (2488:2488:2488))
        (PORT d[12] (1632:1632:1632) (1897:1897:1897))
        (PORT clk (1310:1310:1310) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT d[0] (1544:1544:1544) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1032:1032:1032))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1243:1243:1243) (1459:1459:1459))
        (PORT datad (790:790:790) (918:918:918))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (543:543:543))
        (PORT datab (366:366:366) (425:425:425))
        (PORT datac (609:609:609) (713:713:713))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3165:3165:3165))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1160:1160:1160))
        (PORT d[1] (1385:1385:1385) (1616:1616:1616))
        (PORT d[2] (1437:1437:1437) (1682:1682:1682))
        (PORT d[3] (1717:1717:1717) (1982:1982:1982))
        (PORT d[4] (1367:1367:1367) (1603:1603:1603))
        (PORT d[5] (1529:1529:1529) (1752:1752:1752))
        (PORT d[6] (1404:1404:1404) (1613:1613:1613))
        (PORT d[7] (2615:2615:2615) (3042:3042:3042))
        (PORT d[8] (1859:1859:1859) (2183:2183:2183))
        (PORT d[9] (1479:1479:1479) (1703:1703:1703))
        (PORT d[10] (1285:1285:1285) (1527:1527:1527))
        (PORT d[11] (2001:2001:2001) (2308:2308:2308))
        (PORT d[12] (1521:1521:1521) (1755:1755:1755))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1575:1575:1575))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1736:1736:1736) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2117:2117:2117))
        (PORT d[1] (1746:1746:1746) (2028:2028:2028))
        (PORT d[2] (1371:1371:1371) (1626:1626:1626))
        (PORT d[3] (1282:1282:1282) (1506:1506:1506))
        (PORT d[4] (1629:1629:1629) (1886:1886:1886))
        (PORT d[5] (2349:2349:2349) (2711:2711:2711))
        (PORT d[6] (1295:1295:1295) (1505:1505:1505))
        (PORT d[7] (1238:1238:1238) (1435:1435:1435))
        (PORT d[8] (1477:1477:1477) (1715:1715:1715))
        (PORT d[9] (1775:1775:1775) (2034:2034:2034))
        (PORT d[10] (1768:1768:1768) (2031:2031:2031))
        (PORT d[11] (1749:1749:1749) (1993:1993:1993))
        (PORT d[12] (1234:1234:1234) (1432:1432:1432))
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (PORT d[0] (1668:1668:1668) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2877:2877:2877))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1924:1924:1924))
        (PORT d[1] (2089:2089:2089) (2381:2381:2381))
        (PORT d[2] (1114:1114:1114) (1304:1304:1304))
        (PORT d[3] (1857:1857:1857) (2178:2178:2178))
        (PORT d[4] (1871:1871:1871) (2183:2183:2183))
        (PORT d[5] (1773:1773:1773) (2065:2065:2065))
        (PORT d[6] (1762:1762:1762) (2018:2018:2018))
        (PORT d[7] (1162:1162:1162) (1346:1346:1346))
        (PORT d[8] (1710:1710:1710) (1969:1969:1969))
        (PORT d[9] (805:805:805) (944:944:944))
        (PORT d[10] (2021:2021:2021) (2385:2385:2385))
        (PORT d[11] (974:974:974) (1142:1142:1142))
        (PORT d[12] (2090:2090:2090) (2428:2428:2428))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1650:1650:1650))
        (PORT clk (1360:1360:1360) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1488:1488:1488) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1274:1274:1274))
        (PORT d[1] (3239:3239:3239) (3788:3788:3788))
        (PORT d[2] (1946:1946:1946) (2302:2302:2302))
        (PORT d[3] (1717:1717:1717) (2026:2026:2026))
        (PORT d[4] (766:766:766) (890:890:890))
        (PORT d[5] (764:764:764) (901:901:901))
        (PORT d[6] (1955:1955:1955) (2269:2269:2269))
        (PORT d[7] (748:748:748) (868:868:868))
        (PORT d[8] (2090:2090:2090) (2453:2453:2453))
        (PORT d[9] (2446:2446:2446) (2819:2819:2819))
        (PORT d[10] (818:818:818) (947:947:947))
        (PORT d[11] (2310:2310:2310) (2683:2683:2683))
        (PORT d[12] (1114:1114:1114) (1302:1302:1302))
        (PORT clk (1314:1314:1314) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1309:1309:1309))
        (PORT d[0] (610:610:610) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (750:750:750))
        (PORT datab (1050:1050:1050) (1211:1211:1211))
        (PORT datac (512:512:512) (579:579:579))
        (PORT datad (395:395:395) (484:484:484))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2902:2902:2902))
        (PORT clk (1323:1323:1323) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2124:2124:2124))
        (PORT d[1] (1976:1976:1976) (2314:2314:2314))
        (PORT d[2] (760:760:760) (900:900:900))
        (PORT d[3] (2040:2040:2040) (2381:2381:2381))
        (PORT d[4] (732:732:732) (861:861:861))
        (PORT d[5] (909:909:909) (1072:1072:1072))
        (PORT d[6] (2132:2132:2132) (2443:2443:2443))
        (PORT d[7] (1490:1490:1490) (1711:1711:1711))
        (PORT d[8] (630:630:630) (753:753:753))
        (PORT d[9] (616:616:616) (728:728:728))
        (PORT d[10] (2404:2404:2404) (2824:2824:2824))
        (PORT d[11] (631:631:631) (758:758:758))
        (PORT d[12] (647:647:647) (772:772:772))
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (751:751:751))
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (PORT d[0] (813:813:813) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (867:867:867))
        (PORT d[1] (422:422:422) (505:505:505))
        (PORT d[2] (413:413:413) (491:491:491))
        (PORT d[3] (412:412:412) (488:488:488))
        (PORT d[4] (421:421:421) (503:503:503))
        (PORT d[5] (417:417:417) (498:498:498))
        (PORT d[6] (409:409:409) (484:484:484))
        (PORT d[7] (411:411:411) (486:486:486))
        (PORT d[8] (724:724:724) (843:843:843))
        (PORT d[9] (726:726:726) (848:848:848))
        (PORT d[10] (884:884:884) (1014:1014:1014))
        (PORT d[11] (1922:1922:1922) (2237:2237:2237))
        (PORT d[12] (774:774:774) (918:918:918))
        (PORT clk (1275:1275:1275) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1271:1271:1271))
        (PORT d[0] (428:428:428) (463:463:463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2902:2902:2902))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (513:513:513))
        (PORT d[1] (1727:1727:1727) (2015:2015:2015))
        (PORT d[2] (751:751:751) (890:890:890))
        (PORT d[3] (554:554:554) (659:659:659))
        (PORT d[4] (571:571:571) (683:683:683))
        (PORT d[5] (1340:1340:1340) (1548:1548:1548))
        (PORT d[6] (680:680:680) (796:796:796))
        (PORT d[7] (620:620:620) (721:721:721))
        (PORT d[8] (414:414:414) (502:502:502))
        (PORT d[9] (432:432:432) (522:522:522))
        (PORT d[10] (415:415:415) (500:500:500))
        (PORT d[11] (409:409:409) (495:495:495))
        (PORT d[12] (442:442:442) (536:536:536))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (709:709:709))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (803:803:803) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1315:1315:1315))
        (PORT d[1] (713:713:713) (828:828:828))
        (PORT d[2] (761:761:761) (893:893:893))
        (PORT d[3] (1930:1930:1930) (2225:2225:2225))
        (PORT d[4] (746:746:746) (870:870:870))
        (PORT d[5] (2444:2444:2444) (2812:2812:2812))
        (PORT d[6] (823:823:823) (952:952:952))
        (PORT d[7] (1725:1725:1725) (2007:2007:2007))
        (PORT d[8] (1481:1481:1481) (1715:1715:1715))
        (PORT d[9] (1576:1576:1576) (1801:1801:1801))
        (PORT d[10] (1835:1835:1835) (2155:2155:2155))
        (PORT d[11] (738:738:738) (864:864:864))
        (PORT d[12] (943:943:943) (1101:1101:1101))
        (PORT clk (1308:1308:1308) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (PORT d[0] (464:464:464) (504:504:504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (753:753:753))
        (PORT datab (410:410:410) (511:511:511))
        (PORT datac (362:362:362) (419:419:419))
        (PORT datad (360:360:360) (415:415:415))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3926:3926:3926))
        (PORT clk (1349:1349:1349) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2235:2235:2235))
        (PORT d[1] (1525:1525:1525) (1734:1734:1734))
        (PORT d[2] (2516:2516:2516) (2838:2838:2838))
        (PORT d[3] (2336:2336:2336) (2747:2747:2747))
        (PORT d[4] (2015:2015:2015) (2305:2305:2305))
        (PORT d[5] (1848:1848:1848) (2104:2104:2104))
        (PORT d[6] (1973:1973:1973) (2232:2232:2232))
        (PORT d[7] (2296:2296:2296) (2654:2654:2654))
        (PORT d[8] (1486:1486:1486) (1748:1748:1748))
        (PORT d[9] (1880:1880:1880) (2192:2192:2192))
        (PORT d[10] (2043:2043:2043) (2340:2340:2340))
        (PORT d[11] (1709:1709:1709) (1988:1988:1988))
        (PORT d[12] (1839:1839:1839) (2116:2116:2116))
        (PORT clk (1347:1347:1347) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1664:1664:1664))
        (PORT clk (1347:1347:1347) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
        (PORT d[0] (1634:1634:1634) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2488:2488:2488))
        (PORT d[1] (2721:2721:2721) (3158:3158:3158))
        (PORT d[2] (1267:1267:1267) (1488:1488:1488))
        (PORT d[3] (1525:1525:1525) (1792:1792:1792))
        (PORT d[4] (2288:2288:2288) (2591:2591:2591))
        (PORT d[5] (2071:2071:2071) (2347:2347:2347))
        (PORT d[6] (1937:1937:1937) (2261:2261:2261))
        (PORT d[7] (2144:2144:2144) (2501:2501:2501))
        (PORT d[8] (1734:1734:1734) (2017:2017:2017))
        (PORT d[9] (2494:2494:2494) (2874:2874:2874))
        (PORT d[10] (974:974:974) (1153:1153:1153))
        (PORT d[11] (2190:2190:2190) (2475:2475:2475))
        (PORT d[12] (1808:1808:1808) (2098:2098:2098))
        (PORT clk (1302:1302:1302) (1296:1296:1296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (PORT d[0] (905:905:905) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3345:3345:3345))
        (PORT clk (1389:1389:1389) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1726:1726:1726))
        (PORT d[1] (1712:1712:1712) (1960:1960:1960))
        (PORT d[2] (2263:2263:2263) (2583:2583:2583))
        (PORT d[3] (2051:2051:2051) (2389:2389:2389))
        (PORT d[4] (1916:1916:1916) (2197:2197:2197))
        (PORT d[5] (1544:1544:1544) (1785:1785:1785))
        (PORT d[6] (1719:1719:1719) (1968:1968:1968))
        (PORT d[7] (1650:1650:1650) (1882:1882:1882))
        (PORT d[8] (1262:1262:1262) (1487:1487:1487))
        (PORT d[9] (1526:1526:1526) (1794:1794:1794))
        (PORT d[10] (1803:1803:1803) (2155:2155:2155))
        (PORT d[11] (1381:1381:1381) (1629:1629:1629))
        (PORT d[12] (2049:2049:2049) (2373:2373:2373))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1651:1651:1651))
        (PORT clk (1387:1387:1387) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (PORT d[0] (1801:1801:1801) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1297:1297:1297))
        (PORT d[1] (3021:3021:3021) (3524:3524:3524))
        (PORT d[2] (1736:1736:1736) (2042:2042:2042))
        (PORT d[3] (1851:1851:1851) (2164:2164:2164))
        (PORT d[4] (1843:1843:1843) (2152:2152:2152))
        (PORT d[5] (1669:1669:1669) (1905:1905:1905))
        (PORT d[6] (1567:1567:1567) (1847:1847:1847))
        (PORT d[7] (1988:1988:1988) (2324:2324:2324))
        (PORT d[8] (1643:1643:1643) (1911:1911:1911))
        (PORT d[9] (2446:2446:2446) (2807:2807:2807))
        (PORT d[10] (1869:1869:1869) (2197:2197:2197))
        (PORT d[11] (2557:2557:2557) (2884:2884:2884))
        (PORT d[12] (1517:1517:1517) (1737:1737:1737))
        (PORT clk (1341:1341:1341) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (PORT d[0] (944:944:944) (1065:1065:1065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1015:1015:1015))
        (PORT datab (645:645:645) (757:757:757))
        (PORT datac (504:504:504) (588:588:588))
        (PORT datad (768:768:768) (880:880:880))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datac (492:492:492) (589:589:589))
        (PORT datad (394:394:394) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2893:2893:2893))
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1363:1363:1363))
        (PORT d[1] (1412:1412:1412) (1652:1652:1652))
        (PORT d[2] (1496:1496:1496) (1750:1750:1750))
        (PORT d[3] (1729:1729:1729) (2006:2006:2006))
        (PORT d[4] (1563:1563:1563) (1829:1829:1829))
        (PORT d[5] (1885:1885:1885) (2166:2166:2166))
        (PORT d[6] (1073:1073:1073) (1238:1238:1238))
        (PORT d[7] (2845:2845:2845) (3311:3311:3311))
        (PORT d[8] (1652:1652:1652) (1945:1945:1945))
        (PORT d[9] (1289:1289:1289) (1491:1491:1491))
        (PORT d[10] (1263:1263:1263) (1501:1501:1501))
        (PORT d[11] (1674:1674:1674) (1946:1946:1946))
        (PORT d[12] (1331:1331:1331) (1540:1540:1540))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1157:1157:1157))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
        (PORT d[0] (1317:1317:1317) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (2104:2104:2104))
        (PORT d[1] (1437:1437:1437) (1644:1644:1644))
        (PORT d[2] (1371:1371:1371) (1615:1615:1615))
        (PORT d[3] (1414:1414:1414) (1649:1649:1649))
        (PORT d[4] (1430:1430:1430) (1664:1664:1664))
        (PORT d[5] (2742:2742:2742) (3166:3166:3166))
        (PORT d[6] (1450:1450:1450) (1702:1702:1702))
        (PORT d[7] (1552:1552:1552) (1793:1793:1793))
        (PORT d[8] (1814:1814:1814) (2111:2111:2111))
        (PORT d[9] (1579:1579:1579) (1819:1819:1819))
        (PORT d[10] (1409:1409:1409) (1617:1617:1617))
        (PORT d[11] (1409:1409:1409) (1611:1611:1611))
        (PORT d[12] (1616:1616:1616) (1876:1876:1876))
        (PORT clk (1312:1312:1312) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
        (PORT d[0] (988:988:988) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3755:3755:3755))
        (PORT clk (1368:1368:1368) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1976:1976:1976))
        (PORT d[1] (1978:1978:1978) (2274:2274:2274))
        (PORT d[2] (2463:2463:2463) (2809:2809:2809))
        (PORT d[3] (2206:2206:2206) (2567:2567:2567))
        (PORT d[4] (1916:1916:1916) (2205:2205:2205))
        (PORT d[5] (1381:1381:1381) (1598:1598:1598))
        (PORT d[6] (1914:1914:1914) (2204:2204:2204))
        (PORT d[7] (1670:1670:1670) (1916:1916:1916))
        (PORT d[8] (1613:1613:1613) (1888:1888:1888))
        (PORT d[9] (1507:1507:1507) (1775:1775:1775))
        (PORT d[10] (2040:2040:2040) (2435:2435:2435))
        (PORT d[11] (1535:1535:1535) (1798:1798:1798))
        (PORT d[12] (2289:2289:2289) (2666:2666:2666))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1385:1385:1385))
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1361:1361:1361))
        (PORT d[0] (1537:1537:1537) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1685:1685:1685))
        (PORT d[1] (1288:1288:1288) (1462:1462:1462))
        (PORT d[2] (2071:2071:2071) (2424:2424:2424))
        (PORT d[3] (1701:1701:1701) (2015:2015:2015))
        (PORT d[4] (1830:1830:1830) (2133:2133:2133))
        (PORT d[5] (2705:2705:2705) (3139:3139:3139))
        (PORT d[6] (1371:1371:1371) (1625:1625:1625))
        (PORT d[7] (2245:2245:2245) (2622:2622:2622))
        (PORT d[8] (1971:1971:1971) (2283:2283:2283))
        (PORT d[9] (2761:2761:2761) (3175:3175:3175))
        (PORT d[10] (1504:1504:1504) (1768:1768:1768))
        (PORT d[11] (2924:2924:2924) (3305:3305:3305))
        (PORT d[12] (1717:1717:1717) (1966:1966:1966))
        (PORT clk (1320:1320:1320) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1315:1315:1315))
        (PORT d[0] (791:791:791) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (622:622:622))
        (PORT datab (635:635:635) (748:748:748))
        (PORT datac (866:866:866) (970:970:970))
        (PORT datad (888:888:888) (1000:1000:1000))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (493:493:493) (590:590:590))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3356:3356:3356))
        (PORT clk (1311:1311:1311) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1394:1394:1394))
        (PORT d[1] (2237:2237:2237) (2596:2596:2596))
        (PORT d[2] (1158:1158:1158) (1372:1372:1372))
        (PORT d[3] (1341:1341:1341) (1562:1562:1562))
        (PORT d[4] (1528:1528:1528) (1798:1798:1798))
        (PORT d[5] (2577:2577:2577) (2952:2952:2952))
        (PORT d[6] (2489:2489:2489) (2872:2872:2872))
        (PORT d[7] (2007:2007:2007) (2342:2342:2342))
        (PORT d[8] (1455:1455:1455) (1707:1707:1707))
        (PORT d[9] (1289:1289:1289) (1492:1492:1492))
        (PORT d[10] (1684:1684:1684) (1985:1985:1985))
        (PORT d[11] (1327:1327:1327) (1551:1551:1551))
        (PORT d[12] (2018:2018:2018) (2329:2329:2329))
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1476:1476:1476))
        (PORT clk (1309:1309:1309) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (PORT d[0] (1639:1639:1639) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2237:2237:2237))
        (PORT d[1] (1592:1592:1592) (1815:1815:1815))
        (PORT d[2] (1885:1885:1885) (2197:2197:2197))
        (PORT d[3] (1870:1870:1870) (2191:2191:2191))
        (PORT d[4] (2019:2019:2019) (2355:2355:2355))
        (PORT d[5] (3458:3458:3458) (4001:4001:4001))
        (PORT d[6] (1284:1284:1284) (1504:1504:1504))
        (PORT d[7] (2031:2031:2031) (2348:2348:2348))
        (PORT d[8] (1707:1707:1707) (1989:1989:1989))
        (PORT d[9] (1593:1593:1593) (1825:1825:1825))
        (PORT d[10] (1926:1926:1926) (2206:2206:2206))
        (PORT d[11] (1221:1221:1221) (1393:1393:1393))
        (PORT d[12] (1653:1653:1653) (1932:1932:1932))
        (PORT clk (1264:1264:1264) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1260:1260:1260))
        (PORT d[0] (1016:1016:1016) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3157:3157:3157))
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1359:1359:1359))
        (PORT d[1] (2082:2082:2082) (2414:2414:2414))
        (PORT d[2] (1337:1337:1337) (1576:1576:1576))
        (PORT d[3] (1860:1860:1860) (2163:2163:2163))
        (PORT d[4] (1718:1718:1718) (2009:2009:2009))
        (PORT d[5] (2758:2758:2758) (3160:3160:3160))
        (PORT d[6] (2298:2298:2298) (2653:2653:2653))
        (PORT d[7] (1995:1995:1995) (2328:2328:2328))
        (PORT d[8] (1448:1448:1448) (1704:1704:1704))
        (PORT d[9] (1479:1479:1479) (1715:1715:1715))
        (PORT d[10] (1493:1493:1493) (1761:1761:1761))
        (PORT d[11] (1496:1496:1496) (1746:1746:1746))
        (PORT d[12] (1801:1801:1801) (2077:2077:2077))
        (PORT clk (1329:1329:1329) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1265:1265:1265))
        (PORT clk (1329:1329:1329) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (PORT d[0] (1441:1441:1441) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (2042:2042:2042))
        (PORT d[1] (3169:3169:3169) (3692:3692:3692))
        (PORT d[2] (1360:1360:1360) (1600:1600:1600))
        (PORT d[3] (1690:1690:1690) (1985:1985:1985))
        (PORT d[4] (1843:1843:1843) (2156:2156:2156))
        (PORT d[5] (3295:3295:3295) (3820:3820:3820))
        (PORT d[6] (1336:1336:1336) (1557:1557:1557))
        (PORT d[7] (1846:1846:1846) (2134:2134:2134))
        (PORT d[8] (2100:2100:2100) (2443:2443:2443))
        (PORT d[9] (1778:1778:1778) (2038:2038:2038))
        (PORT d[10] (2318:2318:2318) (2715:2715:2715))
        (PORT d[11] (1409:1409:1409) (1607:1607:1607))
        (PORT d[12] (1607:1607:1607) (1871:1871:1871))
        (PORT clk (1283:1283:1283) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1280:1280:1280))
        (PORT d[0] (1161:1161:1161) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3709:3709:3709))
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1241:1241:1241))
        (PORT d[1] (1812:1812:1812) (2121:2121:2121))
        (PORT d[2] (1466:1466:1466) (1723:1723:1723))
        (PORT d[3] (1632:1632:1632) (1895:1895:1895))
        (PORT d[4] (1366:1366:1366) (1594:1594:1594))
        (PORT d[5] (3473:3473:3473) (3979:3979:3979))
        (PORT d[6] (2390:2390:2390) (2756:2756:2756))
        (PORT d[7] (2044:2044:2044) (2382:2382:2382))
        (PORT d[8] (1969:1969:1969) (2294:2294:2294))
        (PORT d[9] (1679:1679:1679) (1909:1909:1909))
        (PORT d[10] (1658:1658:1658) (1936:1936:1936))
        (PORT d[11] (2005:2005:2005) (2296:2296:2296))
        (PORT d[12] (1959:1959:1959) (2264:2264:2264))
        (PORT clk (1350:1350:1350) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1123:1123:1123))
        (PORT clk (1350:1350:1350) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
        (PORT d[0] (1303:1303:1303) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2383:2383:2383))
        (PORT d[1] (1869:1869:1869) (2150:2150:2150))
        (PORT d[2] (1773:1773:1773) (2093:2093:2093))
        (PORT d[3] (1669:1669:1669) (1950:1950:1950))
        (PORT d[4] (1492:1492:1492) (1746:1746:1746))
        (PORT d[5] (2883:2883:2883) (3328:3328:3328))
        (PORT d[6] (1662:1662:1662) (1925:1925:1925))
        (PORT d[7] (1655:1655:1655) (1920:1920:1920))
        (PORT d[8] (1927:1927:1927) (2256:2256:2256))
        (PORT d[9] (2015:2015:2015) (2296:2296:2296))
        (PORT d[10] (2361:2361:2361) (2755:2755:2755))
        (PORT d[11] (1651:1651:1651) (1873:1873:1873))
        (PORT d[12] (1952:1952:1952) (2269:2269:2269))
        (PORT clk (1304:1304:1304) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1298:1298:1298))
        (PORT d[0] (919:919:919) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2896:2896:2896))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1739:1739:1739))
        (PORT d[1] (2104:2104:2104) (2403:2403:2403))
        (PORT d[2] (2585:2585:2585) (2936:2936:2936))
        (PORT d[3] (1842:1842:1842) (2155:2155:2155))
        (PORT d[4] (1862:1862:1862) (2175:2175:2175))
        (PORT d[5] (1711:1711:1711) (1999:1999:1999))
        (PORT d[6] (1767:1767:1767) (2028:2028:2028))
        (PORT d[7] (1344:1344:1344) (1557:1557:1557))
        (PORT d[8] (1543:1543:1543) (1780:1780:1780))
        (PORT d[9] (1946:1946:1946) (2287:2287:2287))
        (PORT d[10] (1825:1825:1825) (2150:2150:2150))
        (PORT d[11] (1144:1144:1144) (1334:1334:1334))
        (PORT d[12] (1901:1901:1901) (2207:2207:2207))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1023:1023:1023))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1233:1233:1233) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1250:1250:1250))
        (PORT d[1] (3042:3042:3042) (3558:3558:3558))
        (PORT d[2] (1930:1930:1930) (2282:2282:2282))
        (PORT d[3] (2245:2245:2245) (2632:2632:2632))
        (PORT d[4] (2005:2005:2005) (2340:2340:2340))
        (PORT d[5] (742:742:742) (868:868:868))
        (PORT d[6] (1783:1783:1783) (2075:2075:2075))
        (PORT d[7] (2063:2063:2063) (2401:2401:2401))
        (PORT d[8] (2082:2082:2082) (2445:2445:2445))
        (PORT d[9] (2439:2439:2439) (2811:2811:2811))
        (PORT d[10] (1906:1906:1906) (2233:2233:2233))
        (PORT d[11] (2291:2291:2291) (2660:2660:2660))
        (PORT d[12] (947:947:947) (1109:1109:1109))
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
        (PORT d[0] (635:635:635) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1225:1225:1225))
        (PORT datab (426:426:426) (525:525:525))
        (PORT datac (499:499:499) (592:592:592))
        (PORT datad (616:616:616) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (794:794:794))
        (PORT datab (840:840:840) (942:942:942))
        (PORT datac (407:407:407) (503:503:503))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2774:2774:2774))
        (PORT clk (1344:1344:1344) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2429:2429:2429))
        (PORT d[1] (2334:2334:2334) (2676:2676:2676))
        (PORT d[2] (907:907:907) (1043:1043:1043))
        (PORT d[3] (2563:2563:2563) (2966:2966:2966))
        (PORT d[4] (1246:1246:1246) (1421:1421:1421))
        (PORT d[5] (985:985:985) (1134:1134:1134))
        (PORT d[6] (933:933:933) (1067:1067:1067))
        (PORT d[7] (2052:2052:2052) (2357:2357:2357))
        (PORT d[8] (1982:1982:1982) (2309:2309:2309))
        (PORT d[9] (1712:1712:1712) (2010:2010:2010))
        (PORT d[10] (1325:1325:1325) (1523:1523:1523))
        (PORT d[11] (1896:1896:1896) (2213:2213:2213))
        (PORT d[12] (2452:2452:2452) (2845:2845:2845))
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1090:1090:1090))
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (PORT d[0] (1285:1285:1285) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1448:1448:1448))
        (PORT d[1] (794:794:794) (908:908:908))
        (PORT d[2] (830:830:830) (960:960:960))
        (PORT d[3] (1348:1348:1348) (1566:1566:1566))
        (PORT d[4] (1141:1141:1141) (1303:1303:1303))
        (PORT d[5] (935:935:935) (1073:1073:1073))
        (PORT d[6] (1337:1337:1337) (1583:1583:1583))
        (PORT d[7] (1885:1885:1885) (2176:2176:2176))
        (PORT d[8] (1773:1773:1773) (2056:2056:2056))
        (PORT d[9] (1501:1501:1501) (1714:1714:1714))
        (PORT d[10] (2037:2037:2037) (2385:2385:2385))
        (PORT d[11] (983:983:983) (1128:1128:1128))
        (PORT d[12] (1642:1642:1642) (1920:1920:1920))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT d[0] (639:639:639) (683:683:683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2647:2647:2647))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1866:1866:1866))
        (PORT d[1] (1536:1536:1536) (1795:1795:1795))
        (PORT d[2] (540:540:540) (641:641:641))
        (PORT d[3] (1931:1931:1931) (2235:2235:2235))
        (PORT d[4] (1953:1953:1953) (2294:2294:2294))
        (PORT d[5] (709:709:709) (835:835:835))
        (PORT d[6] (575:575:575) (685:685:685))
        (PORT d[7] (528:528:528) (624:624:624))
        (PORT d[8] (404:404:404) (490:490:490))
        (PORT d[9] (647:647:647) (755:755:755))
        (PORT d[10] (407:407:407) (495:495:495))
        (PORT d[11] (692:692:692) (819:819:819))
        (PORT d[12] (411:411:411) (497:497:497))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (684:684:684) (723:723:723))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (968:968:968) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1318:1318:1318))
        (PORT d[1] (923:923:923) (1068:1068:1068))
        (PORT d[2] (1393:1393:1393) (1647:1647:1647))
        (PORT d[3] (1758:1758:1758) (2035:2035:2035))
        (PORT d[4] (1644:1644:1644) (1876:1876:1876))
        (PORT d[5] (2278:2278:2278) (2626:2626:2626))
        (PORT d[6] (1368:1368:1368) (1580:1580:1580))
        (PORT d[7] (1547:1547:1547) (1802:1802:1802))
        (PORT d[8] (1280:1280:1280) (1483:1483:1483))
        (PORT d[9] (1089:1089:1089) (1261:1261:1261))
        (PORT d[10] (1431:1431:1431) (1633:1633:1633))
        (PORT d[11] (898:898:898) (1042:1042:1042))
        (PORT d[12] (1586:1586:1586) (1843:1843:1843))
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
        (PORT d[0] (622:622:622) (680:680:680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (746:746:746))
        (PORT datab (411:411:411) (511:511:511))
        (PORT datac (692:692:692) (778:778:778))
        (PORT datad (521:521:521) (592:592:592))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2661:2661:2661))
        (PORT clk (1387:1387:1387) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1447:1447:1447))
        (PORT d[1] (1325:1325:1325) (1550:1550:1550))
        (PORT d[2] (1765:1765:1765) (2089:2089:2089))
        (PORT d[3] (1710:1710:1710) (1975:1975:1975))
        (PORT d[4] (1576:1576:1576) (1863:1863:1863))
        (PORT d[5] (1141:1141:1141) (1322:1322:1322))
        (PORT d[6] (772:772:772) (910:910:910))
        (PORT d[7] (1965:1965:1965) (2285:2285:2285))
        (PORT d[8] (598:598:598) (710:710:710))
        (PORT d[9] (1164:1164:1164) (1349:1349:1349))
        (PORT d[10] (588:588:588) (694:694:694))
        (PORT d[11] (566:566:566) (671:671:671))
        (PORT d[12] (630:630:630) (750:750:750))
        (PORT clk (1385:1385:1385) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (910:910:910))
        (PORT clk (1385:1385:1385) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (PORT d[0] (1138:1138:1138) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1572:1572:1572))
        (PORT d[1] (1775:1775:1775) (2055:2055:2055))
        (PORT d[2] (1169:1169:1169) (1387:1387:1387))
        (PORT d[3] (1411:1411:1411) (1641:1641:1641))
        (PORT d[4] (1615:1615:1615) (1845:1845:1845))
        (PORT d[5] (2061:2061:2061) (2372:2372:2372))
        (PORT d[6] (1045:1045:1045) (1218:1218:1218))
        (PORT d[7] (1338:1338:1338) (1561:1561:1561))
        (PORT d[8] (1079:1079:1079) (1255:1255:1255))
        (PORT d[9] (1241:1241:1241) (1431:1431:1431))
        (PORT d[10] (1865:1865:1865) (2188:2188:2188))
        (PORT d[11] (1940:1940:1940) (2243:2243:2243))
        (PORT d[12] (1382:1382:1382) (1603:1603:1603))
        (PORT clk (1339:1339:1339) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (PORT d[0] (745:745:745) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (3259:3259:3259))
        (PORT clk (1378:1378:1378) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1665:1665:1665))
        (PORT d[1] (1937:1937:1937) (2216:2216:2216))
        (PORT d[2] (2407:2407:2407) (2735:2735:2735))
        (PORT d[3] (1873:1873:1873) (2185:2185:2185))
        (PORT d[4] (1697:1697:1697) (1990:1990:1990))
        (PORT d[5] (1796:1796:1796) (2097:2097:2097))
        (PORT d[6] (1749:1749:1749) (2007:2007:2007))
        (PORT d[7] (1347:1347:1347) (1554:1554:1554))
        (PORT d[8] (1534:1534:1534) (1770:1770:1770))
        (PORT d[9] (1939:1939:1939) (2280:2280:2280))
        (PORT d[10] (1829:1829:1829) (2160:2160:2160))
        (PORT d[11] (1163:1163:1163) (1355:1355:1355))
        (PORT d[12] (1892:1892:1892) (2197:2197:2197))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1094:1094:1094))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (PORT d[0] (1296:1296:1296) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1047:1047:1047))
        (PORT d[1] (3032:3032:3032) (3548:3548:3548))
        (PORT d[2] (1768:1768:1768) (2094:2094:2094))
        (PORT d[3] (2234:2234:2234) (2616:2616:2616))
        (PORT d[4] (1635:1635:1635) (1918:1918:1918))
        (PORT d[5] (2657:2657:2657) (3082:3082:3082))
        (PORT d[6] (1615:1615:1615) (1891:1891:1891))
        (PORT d[7] (2047:2047:2047) (2386:2386:2386))
        (PORT d[8] (1097:1097:1097) (1267:1267:1267))
        (PORT d[9] (2310:2310:2310) (2663:2663:2663))
        (PORT d[10] (1899:1899:1899) (2226:2226:2226))
        (PORT d[11] (2294:2294:2294) (2663:2663:2663))
        (PORT d[12] (1097:1097:1097) (1276:1276:1276))
        (PORT clk (1330:1330:1330) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (PORT d[0] (771:771:771) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (411:411:411) (512:512:512))
        (PORT datac (779:779:779) (881:881:881))
        (PORT datad (767:767:767) (866:866:866))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (606:606:606))
        (PORT datab (349:349:349) (414:414:414))
        (PORT datac (484:484:484) (580:580:580))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (404:404:404))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (491:491:491) (584:584:584))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3427:3427:3427))
        (PORT clk (1394:1394:1394) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1576:1576:1576))
        (PORT d[1] (952:952:952) (1099:1099:1099))
        (PORT d[2] (1814:1814:1814) (2142:2142:2142))
        (PORT d[3] (1148:1148:1148) (1325:1325:1325))
        (PORT d[4] (1109:1109:1109) (1266:1266:1266))
        (PORT d[5] (1153:1153:1153) (1316:1316:1316))
        (PORT d[6] (1119:1119:1119) (1281:1281:1281))
        (PORT d[7] (2185:2185:2185) (2550:2550:2550))
        (PORT d[8] (2155:2155:2155) (2511:2511:2511))
        (PORT d[9] (1135:1135:1135) (1343:1343:1343))
        (PORT d[10] (1257:1257:1257) (1445:1445:1445))
        (PORT d[11] (1619:1619:1619) (1896:1896:1896))
        (PORT d[12] (1402:1402:1402) (1624:1624:1624))
        (PORT clk (1392:1392:1392) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (982:982:982))
        (PORT clk (1392:1392:1392) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1386:1386:1386))
        (PORT d[0] (1204:1204:1204) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1810:1810:1810))
        (PORT d[1] (1348:1348:1348) (1555:1555:1555))
        (PORT d[2] (1170:1170:1170) (1385:1385:1385))
        (PORT d[3] (1310:1310:1310) (1519:1519:1519))
        (PORT d[4] (1457:1457:1457) (1659:1659:1659))
        (PORT d[5] (2101:2101:2101) (2413:2413:2413))
        (PORT d[6] (1414:1414:1414) (1669:1669:1669))
        (PORT d[7] (1317:1317:1317) (1533:1533:1533))
        (PORT d[8] (1403:1403:1403) (1632:1632:1632))
        (PORT d[9] (1516:1516:1516) (1736:1736:1736))
        (PORT d[10] (1866:1866:1866) (2182:2182:2182))
        (PORT d[11] (1382:1382:1382) (1595:1595:1595))
        (PORT d[12] (1428:1428:1428) (1672:1672:1672))
        (PORT clk (1346:1346:1346) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (PORT d[0] (905:905:905) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2562:2562:2562))
        (PORT clk (1344:1344:1344) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2202:2202:2202))
        (PORT d[1] (2179:2179:2179) (2500:2500:2500))
        (PORT d[2] (1075:1075:1075) (1231:1231:1231))
        (PORT d[3] (2393:2393:2393) (2775:2775:2775))
        (PORT d[4] (1736:1736:1736) (1999:1999:1999))
        (PORT d[5] (1208:1208:1208) (1402:1402:1402))
        (PORT d[6] (2068:2068:2068) (2365:2365:2365))
        (PORT d[7] (1853:1853:1853) (2125:2125:2125))
        (PORT d[8] (1832:1832:1832) (2143:2143:2143))
        (PORT d[9] (1334:1334:1334) (1569:1569:1569))
        (PORT d[10] (2209:2209:2209) (2624:2624:2624))
        (PORT d[11] (1720:1720:1720) (2009:2009:2009))
        (PORT d[12] (2275:2275:2275) (2643:2643:2643))
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1103:1103:1103))
        (PORT clk (1342:1342:1342) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (PORT d[0] (1286:1286:1286) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1646:1646:1646))
        (PORT d[1] (968:968:968) (1107:1107:1107))
        (PORT d[2] (1382:1382:1382) (1631:1631:1631))
        (PORT d[3] (1890:1890:1890) (2227:2227:2227))
        (PORT d[4] (2111:2111:2111) (2448:2448:2448))
        (PORT d[5] (1133:1133:1133) (1299:1299:1299))
        (PORT d[6] (1334:1334:1334) (1575:1575:1575))
        (PORT d[7] (1087:1087:1087) (1236:1236:1236))
        (PORT d[8] (2147:2147:2147) (2479:2479:2479))
        (PORT d[9] (2938:2938:2938) (3372:3372:3372))
        (PORT d[10] (1466:1466:1466) (1717:1717:1717))
        (PORT d[11] (1151:1151:1151) (1314:1314:1314))
        (PORT d[12] (1477:1477:1477) (1736:1736:1736))
        (PORT clk (1296:1296:1296) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1291:1291:1291))
        (PORT d[0] (467:467:467) (507:507:507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1193:1193:1193))
        (PORT datab (633:633:633) (746:746:746))
        (PORT datac (497:497:497) (596:596:596))
        (PORT datad (731:731:731) (827:827:827))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3564:3564:3564))
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (993:993:993))
        (PORT d[1] (2435:2435:2435) (2821:2821:2821))
        (PORT d[2] (1998:1998:1998) (2329:2329:2329))
        (PORT d[3] (1337:1337:1337) (1557:1557:1557))
        (PORT d[4] (1712:1712:1712) (2005:2005:2005))
        (PORT d[5] (2245:2245:2245) (2572:2572:2572))
        (PORT d[6] (1082:1082:1082) (1255:1255:1255))
        (PORT d[7] (1823:1823:1823) (2122:2122:2122))
        (PORT d[8] (1630:1630:1630) (1920:1920:1920))
        (PORT d[9] (1265:1265:1265) (1467:1467:1467))
        (PORT d[10] (1639:1639:1639) (1926:1926:1926))
        (PORT d[11] (1306:1306:1306) (1525:1525:1525))
        (PORT d[12] (1291:1291:1291) (1488:1488:1488))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1409:1409:1409))
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (PORT d[0] (1393:1393:1393) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2348:2348:2348))
        (PORT d[1] (1422:1422:1422) (1624:1624:1624))
        (PORT d[2] (1701:1701:1701) (1990:1990:1990))
        (PORT d[3] (1781:1781:1781) (2069:2069:2069))
        (PORT d[4] (1296:1296:1296) (1518:1518:1518))
        (PORT d[5] (2691:2691:2691) (3106:3106:3106))
        (PORT d[6] (1811:1811:1811) (2113:2113:2113))
        (PORT d[7] (1899:1899:1899) (2181:2181:2181))
        (PORT d[8] (1531:1531:1531) (1793:1793:1793))
        (PORT d[9] (1739:1739:1739) (1998:1998:1998))
        (PORT d[10] (1742:1742:1742) (1999:1999:1999))
        (PORT d[11] (1306:1306:1306) (1480:1480:1480))
        (PORT d[12] (1839:1839:1839) (2141:2141:2141))
        (PORT clk (1286:1286:1286) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1281:1281:1281))
        (PORT d[0] (912:912:912) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2174:2174:2174))
        (PORT clk (1374:1374:1374) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1463:1463:1463))
        (PORT d[1] (1685:1685:1685) (1886:1886:1886))
        (PORT d[2] (1623:1623:1623) (1834:1834:1834))
        (PORT d[3] (1420:1420:1420) (1605:1605:1605))
        (PORT d[4] (1398:1398:1398) (1576:1576:1576))
        (PORT d[5] (1470:1470:1470) (1659:1659:1659))
        (PORT d[6] (1500:1500:1500) (1682:1682:1682))
        (PORT d[7] (2176:2176:2176) (2527:2527:2527))
        (PORT d[8] (977:977:977) (1174:1174:1174))
        (PORT d[9] (1306:1306:1306) (1530:1530:1530))
        (PORT d[10] (1766:1766:1766) (2011:2011:2011))
        (PORT d[11] (1380:1380:1380) (1632:1632:1632))
        (PORT d[12] (1448:1448:1448) (1678:1678:1678))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1098:1098:1098))
        (PORT clk (1372:1372:1372) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1365:1365:1365))
        (PORT d[0] (1284:1284:1284) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1888:1888:1888))
        (PORT d[1] (1706:1706:1706) (1984:1984:1984))
        (PORT d[2] (1464:1464:1464) (1719:1719:1719))
        (PORT d[3] (1199:1199:1199) (1408:1408:1408))
        (PORT d[4] (1680:1680:1680) (1893:1893:1893))
        (PORT d[5] (1678:1678:1678) (1892:1892:1892))
        (PORT d[6] (1308:1308:1308) (1542:1542:1542))
        (PORT d[7] (1648:1648:1648) (1891:1891:1891))
        (PORT d[8] (1412:1412:1412) (1642:1642:1642))
        (PORT d[9] (2067:2067:2067) (2381:2381:2381))
        (PORT d[10] (1707:1707:1707) (1999:1999:1999))
        (PORT d[11] (1679:1679:1679) (1903:1903:1903))
        (PORT d[12] (1997:1997:1997) (2325:2325:2325))
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (PORT d[0] (1250:1250:1250) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (621:621:621))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (840:840:840) (934:934:934))
        (PORT datad (1430:1430:1430) (1649:1649:1649))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3117:3117:3117))
        (PORT clk (1370:1370:1370) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1318:1318:1318))
        (PORT d[1] (1219:1219:1219) (1433:1433:1433))
        (PORT d[2] (1787:1787:1787) (2090:2090:2090))
        (PORT d[3] (1729:1729:1729) (1994:1994:1994))
        (PORT d[4] (1381:1381:1381) (1621:1621:1621))
        (PORT d[5] (1702:1702:1702) (1950:1950:1950))
        (PORT d[6] (1262:1262:1262) (1455:1455:1455))
        (PORT d[7] (2665:2665:2665) (3104:3104:3104))
        (PORT d[8] (1841:1841:1841) (2161:2161:2161))
        (PORT d[9] (1472:1472:1472) (1696:1696:1696))
        (PORT d[10] (1279:1279:1279) (1520:1520:1520))
        (PORT d[11] (1853:1853:1853) (2147:2147:2147))
        (PORT d[12] (1514:1514:1514) (1747:1747:1747))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1415:1415:1415))
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1362:1362:1362))
        (PORT d[0] (1559:1559:1559) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2304:2304:2304))
        (PORT d[1] (1762:1762:1762) (2047:2047:2047))
        (PORT d[2] (1352:1352:1352) (1601:1601:1601))
        (PORT d[3] (1587:1587:1587) (1839:1839:1839))
        (PORT d[4] (1613:1613:1613) (1868:1868:1868))
        (PORT d[5] (2531:2531:2531) (2921:2921:2921))
        (PORT d[6] (1444:1444:1444) (1696:1696:1696))
        (PORT d[7] (1524:1524:1524) (1761:1761:1761))
        (PORT d[8] (1322:1322:1322) (1552:1552:1552))
        (PORT d[9] (1781:1781:1781) (2045:2045:2045))
        (PORT d[10] (1761:1761:1761) (2021:2021:2021))
        (PORT d[11] (1586:1586:1586) (1813:1813:1813))
        (PORT d[12] (1425:1425:1425) (1660:1660:1660))
        (PORT clk (1322:1322:1322) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1316:1316:1316))
        (PORT d[0] (1027:1027:1027) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2871:2871:2871))
        (PORT clk (1358:1358:1358) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (879:879:879))
        (PORT d[1] (1738:1738:1738) (2030:2030:2030))
        (PORT d[2] (745:745:745) (884:884:884))
        (PORT d[3] (562:562:562) (665:665:665))
        (PORT d[4] (903:903:903) (1052:1052:1052))
        (PORT d[5] (694:694:694) (818:818:818))
        (PORT d[6] (546:546:546) (643:643:643))
        (PORT d[7] (808:808:808) (942:942:942))
        (PORT d[8] (411:411:411) (498:498:498))
        (PORT d[9] (432:432:432) (517:517:517))
        (PORT d[10] (436:436:436) (527:527:527))
        (PORT d[11] (430:430:430) (524:524:524))
        (PORT d[12] (451:451:451) (545:545:545))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (834:834:834))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1351:1351:1351))
        (PORT d[0] (1065:1065:1065) (1127:1127:1127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1312:1312:1312))
        (PORT d[1] (611:611:611) (718:718:718))
        (PORT d[2] (751:751:751) (881:881:881))
        (PORT d[3] (614:614:614) (726:726:726))
        (PORT d[4] (583:583:583) (688:688:688))
        (PORT d[5] (2450:2450:2450) (2819:2819:2819))
        (PORT d[6] (817:817:817) (945:945:945))
        (PORT d[7] (1728:1728:1728) (2013:2013:2013))
        (PORT d[8] (1476:1476:1476) (1704:1704:1704))
        (PORT d[9] (915:915:915) (1066:1066:1066))
        (PORT d[10] (1066:1066:1066) (1223:1223:1223))
        (PORT d[11] (721:721:721) (842:842:842))
        (PORT d[12] (955:955:955) (1119:1119:1119))
        (PORT clk (1310:1310:1310) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT d[0] (466:466:466) (508:508:508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2651:2651:2651))
        (PORT clk (1378:1378:1378) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1823:1823:1823))
        (PORT d[1] (1348:1348:1348) (1577:1577:1577))
        (PORT d[2] (1950:1950:1950) (2299:2299:2299))
        (PORT d[3] (1918:1918:1918) (2222:2222:2222))
        (PORT d[4] (1763:1763:1763) (2077:2077:2077))
        (PORT d[5] (1162:1162:1162) (1350:1350:1350))
        (PORT d[6] (570:570:570) (674:674:674))
        (PORT d[7] (1948:1948:1948) (2266:2266:2266))
        (PORT d[8] (438:438:438) (533:533:533))
        (PORT d[9] (664:664:664) (775:775:775))
        (PORT d[10] (696:696:696) (819:819:819))
        (PORT d[11] (690:690:690) (814:814:814))
        (PORT d[12] (443:443:443) (535:535:535))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (839:839:839))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (PORT d[0] (1079:1079:1079) (1148:1148:1148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1544:1544:1544))
        (PORT d[1] (942:942:942) (1090:1090:1090))
        (PORT d[2] (1362:1362:1362) (1610:1610:1610))
        (PORT d[3] (1593:1593:1593) (1852:1852:1852))
        (PORT d[4] (1617:1617:1617) (1842:1842:1842))
        (PORT d[5] (2085:2085:2085) (2400:2400:2400))
        (PORT d[6] (1196:1196:1196) (1389:1389:1389))
        (PORT d[7] (1537:1537:1537) (1795:1795:1795))
        (PORT d[8] (1119:1119:1119) (1304:1304:1304))
        (PORT d[9] (1417:1417:1417) (1629:1629:1629))
        (PORT d[10] (1951:1951:1951) (2282:2282:2282))
        (PORT d[11] (917:917:917) (1064:1064:1064))
        (PORT d[12] (1579:1579:1579) (1835:1835:1835))
        (PORT clk (1330:1330:1330) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (PORT d[0] (1000:1000:1000) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3362:3362:3362))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (1015:1015:1015))
        (PORT d[1] (2267:2267:2267) (2632:2632:2632))
        (PORT d[2] (1123:1123:1123) (1340:1340:1340))
        (PORT d[3] (1292:1292:1292) (1506:1506:1506))
        (PORT d[4] (1547:1547:1547) (1821:1821:1821))
        (PORT d[5] (2418:2418:2418) (2777:2777:2777))
        (PORT d[6] (1247:1247:1247) (1446:1446:1446))
        (PORT d[7] (2013:2013:2013) (2345:2345:2345))
        (PORT d[8] (1777:1777:1777) (2074:2074:2074))
        (PORT d[9] (1291:1291:1291) (1499:1499:1499))
        (PORT d[10] (1491:1491:1491) (1765:1765:1765))
        (PORT d[11] (1464:1464:1464) (1702:1702:1702))
        (PORT d[12] (1141:1141:1141) (1324:1324:1324))
        (PORT clk (1317:1317:1317) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1582:1582:1582))
        (PORT clk (1317:1317:1317) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (1717:1717:1717) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2245:2245:2245))
        (PORT d[1] (1583:1583:1583) (1806:1806:1806))
        (PORT d[2] (1877:1877:1877) (2188:2188:2188))
        (PORT d[3] (1946:1946:1946) (2255:2255:2255))
        (PORT d[4] (1455:1455:1455) (1697:1697:1697))
        (PORT d[5] (3476:3476:3476) (4020:4020:4020))
        (PORT d[6] (1268:1268:1268) (1487:1487:1487))
        (PORT d[7] (2196:2196:2196) (2534:2534:2534))
        (PORT d[8] (1714:1714:1714) (2001:2001:2001))
        (PORT d[9] (1572:1572:1572) (1802:1802:1802))
        (PORT d[10] (1757:1757:1757) (2017:2017:2017))
        (PORT d[11] (1222:1222:1222) (1397:1397:1397))
        (PORT d[12] (1807:1807:1807) (2099:2099:2099))
        (PORT clk (1272:1272:1272) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1267:1267:1267))
        (PORT d[0] (658:658:658) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (608:608:608))
        (PORT datab (411:411:411) (511:511:511))
        (PORT datac (837:837:837) (943:943:943))
        (PORT datad (614:614:614) (721:721:721))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1210:1210:1210))
        (PORT datab (411:411:411) (512:512:512))
        (PORT datac (436:436:436) (495:495:495))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (505:505:505) (599:599:599))
        (PORT datac (444:444:444) (525:525:525))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1617:1617:1617))
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1670:1670:1670))
        (PORT d[1] (2256:2256:2256) (2581:2581:2581))
        (PORT d[2] (2005:2005:2005) (2264:2264:2264))
        (PORT d[3] (1396:1396:1396) (1571:1571:1571))
        (PORT d[4] (2382:2382:2382) (2726:2726:2726))
        (PORT d[5] (1481:1481:1481) (1678:1678:1678))
        (PORT d[6] (2353:2353:2353) (2671:2671:2671))
        (PORT d[7] (1932:1932:1932) (2259:2259:2259))
        (PORT d[8] (1852:1852:1852) (2168:2168:2168))
        (PORT d[9] (1843:1843:1843) (2140:2140:2140))
        (PORT d[10] (1670:1670:1670) (1906:1906:1906))
        (PORT d[11] (1915:1915:1915) (2220:2220:2220))
        (PORT d[12] (1809:1809:1809) (2089:2089:2089))
        (PORT clk (1316:1316:1316) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1541:1541:1541))
        (PORT clk (1316:1316:1316) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (PORT d[0] (1701:1701:1701) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (2088:2088:2088))
        (PORT d[1] (2236:2236:2236) (2577:2577:2577))
        (PORT d[2] (1620:1620:1620) (1892:1892:1892))
        (PORT d[3] (1640:1640:1640) (1919:1919:1919))
        (PORT d[4] (1822:1822:1822) (2057:2057:2057))
        (PORT d[5] (1844:1844:1844) (2084:2084:2084))
        (PORT d[6] (1709:1709:1709) (2001:2001:2001))
        (PORT d[7] (2018:2018:2018) (2321:2321:2321))
        (PORT d[8] (1984:1984:1984) (2306:2306:2306))
        (PORT d[9] (2566:2566:2566) (2937:2937:2937))
        (PORT d[10] (774:774:774) (924:924:924))
        (PORT d[11] (1860:1860:1860) (2107:2107:2107))
        (PORT d[12] (1814:1814:1814) (2109:2109:2109))
        (PORT clk (1270:1270:1270) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1266:1266:1266))
        (PORT d[0] (1253:1253:1253) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (803:803:803))
        (PORT datab (122:122:122) (152:152:152))
        (PORT datac (972:972:972) (1133:1133:1133))
        (PORT datad (790:790:790) (918:918:918))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (611:611:611))
        (PORT datab (577:577:577) (661:661:661))
        (PORT datac (614:614:614) (718:718:718))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (562:562:562) (639:639:639))
        (PORT datac (777:777:777) (909:909:909))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3918:3918:3918))
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1903:1903:1903))
        (PORT d[1] (1897:1897:1897) (2169:2169:2169))
        (PORT d[2] (2386:2386:2386) (2707:2707:2707))
        (PORT d[3] (2512:2512:2512) (2948:2948:2948))
        (PORT d[4] (2174:2174:2174) (2482:2482:2482))
        (PORT d[5] (1848:1848:1848) (2107:2107:2107))
        (PORT d[6] (1819:1819:1819) (2073:2073:2073))
        (PORT d[7] (2091:2091:2091) (2419:2419:2419))
        (PORT d[8] (1485:1485:1485) (1744:1744:1744))
        (PORT d[9] (1902:1902:1902) (2219:2219:2219))
        (PORT d[10] (2022:2022:2022) (2316:2316:2316))
        (PORT d[11] (1749:1749:1749) (2040:2040:2040))
        (PORT d[12] (1684:1684:1684) (1940:1940:1940))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1341:1341:1341))
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
        (PORT d[0] (1494:1494:1494) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2313:2313:2313))
        (PORT d[1] (2729:2729:2729) (3166:3166:3166))
        (PORT d[2] (1256:1256:1256) (1476:1476:1476))
        (PORT d[3] (1507:1507:1507) (1768:1768:1768))
        (PORT d[4] (2288:2288:2288) (2592:2592:2592))
        (PORT d[5] (2057:2057:2057) (2326:2326:2326))
        (PORT d[6] (1937:1937:1937) (2262:2262:2262))
        (PORT d[7] (2316:2316:2316) (2699:2699:2699))
        (PORT d[8] (1626:1626:1626) (1899:1899:1899))
        (PORT d[9] (2655:2655:2655) (3058:3058:3058))
        (PORT d[10] (987:987:987) (1169:1169:1169))
        (PORT d[11] (2678:2678:2678) (3021:3021:3021))
        (PORT d[12] (1828:1828:1828) (2127:2127:2127))
        (PORT clk (1296:1296:1296) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT d[0] (1065:1065:1065) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (3065:3065:3065))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1687:1687:1687))
        (PORT d[1] (1766:1766:1766) (2028:2028:2028))
        (PORT d[2] (2407:2407:2407) (2737:2737:2737))
        (PORT d[3] (2030:2030:2030) (2367:2367:2367))
        (PORT d[4] (1672:1672:1672) (1954:1954:1954))
        (PORT d[5] (1803:1803:1803) (2105:2105:2105))
        (PORT d[6] (1742:1742:1742) (1991:1991:1991))
        (PORT d[7] (1353:1353:1353) (1560:1560:1560))
        (PORT d[8] (1364:1364:1364) (1580:1580:1580))
        (PORT d[9] (1757:1757:1757) (2077:2077:2077))
        (PORT d[10] (1680:1680:1680) (1987:1987:1987))
        (PORT d[11] (1614:1614:1614) (1890:1890:1890))
        (PORT d[12] (1713:1713:1713) (1995:1995:1995))
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1245:1245:1245))
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (1429:1429:1429) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1144:1144:1144))
        (PORT d[1] (951:951:951) (1101:1101:1101))
        (PORT d[2] (1916:1916:1916) (2258:2258:2258))
        (PORT d[3] (2072:2072:2072) (2433:2433:2433))
        (PORT d[4] (1813:1813:1813) (2121:2121:2121))
        (PORT d[5] (2826:2826:2826) (3275:3275:3275))
        (PORT d[6] (1617:1617:1617) (1895:1895:1895))
        (PORT d[7] (1871:1871:1871) (2182:2182:2182))
        (PORT d[8] (1950:1950:1950) (2285:2285:2285))
        (PORT d[9] (2452:2452:2452) (2821:2821:2821))
        (PORT d[10] (1155:1155:1155) (1331:1331:1331))
        (PORT d[11] (2118:2118:2118) (2466:2466:2466))
        (PORT d[12] (1153:1153:1153) (1326:1326:1326))
        (PORT clk (1335:1335:1335) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
        (PORT d[0] (1140:1140:1140) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (604:604:604))
        (PORT datab (514:514:514) (612:612:612))
        (PORT datac (731:731:731) (851:851:851))
        (PORT datad (702:702:702) (796:796:796))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2648:2648:2648))
        (PORT clk (1367:1367:1367) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (700:700:700))
        (PORT d[1] (1537:1537:1537) (1796:1796:1796))
        (PORT d[2] (706:706:706) (829:829:829))
        (PORT d[3] (1936:1936:1936) (2239:2239:2239))
        (PORT d[4] (1947:1947:1947) (2285:2285:2285))
        (PORT d[5] (1152:1152:1152) (1329:1329:1329))
        (PORT d[6] (559:559:559) (663:663:663))
        (PORT d[7] (530:530:530) (630:630:630))
        (PORT d[8] (667:667:667) (783:783:783))
        (PORT d[9] (634:634:634) (734:734:734))
        (PORT d[10] (691:691:691) (818:818:818))
        (PORT d[11] (571:571:571) (679:679:679))
        (PORT d[12] (418:418:418) (507:507:507))
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (575:575:575))
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (PORT d[0] (831:831:831) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1317:1317:1317))
        (PORT d[1] (899:899:899) (1037:1037:1037))
        (PORT d[2] (1382:1382:1382) (1632:1632:1632))
        (PORT d[3] (1759:1759:1759) (2027:2027:2027))
        (PORT d[4] (1633:1633:1633) (1860:1860:1860))
        (PORT d[5] (2266:2266:2266) (2608:2608:2608))
        (PORT d[6] (1369:1369:1369) (1581:1581:1581))
        (PORT d[7] (1547:1547:1547) (1803:1803:1803))
        (PORT d[8] (1297:1297:1297) (1504:1504:1504))
        (PORT d[9] (1076:1076:1076) (1244:1244:1244))
        (PORT d[10] (1099:1099:1099) (1264:1264:1264))
        (PORT d[11] (746:746:746) (874:874:874))
        (PORT d[12] (1574:1574:1574) (1826:1826:1826))
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (PORT d[0] (645:645:645) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2873:2873:2873))
        (PORT clk (1330:1330:1330) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2129:2129:2129))
        (PORT d[1] (1996:1996:1996) (2340:2340:2340))
        (PORT d[2] (941:941:941) (1111:1111:1111))
        (PORT d[3] (2041:2041:2041) (2384:2384:2384))
        (PORT d[4] (893:893:893) (1040:1040:1040))
        (PORT d[5] (904:904:904) (1060:1060:1060))
        (PORT d[6] (2107:2107:2107) (2409:2409:2409))
        (PORT d[7] (819:819:819) (953:953:953))
        (PORT d[8] (777:777:777) (915:915:915))
        (PORT d[9] (613:613:613) (723:723:723))
        (PORT d[10] (2185:2185:2185) (2563:2563:2563))
        (PORT d[11] (632:632:632) (759:759:759))
        (PORT d[12] (648:648:648) (773:773:773))
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (755:755:755))
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1324:1324:1324))
        (PORT d[0] (814:814:814) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (869:869:869))
        (PORT d[1] (591:591:591) (696:696:696))
        (PORT d[2] (571:571:571) (672:672:672))
        (PORT d[3] (2076:2076:2076) (2432:2432:2432))
        (PORT d[4] (583:583:583) (683:683:683))
        (PORT d[5] (555:555:555) (654:654:654))
        (PORT d[6] (2139:2139:2139) (2473:2473:2473))
        (PORT d[7] (569:569:569) (671:671:671))
        (PORT d[8] (732:732:732) (853:853:853))
        (PORT d[9] (721:721:721) (844:844:844))
        (PORT d[10] (719:719:719) (828:828:828))
        (PORT d[11] (1788:1788:1788) (2086:2086:2086))
        (PORT d[12] (578:578:578) (685:685:685))
        (PORT clk (1282:1282:1282) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1279:1279:1279))
        (PORT d[0] (448:448:448) (487:487:487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (735:735:735))
        (PORT datab (426:426:426) (524:524:524))
        (PORT datac (498:498:498) (591:591:591))
        (PORT datad (305:305:305) (344:344:344))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (638:638:638) (745:745:745))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2906:2906:2906))
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1938:1938:1938))
        (PORT d[1] (1809:1809:1809) (2125:2125:2125))
        (PORT d[2] (1108:1108:1108) (1298:1298:1298))
        (PORT d[3] (2026:2026:2026) (2367:2367:2367))
        (PORT d[4] (1878:1878:1878) (2190:2190:2190))
        (PORT d[5] (2041:2041:2041) (2371:2371:2371))
        (PORT d[6] (1949:1949:1949) (2236:2236:2236))
        (PORT d[7] (1313:1313:1313) (1516:1516:1516))
        (PORT d[8] (809:809:809) (955:955:955))
        (PORT d[9] (795:795:795) (930:930:930))
        (PORT d[10] (2166:2166:2166) (2543:2543:2543))
        (PORT d[11] (805:805:805) (956:956:956))
        (PORT d[12] (833:833:833) (983:983:983))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (892:892:892))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (PORT d[0] (1121:1121:1121) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1473:1473:1473))
        (PORT d[1] (614:614:614) (724:724:724))
        (PORT d[2] (757:757:757) (873:873:873))
        (PORT d[3] (1910:1910:1910) (2245:2245:2245))
        (PORT d[4] (605:605:605) (717:717:717))
        (PORT d[5] (585:585:585) (693:693:693))
        (PORT d[6] (1976:1976:1976) (2297:2297:2297))
        (PORT d[7] (578:578:578) (677:677:677))
        (PORT d[8] (2271:2271:2271) (2657:2657:2657))
        (PORT d[9] (2626:2626:2626) (3023:3023:3023))
        (PORT d[10] (1175:1175:1175) (1359:1359:1359))
        (PORT d[11] (1930:1930:1930) (2243:2243:2243))
        (PORT d[12] (1109:1109:1109) (1291:1291:1291))
        (PORT clk (1302:1302:1302) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1298:1298:1298))
        (PORT d[0] (790:790:790) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3766:3766:3766))
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1378:1378:1378))
        (PORT d[1] (1756:1756:1756) (2039:2039:2039))
        (PORT d[2] (1817:1817:1817) (2126:2126:2126))
        (PORT d[3] (1531:1531:1531) (1778:1778:1778))
        (PORT d[4] (1725:1725:1725) (2010:2010:2010))
        (PORT d[5] (2056:2056:2056) (2357:2357:2357))
        (PORT d[6] (1050:1050:1050) (1211:1211:1211))
        (PORT d[7] (2007:2007:2007) (2333:2333:2333))
        (PORT d[8] (1658:1658:1658) (1950:1950:1950))
        (PORT d[9] (1105:1105:1105) (1276:1276:1276))
        (PORT d[10] (1091:1091:1091) (1295:1295:1295))
        (PORT d[11] (1485:1485:1485) (1728:1728:1728))
        (PORT d[12] (1147:1147:1147) (1333:1333:1333))
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1210:1210:1210))
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (PORT d[0] (1378:1378:1378) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2145:2145:2145))
        (PORT d[1] (1404:1404:1404) (1605:1605:1605))
        (PORT d[2] (1527:1527:1527) (1785:1785:1785))
        (PORT d[3] (1599:1599:1599) (1864:1864:1864))
        (PORT d[4] (1262:1262:1262) (1469:1469:1469))
        (PORT d[5] (2516:2516:2516) (2916:2916:2916))
        (PORT d[6] (1633:1633:1633) (1908:1908:1908))
        (PORT d[7] (1725:1725:1725) (1987:1987:1987))
        (PORT d[8] (1987:1987:1987) (2307:2307:2307))
        (PORT d[9] (1410:1410:1410) (1624:1624:1624))
        (PORT d[10] (1387:1387:1387) (1591:1591:1591))
        (PORT d[11] (1214:1214:1214) (1384:1384:1384))
        (PORT d[12] (1792:1792:1792) (2080:2080:2080))
        (PORT clk (1300:1300:1300) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (PORT d[0] (1161:1161:1161) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (522:522:522))
        (PORT datab (513:513:513) (611:611:611))
        (PORT datac (405:405:405) (502:502:502))
        (PORT datad (1009:1009:1009) (1123:1123:1123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (3111:3111:3111))
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1331:1331:1331))
        (PORT d[1] (1374:1374:1374) (1605:1605:1605))
        (PORT d[2] (1477:1477:1477) (1737:1737:1737))
        (PORT d[3] (1721:1721:1721) (1986:1986:1986))
        (PORT d[4] (1368:1368:1368) (1606:1606:1606))
        (PORT d[5] (1833:1833:1833) (2099:2099:2099))
        (PORT d[6] (1403:1403:1403) (1612:1612:1612))
        (PORT d[7] (2826:2826:2826) (3285:3285:3285))
        (PORT d[8] (1858:1858:1858) (2182:2182:2182))
        (PORT d[9] (1491:1491:1491) (1721:1721:1721))
        (PORT d[10] (1285:1285:1285) (1529:1529:1529))
        (PORT d[11] (1847:1847:1847) (2135:2135:2135))
        (PORT d[12] (1533:1533:1533) (1773:1773:1773))
        (PORT clk (1367:1367:1367) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1576:1576:1576))
        (PORT clk (1367:1367:1367) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
        (PORT d[0] (1736:1736:1736) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2286:2286:2286))
        (PORT d[1] (1759:1759:1759) (2035:2035:2035))
        (PORT d[2] (1360:1360:1360) (1609:1609:1609))
        (PORT d[3] (1427:1427:1427) (1661:1661:1661))
        (PORT d[4] (1635:1635:1635) (1897:1897:1897))
        (PORT d[5] (2517:2517:2517) (2904:2904:2904))
        (PORT d[6] (1278:1278:1278) (1507:1507:1507))
        (PORT d[7] (1370:1370:1370) (1591:1591:1591))
        (PORT d[8] (1483:1483:1483) (1732:1732:1732))
        (PORT d[9] (1774:1774:1774) (2033:2033:2033))
        (PORT d[10] (1761:1761:1761) (2019:2019:2019))
        (PORT d[11] (1752:1752:1752) (1999:1999:1999))
        (PORT d[12] (1420:1420:1420) (1656:1656:1656))
        (PORT clk (1321:1321:1321) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1317:1317:1317))
        (PORT d[0] (1806:1806:1806) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (3134:3134:3134))
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1207:1207:1207))
        (PORT d[1] (1876:1876:1876) (2186:2186:2186))
        (PORT d[2] (1490:1490:1490) (1751:1751:1751))
        (PORT d[3] (1651:1651:1651) (1918:1918:1918))
        (PORT d[4] (1361:1361:1361) (1607:1607:1607))
        (PORT d[5] (2929:2929:2929) (3347:3347:3347))
        (PORT d[6] (2114:2114:2114) (2442:2442:2442))
        (PORT d[7] (2211:2211:2211) (2577:2577:2577))
        (PORT d[8] (1459:1459:1459) (1707:1707:1707))
        (PORT d[9] (1645:1645:1645) (1902:1902:1902))
        (PORT d[10] (1467:1467:1467) (1734:1734:1734))
        (PORT d[11] (1658:1658:1658) (1925:1925:1925))
        (PORT d[12] (1486:1486:1486) (1720:1720:1720))
        (PORT clk (1354:1354:1354) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1347:1347:1347))
        (PORT clk (1354:1354:1354) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (PORT d[0] (1494:1494:1494) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1835:1835:1835))
        (PORT d[1] (2980:2980:2980) (3471:3471:3471))
        (PORT d[2] (1845:1845:1845) (2150:2150:2150))
        (PORT d[3] (1622:1622:1622) (1895:1895:1895))
        (PORT d[4] (1588:1588:1588) (1848:1848:1848))
        (PORT d[5] (3095:3095:3095) (3590:3590:3590))
        (PORT d[6] (1525:1525:1525) (1771:1771:1771))
        (PORT d[7] (1680:1680:1680) (1948:1948:1948))
        (PORT d[8] (1902:1902:1902) (2218:2218:2218))
        (PORT d[9] (1951:1951:1951) (2232:2232:2232))
        (PORT d[10] (2267:2267:2267) (2652:2652:2652))
        (PORT d[11] (1753:1753:1753) (2007:2007:2007))
        (PORT d[12] (1701:1701:1701) (1975:1975:1975))
        (PORT clk (1308:1308:1308) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1303:1303:1303))
        (PORT d[0] (1299:1299:1299) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1285:1285:1285))
        (PORT datab (425:425:425) (524:524:524))
        (PORT datac (496:496:496) (590:590:590))
        (PORT datad (1014:1014:1014) (1130:1130:1130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (619:619:619) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2676:2676:2676))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1676:1676:1676))
        (PORT d[1] (1329:1329:1329) (1553:1553:1553))
        (PORT d[2] (1922:1922:1922) (2266:2266:2266))
        (PORT d[3] (1756:1756:1756) (2038:2038:2038))
        (PORT d[4] (1907:1907:1907) (2224:2224:2224))
        (PORT d[5] (1134:1134:1134) (1310:1310:1310))
        (PORT d[6] (765:765:765) (902:902:902))
        (PORT d[7] (1953:1953:1953) (2272:2272:2272))
        (PORT d[8] (586:586:586) (697:697:697))
        (PORT d[9] (826:826:826) (957:957:957))
        (PORT d[10] (590:590:590) (700:700:700))
        (PORT d[11] (557:557:557) (660:660:660))
        (PORT d[12] (595:595:595) (705:705:705))
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1080:1080:1080))
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (1127:1127:1127) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1555:1555:1555))
        (PORT d[1] (1790:1790:1790) (2073:2073:2073))
        (PORT d[2] (1182:1182:1182) (1403:1403:1403))
        (PORT d[3] (1586:1586:1586) (1844:1844:1844))
        (PORT d[4] (1470:1470:1470) (1682:1682:1682))
        (PORT d[5] (2089:2089:2089) (2409:2409:2409))
        (PORT d[6] (858:858:858) (1014:1014:1014))
        (PORT d[7] (1348:1348:1348) (1570:1570:1570))
        (PORT d[8] (1100:1100:1100) (1280:1280:1280))
        (PORT d[9] (1234:1234:1234) (1418:1418:1418))
        (PORT d[10] (1819:1819:1819) (2137:2137:2137))
        (PORT d[11] (1949:1949:1949) (2253:2253:2253))
        (PORT d[12] (1390:1390:1390) (1613:1613:1613))
        (PORT clk (1335:1335:1335) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1331:1331:1331))
        (PORT d[0] (602:602:602) (672:672:672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3083:3083:3083))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1731:1731:1731))
        (PORT d[1] (1932:1932:1932) (2206:2206:2206))
        (PORT d[2] (2579:2579:2579) (2929:2929:2929))
        (PORT d[3] (1855:1855:1855) (2170:2170:2170))
        (PORT d[4] (1708:1708:1708) (2002:2002:2002))
        (PORT d[5] (1771:1771:1771) (2066:2066:2066))
        (PORT d[6] (1751:1751:1751) (2007:2007:2007))
        (PORT d[7] (1336:1336:1336) (1540:1540:1540))
        (PORT d[8] (1555:1555:1555) (1799:1799:1799))
        (PORT d[9] (1946:1946:1946) (2286:2286:2286))
        (PORT d[10] (1837:1837:1837) (2169:2169:2169))
        (PORT d[11] (1143:1143:1143) (1329:1329:1329))
        (PORT d[12] (1913:1913:1913) (2226:2226:2226))
        (PORT clk (1372:1372:1372) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (918:918:918))
        (PORT clk (1372:1372:1372) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (1139:1139:1139) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1250:1250:1250))
        (PORT d[1] (3052:3052:3052) (3573:3573:3573))
        (PORT d[2] (2087:2087:2087) (2457:2457:2457))
        (PORT d[3] (2248:2248:2248) (2634:2634:2634))
        (PORT d[4] (2005:2005:2005) (2339:2339:2339))
        (PORT d[5] (2838:2838:2838) (3282:3282:3282))
        (PORT d[6] (1776:1776:1776) (2067:2067:2067))
        (PORT d[7] (2056:2056:2056) (2394:2394:2394))
        (PORT d[8] (2070:2070:2070) (2431:2431:2431))
        (PORT d[9] (2428:2428:2428) (2799:2799:2799))
        (PORT d[10] (991:991:991) (1142:1142:1142))
        (PORT d[11] (2304:2304:2304) (2674:2674:2674))
        (PORT d[12] (1108:1108:1108) (1295:1295:1295))
        (PORT clk (1327:1327:1327) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1322:1322:1322))
        (PORT d[0] (780:780:780) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2849:2849:2849))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (713:713:713))
        (PORT d[1] (2164:2164:2164) (2527:2527:2527))
        (PORT d[2] (567:567:567) (669:669:669))
        (PORT d[3] (722:722:722) (844:844:844))
        (PORT d[4] (741:741:741) (871:871:871))
        (PORT d[5] (708:708:708) (834:834:834))
        (PORT d[6] (562:562:562) (663:663:663))
        (PORT d[7] (1494:1494:1494) (1711:1711:1711))
        (PORT d[8] (594:594:594) (708:708:708))
        (PORT d[9] (430:430:430) (512:512:512))
        (PORT d[10] (423:423:423) (509:509:509))
        (PORT d[11] (431:431:431) (525:525:525))
        (PORT d[12] (441:441:441) (533:533:533))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (361:361:361) (359:359:359))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (645:645:645) (652:652:652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1335:1335:1335))
        (PORT d[1] (599:599:599) (702:702:702))
        (PORT d[2] (581:581:581) (682:682:682))
        (PORT d[3] (572:572:572) (670:670:670))
        (PORT d[4] (598:598:598) (707:707:707))
        (PORT d[5] (2438:2438:2438) (2801:2801:2801))
        (PORT d[6] (818:818:818) (950:950:950))
        (PORT d[7] (1721:1721:1721) (2000:2000:2000))
        (PORT d[8] (1486:1486:1486) (1718:1718:1718))
        (PORT d[9] (901:901:901) (1046:1046:1046))
        (PORT d[10] (918:918:918) (1058:1058:1058))
        (PORT d[11] (1931:1931:1931) (2244:2244:2244))
        (PORT d[12] (568:568:568) (669:669:669))
        (PORT clk (1304:1304:1304) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1299:1299:1299))
        (PORT d[0] (449:449:449) (486:486:486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1800:1800:1800))
        (PORT clk (1310:1310:1310) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2471:2471:2471))
        (PORT d[1] (2057:2057:2057) (2346:2346:2346))
        (PORT d[2] (1640:1640:1640) (1845:1845:1845))
        (PORT d[3] (2694:2694:2694) (3155:3155:3155))
        (PORT d[4] (2370:2370:2370) (2710:2710:2710))
        (PORT d[5] (1488:1488:1488) (1686:1686:1686))
        (PORT d[6] (2323:2323:2323) (2631:2631:2631))
        (PORT d[7] (1911:1911:1911) (2231:2231:2231))
        (PORT d[8] (1675:1675:1675) (1962:1962:1962))
        (PORT d[9] (2088:2088:2088) (2427:2427:2427))
        (PORT d[10] (1678:1678:1678) (1916:1916:1916))
        (PORT d[11] (1925:1925:1925) (2233:2233:2233))
        (PORT d[12] (1971:1971:1971) (2268:2268:2268))
        (PORT clk (1308:1308:1308) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (967:967:967))
        (PORT clk (1308:1308:1308) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT d[0] (1176:1176:1176) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2083:2083:2083))
        (PORT d[1] (2251:2251:2251) (2596:2596:2596))
        (PORT d[2] (1280:1280:1280) (1506:1506:1506))
        (PORT d[3] (1507:1507:1507) (1767:1767:1767))
        (PORT d[4] (1823:1823:1823) (2059:2059:2059))
        (PORT d[5] (1871:1871:1871) (2120:2120:2120))
        (PORT d[6] (1858:1858:1858) (2164:2164:2164))
        (PORT d[7] (2507:2507:2507) (2913:2913:2913))
        (PORT d[8] (1805:1805:1805) (2104:2104:2104))
        (PORT d[9] (2066:2066:2066) (2367:2367:2367))
        (PORT d[10] (1176:1176:1176) (1385:1385:1385))
        (PORT d[11] (1873:1873:1873) (2128:2128:2128))
        (PORT d[12] (1995:1995:1995) (2310:2310:2310))
        (PORT clk (1263:1263:1263) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1259:1259:1259))
        (PORT d[0] (1141:1141:1141) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (428:428:428))
        (PORT datab (513:513:513) (611:611:611))
        (PORT datac (405:405:405) (501:501:501))
        (PORT datad (927:927:927) (1074:1074:1074))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (976:976:976))
        (PORT datab (425:425:425) (524:524:524))
        (PORT datac (529:529:529) (599:599:599))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2880:2880:2880))
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (895:895:895))
        (PORT d[1] (1987:1987:1987) (2330:2330:2330))
        (PORT d[2] (951:951:951) (1123:1123:1123))
        (PORT d[3] (2034:2034:2034) (2376:2376:2376))
        (PORT d[4] (900:900:900) (1048:1048:1048))
        (PORT d[5] (1077:1077:1077) (1258:1258:1258))
        (PORT d[6] (1929:1929:1929) (2208:2208:2208))
        (PORT d[7] (1312:1312:1312) (1510:1510:1510))
        (PORT d[8] (795:795:795) (935:935:935))
        (PORT d[9] (796:796:796) (936:936:936))
        (PORT d[10] (2219:2219:2219) (2612:2612:2612))
        (PORT d[11] (786:786:786) (930:930:930))
        (PORT d[12] (826:826:826) (975:975:975))
        (PORT clk (1342:1342:1342) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (735:735:735))
        (PORT clk (1342:1342:1342) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (PORT d[0] (978:978:978) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1489:1489:1489))
        (PORT d[1] (602:602:602) (707:707:707))
        (PORT d[2] (739:739:739) (850:850:850))
        (PORT d[3] (1918:1918:1918) (2254:2254:2254))
        (PORT d[4] (604:604:604) (712:712:712))
        (PORT d[5] (588:588:588) (695:695:695))
        (PORT d[6] (2135:2135:2135) (2472:2472:2472))
        (PORT d[7] (577:577:577) (676:676:676))
        (PORT d[8] (902:902:902) (1050:1050:1050))
        (PORT d[9] (2627:2627:2627) (3024:3024:3024))
        (PORT d[10] (647:647:647) (754:754:754))
        (PORT d[11] (1936:1936:1936) (2254:2254:2254))
        (PORT d[12] (601:601:601) (716:716:716))
        (PORT clk (1296:1296:1296) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1292:1292:1292))
        (PORT d[0] (462:462:462) (500:500:500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3152:3152:3152))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1410:1410:1410))
        (PORT d[1] (2052:2052:2052) (2385:2385:2385))
        (PORT d[2] (1485:1485:1485) (1748:1748:1748))
        (PORT d[3] (1859:1859:1859) (2162:2162:2162))
        (PORT d[4] (1719:1719:1719) (2013:2013:2013))
        (PORT d[5] (2758:2758:2758) (3156:3156:3156))
        (PORT d[6] (2306:2306:2306) (2666:2666:2666))
        (PORT d[7] (2022:2022:2022) (2364:2364:2364))
        (PORT d[8] (1635:1635:1635) (1905:1905:1905))
        (PORT d[9] (1474:1474:1474) (1707:1707:1707))
        (PORT d[10] (1493:1493:1493) (1760:1760:1760))
        (PORT d[11] (1488:1488:1488) (1734:1734:1734))
        (PORT d[12] (1607:1607:1607) (1855:1855:1855))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1275:1275:1275))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1445:1445:1445) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2034:2034:2034))
        (PORT d[1] (3175:3175:3175) (3702:3702:3702))
        (PORT d[2] (2008:2008:2008) (2329:2329:2329))
        (PORT d[3] (1678:1678:1678) (1968:1968:1968))
        (PORT d[4] (1433:1433:1433) (1683:1683:1683))
        (PORT d[5] (3281:3281:3281) (3804:3804:3804))
        (PORT d[6] (1709:1709:1709) (1980:1980:1980))
        (PORT d[7] (1845:1845:1845) (2133:2133:2133))
        (PORT d[8] (2106:2106:2106) (2455:2455:2455))
        (PORT d[9] (1775:1775:1775) (2033:2033:2033))
        (PORT d[10] (2429:2429:2429) (2832:2832:2832))
        (PORT d[11] (1409:1409:1409) (1608:1608:1608))
        (PORT d[12] (1449:1449:1449) (1696:1696:1696))
        (PORT clk (1289:1289:1289) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1286:1286:1286))
        (PORT d[0] (1011:1011:1011) (1123:1123:1123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (3140:3140:3140))
        (PORT clk (1352:1352:1352) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1239:1239:1239))
        (PORT d[1] (1889:1889:1889) (2201:2201:2201))
        (PORT d[2] (1468:1468:1468) (1721:1721:1721))
        (PORT d[3] (1681:1681:1681) (1962:1962:1962))
        (PORT d[4] (1531:1531:1531) (1801:1801:1801))
        (PORT d[5] (2933:2933:2933) (3353:3353:3353))
        (PORT d[6] (2287:2287:2287) (2640:2640:2640))
        (PORT d[7] (2205:2205:2205) (2572:2572:2572))
        (PORT d[8] (1611:1611:1611) (1880:1880:1880))
        (PORT d[9] (1654:1654:1654) (1916:1916:1916))
        (PORT d[10] (1314:1314:1314) (1561:1561:1561))
        (PORT d[11] (1665:1665:1665) (1937:1937:1937))
        (PORT d[12] (1625:1625:1625) (1875:1875:1875))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1190:1190:1190))
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1345:1345:1345))
        (PORT d[0] (1364:1364:1364) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1815:1815:1815))
        (PORT d[1] (3159:3159:3159) (3685:3685:3685))
        (PORT d[2] (1992:1992:1992) (2321:2321:2321))
        (PORT d[3] (1479:1479:1479) (1741:1741:1741))
        (PORT d[4] (1449:1449:1449) (1700:1700:1700))
        (PORT d[5] (3109:3109:3109) (3607:3607:3607))
        (PORT d[6] (1688:1688:1688) (1957:1957:1957))
        (PORT d[7] (1657:1657:1657) (1921:1921:1921))
        (PORT d[8] (1929:1929:1929) (2255:2255:2255))
        (PORT d[9] (1955:1955:1955) (2238:2238:2238))
        (PORT d[10] (2135:2135:2135) (2510:2510:2510))
        (PORT d[11] (1597:1597:1597) (1825:1825:1825))
        (PORT d[12] (1689:1689:1689) (1962:1962:1962))
        (PORT clk (1304:1304:1304) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1300:1300:1300))
        (PORT d[0] (961:961:961) (1100:1100:1100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3718:3718:3718))
        (PORT clk (1358:1358:1358) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1224:1224:1224))
        (PORT d[1] (1955:1955:1955) (2275:2275:2275))
        (PORT d[2] (1462:1462:1462) (1714:1714:1714))
        (PORT d[3] (1621:1621:1621) (1882:1882:1882))
        (PORT d[4] (1504:1504:1504) (1744:1744:1744))
        (PORT d[5] (3497:3497:3497) (4010:4010:4010))
        (PORT d[6] (2328:2328:2328) (2685:2685:2685))
        (PORT d[7] (2035:2035:2035) (2369:2369:2369))
        (PORT d[8] (1996:1996:1996) (2328:2328:2328))
        (PORT d[9] (1685:1685:1685) (1927:1927:1927))
        (PORT d[10] (1518:1518:1518) (1774:1774:1774))
        (PORT d[11] (1881:1881:1881) (2160:2160:2160))
        (PORT d[12] (2138:2138:2138) (2470:2470:2470))
        (PORT clk (1356:1356:1356) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1305:1305:1305))
        (PORT clk (1356:1356:1356) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1350:1350:1350))
        (PORT d[0] (1455:1455:1455) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2387:2387:2387))
        (PORT d[1] (1862:1862:1862) (2142:2142:2142))
        (PORT d[2] (1604:1604:1604) (1900:1900:1900))
        (PORT d[3] (1511:1511:1511) (1773:1773:1773))
        (PORT d[4] (1485:1485:1485) (1738:1738:1738))
        (PORT d[5] (2715:2715:2715) (3141:3141:3141))
        (PORT d[6] (1508:1508:1508) (1743:1743:1743))
        (PORT d[7] (1634:1634:1634) (1892:1892:1892))
        (PORT d[8] (1750:1750:1750) (2054:2054:2054))
        (PORT d[9] (2162:2162:2162) (2463:2463:2463))
        (PORT d[10] (2032:2032:2032) (2389:2389:2389))
        (PORT d[11] (1772:1772:1772) (2002:2002:2002))
        (PORT d[12] (1929:1929:1929) (2238:2238:2238))
        (PORT clk (1310:1310:1310) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
        (PORT d[0] (920:920:920) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1091:1091:1091))
        (PORT datab (515:515:515) (613:613:613))
        (PORT datac (406:406:406) (503:503:503))
        (PORT datad (1062:1062:1062) (1236:1236:1236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (425:425:425))
        (PORT datab (426:426:426) (525:525:525))
        (PORT datac (857:857:857) (949:949:949))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (640:640:640) (748:748:748))
        (PORT datac (669:669:669) (786:786:786))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (730:730:730))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (668:668:668) (786:786:786))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1769:1769:1769))
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1422:1422:1422))
        (PORT d[1] (2264:2264:2264) (2589:2589:2589))
        (PORT d[2] (1471:1471:1471) (1657:1657:1657))
        (PORT d[3] (1250:1250:1250) (1410:1410:1410))
        (PORT d[4] (2525:2525:2525) (2884:2884:2884))
        (PORT d[5] (1296:1296:1296) (1467:1467:1467))
        (PORT d[6] (1686:1686:1686) (1895:1895:1895))
        (PORT d[7] (2101:2101:2101) (2450:2450:2450))
        (PORT d[8] (1316:1316:1316) (1558:1558:1558))
        (PORT d[9] (1675:1675:1675) (1949:1949:1949))
        (PORT d[10] (1487:1487:1487) (1692:1692:1692))
        (PORT d[11] (1438:1438:1438) (1697:1697:1697))
        (PORT d[12] (1789:1789:1789) (2062:2062:2062))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1872:1872:1872))
        (PORT clk (1330:1330:1330) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (PORT d[0] (2012:2012:2012) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1876:1876:1876))
        (PORT d[1] (2083:2083:2083) (2411:2411:2411))
        (PORT d[2] (1449:1449:1449) (1696:1696:1696))
        (PORT d[3] (1517:1517:1517) (1773:1773:1773))
        (PORT d[4] (1807:1807:1807) (2041:2041:2041))
        (PORT d[5] (1685:1685:1685) (1902:1902:1902))
        (PORT d[6] (1698:1698:1698) (1986:1986:1986))
        (PORT d[7] (2015:2015:2015) (2323:2323:2323))
        (PORT d[8] (1777:1777:1777) (2066:2066:2066))
        (PORT d[9] (2435:2435:2435) (2798:2798:2798))
        (PORT d[10] (778:778:778) (926:926:926))
        (PORT d[11] (1827:1827:1827) (2067:2067:2067))
        (PORT d[12] (1838:1838:1838) (2141:2141:2141))
        (PORT clk (1284:1284:1284) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1280:1280:1280))
        (PORT d[0] (1084:1084:1084) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2216:2216:2216))
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1935:1935:1935))
        (PORT d[1] (1792:1792:1792) (2094:2094:2094))
        (PORT d[2] (1766:1766:1766) (1982:1982:1982))
        (PORT d[3] (1777:1777:1777) (1972:1972:1972))
        (PORT d[4] (1743:1743:1743) (1975:1975:1975))
        (PORT d[5] (1593:1593:1593) (1823:1823:1823))
        (PORT d[6] (2067:2067:2067) (2360:2360:2360))
        (PORT d[7] (2161:2161:2161) (2507:2507:2507))
        (PORT d[8] (1243:1243:1243) (1462:1462:1462))
        (PORT d[9] (2088:2088:2088) (2424:2424:2424))
        (PORT d[10] (2390:2390:2390) (2822:2822:2822))
        (PORT d[11] (1814:1814:1814) (2137:2137:2137))
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1693:1693:1693))
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (PORT d[0] (1784:1784:1784) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2027:2027:2027))
        (PORT d[1] (1965:1965:1965) (2284:2284:2284))
        (PORT d[2] (1280:1280:1280) (1497:1497:1497))
        (PORT d[3] (1490:1490:1490) (1743:1743:1743))
        (PORT d[4] (2247:2247:2247) (2563:2563:2563))
        (PORT d[5] (2242:2242:2242) (2572:2572:2572))
        (PORT d[6] (1549:1549:1549) (1816:1816:1816))
        (PORT d[7] (1641:1641:1641) (1884:1884:1884))
        (PORT d[8] (1400:1400:1400) (1623:1623:1623))
        (PORT d[9] (1697:1697:1697) (1941:1941:1941))
        (PORT d[10] (1156:1156:1156) (1357:1357:1357))
        (PORT d[11] (2324:2324:2324) (2696:2696:2696))
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
        (PORT d[0] (1584:1584:1584) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1169:1169:1169))
        (PORT datab (807:807:807) (941:941:941))
        (PORT datac (1805:1805:1805) (2084:2084:2084))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3443:3443:3443))
        (PORT clk (1394:1394:1394) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1562:1562:1562))
        (PORT d[1] (959:959:959) (1108:1108:1108))
        (PORT d[2] (1790:1790:1790) (2120:2120:2120))
        (PORT d[3] (1154:1154:1154) (1331:1331:1331))
        (PORT d[4] (1119:1119:1119) (1276:1276:1276))
        (PORT d[5] (1176:1176:1176) (1343:1343:1343))
        (PORT d[6] (1284:1284:1284) (1466:1466:1466))
        (PORT d[7] (2158:2158:2158) (2514:2514:2514))
        (PORT d[8] (2035:2035:2035) (2381:2381:2381))
        (PORT d[9] (1111:1111:1111) (1313:1313:1313))
        (PORT d[10] (1407:1407:1407) (1611:1611:1611))
        (PORT d[11] (1607:1607:1607) (1875:1875:1875))
        (PORT d[12] (1403:1403:1403) (1623:1623:1623))
        (PORT clk (1392:1392:1392) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1302:1302:1302))
        (PORT clk (1392:1392:1392) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1387:1387:1387))
        (PORT d[0] (1488:1488:1488) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1852:1852:1852))
        (PORT d[1] (1351:1351:1351) (1553:1553:1553))
        (PORT d[2] (1324:1324:1324) (1546:1546:1546))
        (PORT d[3] (1177:1177:1177) (1370:1370:1370))
        (PORT d[4] (1243:1243:1243) (1413:1413:1413))
        (PORT d[5] (1885:1885:1885) (2161:2161:2161))
        (PORT d[6] (1274:1274:1274) (1510:1510:1510))
        (PORT d[7] (1482:1482:1482) (1717:1717:1717))
        (PORT d[8] (1449:1449:1449) (1681:1681:1681))
        (PORT d[9] (1534:1534:1534) (1760:1760:1760))
        (PORT d[10] (1862:1862:1862) (2175:2175:2175))
        (PORT d[11] (1536:1536:1536) (1772:1772:1772))
        (PORT d[12] (1269:1269:1269) (1491:1491:1491))
        (PORT clk (1346:1346:1346) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (PORT d[0] (905:905:905) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3744:3744:3744))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1980:1980:1980))
        (PORT d[1] (2166:2166:2166) (2494:2494:2494))
        (PORT d[2] (1240:1240:1240) (1419:1419:1419))
        (PORT d[3] (2395:2395:2395) (2780:2780:2780))
        (PORT d[4] (1934:1934:1934) (2217:2217:2217))
        (PORT d[5] (1554:1554:1554) (1803:1803:1803))
        (PORT d[6] (1905:1905:1905) (2182:2182:2182))
        (PORT d[7] (1693:1693:1693) (1947:1947:1947))
        (PORT d[8] (1662:1662:1662) (1952:1952:1952))
        (PORT d[9] (1734:1734:1734) (2039:2039:2039))
        (PORT d[10] (2191:2191:2191) (2604:2604:2604))
        (PORT d[11] (1530:1530:1530) (1788:1788:1788))
        (PORT d[12] (2116:2116:2116) (2467:2467:2467))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1120:1120:1120))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (1302:1302:1302) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1687:1687:1687))
        (PORT d[1] (1144:1144:1144) (1307:1307:1307))
        (PORT d[2] (2088:2088:2088) (2446:2446:2446))
        (PORT d[3] (1883:1883:1883) (2220:2220:2220))
        (PORT d[4] (1985:1985:1985) (2312:2312:2312))
        (PORT d[5] (1316:1316:1316) (1511:1511:1511))
        (PORT d[6] (1347:1347:1347) (1590:1590:1590))
        (PORT d[7] (2106:2106:2106) (2465:2465:2465))
        (PORT d[8] (1990:1990:1990) (2304:2304:2304))
        (PORT d[9] (2930:2930:2930) (3366:3366:3366))
        (PORT d[10] (1437:1437:1437) (1691:1691:1691))
        (PORT d[11] (2931:2931:2931) (3313:3313:3313))
        (PORT d[12] (1726:1726:1726) (1977:1977:1977))
        (PORT clk (1308:1308:1308) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (PORT d[0] (441:441:441) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (653:653:653))
        (PORT datab (812:812:812) (947:947:947))
        (PORT datac (966:966:966) (1099:1099:1099))
        (PORT datad (507:507:507) (578:578:578))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3244:3244:3244))
        (PORT clk (1395:1395:1395) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1776:1776:1776))
        (PORT d[1] (970:970:970) (1119:1119:1119))
        (PORT d[2] (1974:1974:1974) (2329:2329:2329))
        (PORT d[3] (956:956:956) (1100:1100:1100))
        (PORT d[4] (947:947:947) (1083:1083:1083))
        (PORT d[5] (1145:1145:1145) (1316:1316:1316))
        (PORT d[6] (1086:1086:1086) (1237:1237:1237))
        (PORT d[7] (2341:2341:2341) (2723:2723:2723))
        (PORT d[8] (2164:2164:2164) (2523:2523:2523))
        (PORT d[9] (1295:1295:1295) (1525:1525:1525))
        (PORT d[10] (1242:1242:1242) (1426:1426:1426))
        (PORT d[11] (1633:1633:1633) (1925:1925:1925))
        (PORT d[12] (1268:1268:1268) (1442:1442:1442))
        (PORT clk (1393:1393:1393) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1398:1398:1398))
        (PORT clk (1393:1393:1393) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1387:1387:1387))
        (PORT d[0] (1259:1259:1259) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1659:1659:1659))
        (PORT d[1] (1375:1375:1375) (1586:1586:1586))
        (PORT d[2] (1331:1331:1331) (1574:1574:1574))
        (PORT d[3] (1321:1321:1321) (1531:1531:1531))
        (PORT d[4] (1471:1471:1471) (1675:1675:1675))
        (PORT d[5] (2284:2284:2284) (2620:2620:2620))
        (PORT d[6] (1408:1408:1408) (1664:1664:1664))
        (PORT d[7] (1382:1382:1382) (1613:1613:1613))
        (PORT d[8] (1402:1402:1402) (1636:1636:1636))
        (PORT d[9] (1332:1332:1332) (1528:1528:1528))
        (PORT d[10] (1846:1846:1846) (2160:2160:2160))
        (PORT d[11] (1166:1166:1166) (1339:1339:1339))
        (PORT d[12] (1245:1245:1245) (1467:1467:1467))
        (PORT clk (1338:1338:1338) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (PORT d[0] (942:942:942) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (3014:3014:3014))
        (PORT clk (1381:1381:1381) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1969:1969:1969))
        (PORT d[1] (767:767:767) (874:874:874))
        (PORT d[2] (860:860:860) (980:980:980))
        (PORT d[3] (755:755:755) (869:869:869))
        (PORT d[4] (924:924:924) (1054:1054:1054))
        (PORT d[5] (790:790:790) (900:900:900))
        (PORT d[6] (902:902:902) (1029:1029:1029))
        (PORT d[7] (2214:2214:2214) (2537:2537:2537))
        (PORT d[8] (2182:2182:2182) (2536:2536:2536))
        (PORT d[9] (1511:1511:1511) (1778:1778:1778))
        (PORT d[10] (1307:1307:1307) (1503:1503:1503))
        (PORT d[11] (1558:1558:1558) (1835:1835:1835))
        (PORT d[12] (2612:2612:2612) (3022:3022:3022))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (892:892:892))
        (PORT clk (1379:1379:1379) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1372:1372:1372))
        (PORT d[0] (1129:1129:1129) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1394:1394:1394))
        (PORT d[1] (1346:1346:1346) (1555:1555:1555))
        (PORT d[2] (1497:1497:1497) (1758:1758:1758))
        (PORT d[3] (1175:1175:1175) (1362:1362:1362))
        (PORT d[4] (1655:1655:1655) (1887:1887:1887))
        (PORT d[5] (2461:2461:2461) (2818:2818:2818))
        (PORT d[6] (1316:1316:1316) (1556:1556:1556))
        (PORT d[7] (1569:1569:1569) (1826:1826:1826))
        (PORT d[8] (1597:1597:1597) (1860:1860:1860))
        (PORT d[9] (1306:1306:1306) (1496:1496:1496))
        (PORT d[10] (1651:1651:1651) (1937:1937:1937))
        (PORT d[11] (1875:1875:1875) (2149:2149:2149))
        (PORT d[12] (1421:1421:1421) (1663:1663:1663))
        (PORT clk (1325:1325:1325) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1319:1319:1319))
        (PORT d[0] (609:609:609) (666:666:666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (852:852:852) (970:970:970))
        (PORT datac (817:817:817) (930:930:930))
        (PORT datad (791:791:791) (920:920:920))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2681:2681:2681))
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1691:1691:1691))
        (PORT d[1] (1347:1347:1347) (1576:1576:1576))
        (PORT d[2] (1904:1904:1904) (2235:2235:2235))
        (PORT d[3] (1763:1763:1763) (2044:2044:2044))
        (PORT d[4] (1757:1757:1757) (2072:2072:2072))
        (PORT d[5] (1028:1028:1028) (1193:1193:1193))
        (PORT d[6] (748:748:748) (880:880:880))
        (PORT d[7] (1954:1954:1954) (2271:2271:2271))
        (PORT d[8] (426:426:426) (515:515:515))
        (PORT d[9] (1170:1170:1170) (1355:1355:1355))
        (PORT d[10] (557:557:557) (661:661:661))
        (PORT d[11] (677:677:677) (798:798:798))
        (PORT d[12] (457:457:457) (556:556:556))
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (861:861:861))
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
        (PORT d[0] (1088:1088:1088) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1562:1562:1562))
        (PORT d[1] (1791:1791:1791) (2074:2074:2074))
        (PORT d[2] (1200:1200:1200) (1426:1426:1426))
        (PORT d[3] (1582:1582:1582) (1838:1838:1838))
        (PORT d[4] (1459:1459:1459) (1668:1668:1668))
        (PORT d[5] (2097:2097:2097) (2419:2419:2419))
        (PORT d[6] (1195:1195:1195) (1388:1388:1388))
        (PORT d[7] (1345:1345:1345) (1564:1564:1564))
        (PORT d[8] (1118:1118:1118) (1303:1303:1303))
        (PORT d[9] (922:922:922) (1072:1072:1072))
        (PORT d[10] (1277:1277:1277) (1464:1464:1464))
        (PORT d[11] (1950:1950:1950) (2254:2254:2254))
        (PORT d[12] (1404:1404:1404) (1634:1634:1634))
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
        (PORT d[0] (860:860:860) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2901:2901:2901))
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1292:1292:1292))
        (PORT d[1] (1391:1391:1391) (1626:1626:1626))
        (PORT d[2] (1634:1634:1634) (1917:1917:1917))
        (PORT d[3] (1715:1715:1715) (1984:1984:1984))
        (PORT d[4] (1389:1389:1389) (1630:1630:1630))
        (PORT d[5] (1717:1717:1717) (1969:1969:1969))
        (PORT d[6] (1234:1234:1234) (1423:1423:1423))
        (PORT d[7] (2648:2648:2648) (3086:3086:3086))
        (PORT d[8] (1677:1677:1677) (1976:1976:1976))
        (PORT d[9] (1309:1309:1309) (1514:1514:1514))
        (PORT d[10] (1304:1304:1304) (1552:1552:1552))
        (PORT d[11] (1681:1681:1681) (1954:1954:1954))
        (PORT d[12] (1338:1338:1338) (1549:1549:1549))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1456:1456:1456))
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
        (PORT d[0] (1599:1599:1599) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2326:2326:2326))
        (PORT d[1] (1610:1610:1610) (1840:1840:1840))
        (PORT d[2] (1211:1211:1211) (1435:1435:1435))
        (PORT d[3] (1429:1429:1429) (1661:1661:1661))
        (PORT d[4] (1458:1458:1458) (1700:1700:1700))
        (PORT d[5] (2540:2540:2540) (2931:2931:2931))
        (PORT d[6] (1462:1462:1462) (1715:1715:1715))
        (PORT d[7] (1380:1380:1380) (1597:1597:1597))
        (PORT d[8] (1637:1637:1637) (1906:1906:1906))
        (PORT d[9] (1600:1600:1600) (1837:1837:1837))
        (PORT d[10] (1600:1600:1600) (1843:1843:1843))
        (PORT d[11] (1568:1568:1568) (1792:1792:1792))
        (PORT d[12] (1432:1432:1432) (1665:1665:1665))
        (PORT clk (1316:1316:1316) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1312:1312:1312))
        (PORT d[0] (1209:1209:1209) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3512:3512:3512))
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1247:1247:1247))
        (PORT d[1] (1627:1627:1627) (1909:1909:1909))
        (PORT d[2] (1331:1331:1331) (1571:1571:1571))
        (PORT d[3] (1464:1464:1464) (1709:1709:1709))
        (PORT d[4] (1372:1372:1372) (1600:1600:1600))
        (PORT d[5] (3154:3154:3154) (3627:3627:3627))
        (PORT d[6] (2395:2395:2395) (2757:2757:2757))
        (PORT d[7] (2024:2024:2024) (2361:2361:2361))
        (PORT d[8] (1828:1828:1828) (2143:2143:2143))
        (PORT d[9] (1873:1873:1873) (2143:2143:2143))
        (PORT d[10] (1354:1354:1354) (1588:1588:1588))
        (PORT d[11] (1688:1688:1688) (1936:1936:1936))
        (PORT d[12] (1812:1812:1812) (2099:2099:2099))
        (PORT clk (1335:1335:1335) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1753:1753:1753))
        (PORT clk (1335:1335:1335) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (PORT d[0] (1860:1860:1860) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2564:2564:2564))
        (PORT d[1] (2052:2052:2052) (2359:2359:2359))
        (PORT d[2] (1790:1790:1790) (2111:2111:2111))
        (PORT d[3] (1831:1831:1831) (2127:2127:2127))
        (PORT d[4] (1652:1652:1652) (1925:1925:1925))
        (PORT d[5] (2890:2890:2890) (3336:3336:3336))
        (PORT d[6] (1843:1843:1843) (2136:2136:2136))
        (PORT d[7] (1790:1790:1790) (2065:2065:2065))
        (PORT d[8] (1935:1935:1935) (2265:2265:2265))
        (PORT d[9] (2268:2268:2268) (2575:2575:2575))
        (PORT d[10] (2518:2518:2518) (2931:2931:2931))
        (PORT d[11] (1814:1814:1814) (2063:2063:2063))
        (PORT d[12] (2098:2098:2098) (2435:2435:2435))
        (PORT clk (1290:1290:1290) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1285:1285:1285))
        (PORT d[0] (1378:1378:1378) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2781:2781:2781))
        (PORT clk (1356:1356:1356) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2398:2398:2398))
        (PORT d[1] (776:776:776) (894:894:894))
        (PORT d[2] (832:832:832) (946:946:946))
        (PORT d[3] (797:797:797) (916:916:916))
        (PORT d[4] (1086:1086:1086) (1245:1245:1245))
        (PORT d[5] (818:818:818) (944:944:944))
        (PORT d[6] (926:926:926) (1059:1059:1059))
        (PORT d[7] (2204:2204:2204) (2525:2525:2525))
        (PORT d[8] (2005:2005:2005) (2335:2335:2335))
        (PORT d[9] (1677:1677:1677) (1966:1966:1966))
        (PORT d[10] (1083:1083:1083) (1248:1248:1248))
        (PORT d[11] (1361:1361:1361) (1607:1607:1607))
        (PORT d[12] (2470:2470:2470) (2866:2866:2866))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (820:820:820))
        (PORT clk (1354:1354:1354) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1350:1350:1350))
        (PORT d[0] (1060:1060:1060) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1609:1609:1609))
        (PORT d[1] (985:985:985) (1136:1136:1136))
        (PORT d[2] (1533:1533:1533) (1808:1808:1808))
        (PORT d[3] (1327:1327:1327) (1536:1536:1536))
        (PORT d[4] (1834:1834:1834) (2090:2090:2090))
        (PORT d[5] (1097:1097:1097) (1249:1249:1249))
        (PORT d[6] (1323:1323:1323) (1564:1564:1564))
        (PORT d[7] (1738:1738:1738) (2017:2017:2017))
        (PORT d[8] (1759:1759:1759) (2039:2039:2039))
        (PORT d[9] (1326:1326:1326) (1518:1518:1518))
        (PORT d[10] (1853:1853:1853) (2171:2171:2171))
        (PORT d[11] (826:826:826) (954:954:954))
        (PORT d[12] (1458:1458:1458) (1712:1712:1712))
        (PORT clk (1308:1308:1308) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (PORT d[0] (673:673:673) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (261:261:261))
        (PORT datab (944:944:944) (1102:1102:1102))
        (PORT datac (846:846:846) (997:997:997))
        (PORT datad (630:630:630) (718:718:718))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (261:261:261))
        (PORT datab (831:831:831) (966:966:966))
        (PORT datac (1238:1238:1238) (1372:1372:1372))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (622:622:622))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (773:773:773) (904:904:904))
        (PORT datad (472:472:472) (538:538:538))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (611:611:611))
        (PORT datab (631:631:631) (736:736:736))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1784:1784:1784))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1431:1431:1431))
        (PORT d[1] (1331:1331:1331) (1509:1509:1509))
        (PORT d[2] (1486:1486:1486) (1672:1672:1672))
        (PORT d[3] (1236:1236:1236) (1390:1390:1390))
        (PORT d[4] (2536:2536:2536) (2896:2896:2896))
        (PORT d[5] (1290:1290:1290) (1460:1460:1460))
        (PORT d[6] (1677:1677:1677) (1883:1883:1883))
        (PORT d[7] (2275:2275:2275) (2647:2647:2647))
        (PORT d[8] (1319:1319:1319) (1564:1564:1564))
        (PORT d[9] (1668:1668:1668) (1941:1941:1941))
        (PORT d[10] (1493:1493:1493) (1703:1703:1703))
        (PORT d[11] (1439:1439:1439) (1698:1698:1698))
        (PORT d[12] (1821:1821:1821) (2090:2090:2090))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1323:1323:1323))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1523:1523:1523) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1882:1882:1882))
        (PORT d[1] (2234:2234:2234) (2581:2581:2581))
        (PORT d[2] (1456:1456:1456) (1708:1708:1708))
        (PORT d[3] (1469:1469:1469) (1725:1725:1725))
        (PORT d[4] (1658:1658:1658) (1874:1874:1874))
        (PORT d[5] (1679:1679:1679) (1899:1899:1899))
        (PORT d[6] (1516:1516:1516) (1776:1776:1776))
        (PORT d[7] (1836:1836:1836) (2117:2117:2117))
        (PORT d[8] (1773:1773:1773) (2059:2059:2059))
        (PORT d[9] (1894:1894:1894) (2175:2175:2175))
        (PORT d[10] (942:942:942) (1106:1106:1106))
        (PORT d[11] (1657:1657:1657) (1877:1877:1877))
        (PORT d[12] (1843:1843:1843) (2147:2147:2147))
        (PORT clk (1290:1290:1290) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (PORT d[0] (935:935:935) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2181:2181:2181))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1649:1649:1649))
        (PORT d[1] (1650:1650:1650) (1842:1842:1842))
        (PORT d[2] (1483:1483:1483) (1678:1678:1678))
        (PORT d[3] (1436:1436:1436) (1622:1622:1622))
        (PORT d[4] (1416:1416:1416) (1596:1596:1596))
        (PORT d[5] (1484:1484:1484) (1677:1677:1677))
        (PORT d[6] (1519:1519:1519) (1703:1703:1703))
        (PORT d[7] (2170:2170:2170) (2520:2520:2520))
        (PORT d[8] (1136:1136:1136) (1354:1354:1354))
        (PORT d[9] (1468:1468:1468) (1711:1711:1711))
        (PORT d[10] (1773:1773:1773) (2018:2018:2018))
        (PORT d[11] (1182:1182:1182) (1395:1395:1395))
        (PORT d[12] (1425:1425:1425) (1650:1650:1650))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1021:1021:1021))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1214:1214:1214) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2082:2082:2082))
        (PORT d[1] (1559:1559:1559) (1814:1814:1814))
        (PORT d[2] (1440:1440:1440) (1681:1681:1681))
        (PORT d[3] (1285:1285:1285) (1509:1509:1509))
        (PORT d[4] (1751:1751:1751) (1966:1966:1966))
        (PORT d[5] (1991:1991:1991) (2289:2289:2289))
        (PORT d[6] (1136:1136:1136) (1345:1345:1345))
        (PORT d[7] (1672:1672:1672) (1923:1923:1923))
        (PORT d[8] (1307:1307:1307) (1526:1526:1526))
        (PORT d[9] (2024:2024:2024) (2326:2326:2326))
        (PORT d[10] (1285:1285:1285) (1493:1493:1493))
        (PORT d[11] (1825:1825:1825) (2064:2064:2064))
        (PORT d[12] (2005:2005:2005) (2336:2336:2336))
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (PORT d[0] (856:856:856) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (255:255:255))
        (PORT datab (843:843:843) (979:979:979))
        (PORT datac (849:849:849) (1000:1000:1000))
        (PORT datad (1196:1196:1196) (1378:1378:1378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1991:1991:1991))
        (PORT clk (1367:1367:1367) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1450:1450:1450))
        (PORT d[1] (1482:1482:1482) (1655:1655:1655))
        (PORT d[2] (1448:1448:1448) (1635:1635:1635))
        (PORT d[3] (1151:1151:1151) (1298:1298:1298))
        (PORT d[4] (2711:2711:2711) (3092:3092:3092))
        (PORT d[5] (1282:1282:1282) (1448:1448:1448))
        (PORT d[6] (1502:1502:1502) (1686:1686:1686))
        (PORT d[7] (2357:2357:2357) (2733:2733:2733))
        (PORT d[8] (1151:1151:1151) (1379:1379:1379))
        (PORT d[9] (1680:1680:1680) (1957:1957:1957))
        (PORT d[10] (1604:1604:1604) (1827:1827:1827))
        (PORT d[11] (1389:1389:1389) (1643:1643:1643))
        (PORT d[12] (1613:1613:1613) (1867:1867:1867))
        (PORT clk (1365:1365:1365) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1378:1378:1378))
        (PORT clk (1365:1365:1365) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1357:1357:1357))
        (PORT d[0] (1570:1570:1570) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1878:1878:1878))
        (PORT d[1] (1736:1736:1736) (2022:2022:2022))
        (PORT d[2] (1251:1251:1251) (1469:1469:1469))
        (PORT d[3] (1432:1432:1432) (1666:1666:1666))
        (PORT d[4] (1593:1593:1593) (1791:1791:1791))
        (PORT d[5] (1671:1671:1671) (1884:1884:1884))
        (PORT d[6] (1301:1301:1301) (1525:1525:1525))
        (PORT d[7] (1649:1649:1649) (1900:1900:1900))
        (PORT d[8] (1581:1581:1581) (1840:1840:1840))
        (PORT d[9] (1739:1739:1739) (1999:1999:1999))
        (PORT d[10] (1122:1122:1122) (1313:1313:1313))
        (PORT d[11] (1644:1644:1644) (1859:1859:1859))
        (PORT d[12] (1851:1851:1851) (2155:2155:2155))
        (PORT clk (1310:1310:1310) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1305:1305:1305))
        (PORT d[0] (1193:1193:1193) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2561:2561:2561))
        (PORT clk (1336:1336:1336) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (2205:2205:2205))
        (PORT d[1] (2327:2327:2327) (2668:2668:2668))
        (PORT d[2] (1226:1226:1226) (1403:1403:1403))
        (PORT d[3] (2573:2573:2573) (2981:2981:2981))
        (PORT d[4] (1263:1263:1263) (1443:1443:1443))
        (PORT d[5] (999:999:999) (1150:1150:1150))
        (PORT d[6] (1085:1085:1085) (1233:1233:1233))
        (PORT d[7] (2030:2030:2030) (2328:2328:2328))
        (PORT d[8] (1823:1823:1823) (2131:2131:2131))
        (PORT d[9] (1710:1710:1710) (2004:2004:2004))
        (PORT d[10] (1279:1279:1279) (1476:1476:1476))
        (PORT d[11] (1896:1896:1896) (2212:2212:2212))
        (PORT d[12] (2271:2271:2271) (2640:2640:2640))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1118:1118:1118))
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1331:1331:1331))
        (PORT d[0] (1183:1183:1183) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1641:1641:1641))
        (PORT d[1] (937:937:937) (1069:1069:1069))
        (PORT d[2] (1390:1390:1390) (1642:1642:1642))
        (PORT d[3] (1522:1522:1522) (1763:1763:1763))
        (PORT d[4] (2013:2013:2013) (2290:2290:2290))
        (PORT d[5] (1100:1100:1100) (1259:1259:1259))
        (PORT d[6] (1513:1513:1513) (1783:1783:1783))
        (PORT d[7] (803:803:803) (914:914:914))
        (PORT d[8] (2156:2156:2156) (2486:2486:2486))
        (PORT d[9] (1502:1502:1502) (1715:1715:1715))
        (PORT d[10] (2031:2031:2031) (2373:2373:2373))
        (PORT d[11] (659:659:659) (760:760:760))
        (PORT d[12] (1643:1643:1643) (1921:1921:1921))
        (PORT clk (1289:1289:1289) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1285:1285:1285))
        (PORT d[0] (488:488:488) (514:514:514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (255:255:255))
        (PORT datab (866:866:866) (998:998:998))
        (PORT datac (850:850:850) (1002:1002:1002))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3571:3571:3571))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (977:977:977))
        (PORT d[1] (2441:2441:2441) (2828:2828:2828))
        (PORT d[2] (1980:1980:1980) (2307:2307:2307))
        (PORT d[3] (1521:1521:1521) (1770:1770:1770))
        (PORT d[4] (1730:1730:1730) (2027:2027:2027))
        (PORT d[5] (2235:2235:2235) (2563:2563:2563))
        (PORT d[6] (1263:1263:1263) (1465:1465:1465))
        (PORT d[7] (1998:1998:1998) (2323:2323:2323))
        (PORT d[8] (1637:1637:1637) (1927:1927:1927))
        (PORT d[9] (927:927:927) (1080:1080:1080))
        (PORT d[10] (1670:1670:1670) (1966:1966:1966))
        (PORT d[11] (1328:1328:1328) (1555:1555:1555))
        (PORT d[12] (1136:1136:1136) (1319:1319:1319))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1250:1250:1250))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (1435:1435:1435) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2340:2340:2340))
        (PORT d[1] (1401:1401:1401) (1600:1600:1600))
        (PORT d[2] (1535:1535:1535) (1792:1792:1792))
        (PORT d[3] (1773:1773:1773) (2060:2060:2060))
        (PORT d[4] (1276:1276:1276) (1496:1496:1496))
        (PORT d[5] (2521:2521:2521) (2918:2918:2918))
        (PORT d[6] (1804:1804:1804) (2106:2106:2106))
        (PORT d[7] (1905:1905:1905) (2192:2192:2192))
        (PORT d[8] (2018:2018:2018) (2343:2343:2343))
        (PORT d[9] (1565:1565:1565) (1799:1799:1799))
        (PORT d[10] (1587:1587:1587) (1823:1823:1823))
        (PORT d[11] (1206:1206:1206) (1375:1375:1375))
        (PORT d[12] (1797:1797:1797) (2082:2082:2082))
        (PORT clk (1289:1289:1289) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1286:1286:1286))
        (PORT d[0] (1161:1161:1161) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2329:2329:2329))
        (PORT clk (1388:1388:1388) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1786:1786:1786))
        (PORT d[1] (794:794:794) (908:908:908))
        (PORT d[2] (898:898:898) (1018:1018:1018))
        (PORT d[3] (776:776:776) (894:894:894))
        (PORT d[4] (803:803:803) (928:928:928))
        (PORT d[5] (830:830:830) (959:959:959))
        (PORT d[6] (922:922:922) (1050:1050:1050))
        (PORT d[7] (2374:2374:2374) (2762:2762:2762))
        (PORT d[8] (2193:2193:2193) (2559:2559:2559))
        (PORT d[9] (1332:1332:1332) (1569:1569:1569))
        (PORT d[10] (1081:1081:1081) (1247:1247:1247))
        (PORT d[11] (1640:1640:1640) (1928:1928:1928))
        (PORT d[12] (1275:1275:1275) (1450:1450:1450))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1551:1551:1551))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1380:1380:1380))
        (PORT d[0] (1718:1718:1718) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1434:1434:1434))
        (PORT d[1] (1165:1165:1165) (1334:1334:1334))
        (PORT d[2] (1482:1482:1482) (1738:1738:1738))
        (PORT d[3] (1488:1488:1488) (1720:1720:1720))
        (PORT d[4] (1813:1813:1813) (2054:2054:2054))
        (PORT d[5] (2422:2422:2422) (2770:2770:2770))
        (PORT d[6] (1359:1359:1359) (1611:1611:1611))
        (PORT d[7] (1535:1535:1535) (1782:1782:1782))
        (PORT d[8] (1423:1423:1423) (1658:1658:1658))
        (PORT d[9] (1167:1167:1167) (1341:1341:1341))
        (PORT d[10] (1880:1880:1880) (2203:2203:2203))
        (PORT d[11] (1164:1164:1164) (1337:1337:1337))
        (PORT d[12] (1426:1426:1426) (1668:1668:1668))
        (PORT clk (1333:1333:1333) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1328:1328:1328))
        (PORT d[0] (1277:1277:1277) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (259:259:259))
        (PORT datab (917:917:917) (1066:1066:1066))
        (PORT datac (847:847:847) (999:999:999))
        (PORT datad (817:817:817) (926:926:926))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (140:140:140) (189:189:189))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (3075:3075:3075))
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1396:1396:1396))
        (PORT d[1] (1897:1897:1897) (2209:2209:2209))
        (PORT d[2] (1356:1356:1356) (1597:1597:1597))
        (PORT d[3] (1666:1666:1666) (1935:1935:1935))
        (PORT d[4] (1532:1532:1532) (1799:1799:1799))
        (PORT d[5] (2778:2778:2778) (3184:3184:3184))
        (PORT d[6] (2152:2152:2152) (2491:2491:2491))
        (PORT d[7] (2031:2031:2031) (2375:2375:2375))
        (PORT d[8] (1425:1425:1425) (1670:1670:1670))
        (PORT d[9] (1483:1483:1483) (1718:1718:1718))
        (PORT d[10] (1481:1481:1481) (1749:1749:1749))
        (PORT d[11] (1483:1483:1483) (1727:1727:1727))
        (PORT d[12] (1612:1612:1612) (1862:1862:1862))
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1241:1241:1241))
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (PORT d[0] (1399:1399:1399) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1847:1847:1847))
        (PORT d[1] (2994:2994:2994) (3496:3496:3496))
        (PORT d[2] (2153:2153:2153) (2498:2498:2498))
        (PORT d[3] (1646:1646:1646) (1930:1930:1930))
        (PORT d[4] (1457:1457:1457) (1713:1713:1713))
        (PORT d[5] (3128:3128:3128) (3630:3630:3630))
        (PORT d[6] (1714:1714:1714) (1991:1991:1991))
        (PORT d[7] (1813:1813:1813) (2094:2094:2094))
        (PORT d[8] (1924:1924:1924) (2244:2244:2244))
        (PORT d[9] (1957:1957:1957) (2244:2244:2244))
        (PORT d[10] (2300:2300:2300) (2693:2693:2693))
        (PORT d[11] (1589:1589:1589) (1816:1816:1816))
        (PORT d[12] (1621:1621:1621) (1890:1890:1890))
        (PORT clk (1300:1300:1300) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
        (PORT d[0] (1005:1005:1005) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2718:2718:2718))
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1989:1989:1989))
        (PORT d[1] (2174:2174:2174) (2502:2502:2502))
        (PORT d[2] (1238:1238:1238) (1416:1416:1416))
        (PORT d[3] (2403:2403:2403) (2790:2790:2790))
        (PORT d[4] (1923:1923:1923) (2209:2209:2209))
        (PORT d[5] (1164:1164:1164) (1335:1335:1335))
        (PORT d[6] (1900:1900:1900) (2175:2175:2175))
        (PORT d[7] (1837:1837:1837) (2108:2108:2108))
        (PORT d[8] (1649:1649:1649) (1932:1932:1932))
        (PORT d[9] (1337:1337:1337) (1570:1570:1570))
        (PORT d[10] (2221:2221:2221) (2643:2643:2643))
        (PORT d[11] (1722:1722:1722) (2014:2014:2014))
        (PORT d[12] (2092:2092:2092) (2436:2436:2436))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1640:1640:1640))
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (PORT d[0] (1745:1745:1745) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1822:1822:1822))
        (PORT d[1] (1126:1126:1126) (1285:1285:1285))
        (PORT d[2] (2262:2262:2262) (2644:2644:2644))
        (PORT d[3] (1901:1901:1901) (2242:2242:2242))
        (PORT d[4] (2157:2157:2157) (2506:2506:2506))
        (PORT d[5] (2880:2880:2880) (3335:3335:3335))
        (PORT d[6] (1324:1324:1324) (1562:1562:1562))
        (PORT d[7] (808:808:808) (924:924:924))
        (PORT d[8] (1979:1979:1979) (2290:2290:2290))
        (PORT d[9] (2945:2945:2945) (3384:3384:3384))
        (PORT d[10] (1455:1455:1455) (1705:1705:1705))
        (PORT d[11] (815:815:815) (931:931:931))
        (PORT d[12] (1602:1602:1602) (1875:1875:1875))
        (PORT clk (1302:1302:1302) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1299:1299:1299))
        (PORT d[0] (995:995:995) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (255:255:255))
        (PORT datab (1066:1066:1066) (1248:1248:1248))
        (PORT datac (850:850:850) (1002:1002:1002))
        (PORT datad (638:638:638) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3556:3556:3556))
        (PORT clk (1377:1377:1377) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1788:1788:1788))
        (PORT d[1] (1785:1785:1785) (2039:2039:2039))
        (PORT d[2] (2456:2456:2456) (2801:2801:2801))
        (PORT d[3] (2198:2198:2198) (2550:2550:2550))
        (PORT d[4] (1753:1753:1753) (2020:2020:2020))
        (PORT d[5] (1532:1532:1532) (1765:1765:1765))
        (PORT d[6] (1727:1727:1727) (1978:1978:1978))
        (PORT d[7] (1479:1479:1479) (1693:1693:1693))
        (PORT d[8] (1441:1441:1441) (1688:1688:1688))
        (PORT d[9] (1556:1556:1556) (1835:1835:1835))
        (PORT d[10] (1994:1994:1994) (2375:2375:2375))
        (PORT d[11] (1379:1379:1379) (1617:1617:1617))
        (PORT d[12] (1914:1914:1914) (2229:2229:2229))
        (PORT clk (1375:1375:1375) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1881:1881:1881))
        (PORT clk (1375:1375:1375) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (PORT d[0] (1868:1868:1868) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1502:1502:1502))
        (PORT d[1] (3188:3188:3188) (3714:3714:3714))
        (PORT d[2] (1914:1914:1914) (2251:2251:2251))
        (PORT d[3] (2046:2046:2046) (2391:2391:2391))
        (PORT d[4] (1836:1836:1836) (2146:2146:2146))
        (PORT d[5] (1495:1495:1495) (1712:1712:1712))
        (PORT d[6] (1381:1381:1381) (1636:1636:1636))
        (PORT d[7] (1942:1942:1942) (2281:2281:2281))
        (PORT d[8] (1836:1836:1836) (2137:2137:2137))
        (PORT d[9] (2606:2606:2606) (2997:2997:2997))
        (PORT d[10] (1503:1503:1503) (1764:1764:1764))
        (PORT d[11] (2754:2754:2754) (3114:3114:3114))
        (PORT d[12] (1561:1561:1561) (1794:1794:1794))
        (PORT clk (1329:1329:1329) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (PORT d[0] (890:890:890) (974:974:974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3523:3523:3523))
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1914:1914:1914))
        (PORT d[1] (1550:1550:1550) (1767:1767:1767))
        (PORT d[2] (2152:2152:2152) (2431:2431:2431))
        (PORT d[3] (2114:2114:2114) (2484:2484:2484))
        (PORT d[4] (1938:1938:1938) (2201:2201:2201))
        (PORT d[5] (2023:2023:2023) (2298:2298:2298))
        (PORT d[6] (1594:1594:1594) (1797:1797:1797))
        (PORT d[7] (2123:2123:2123) (2459:2459:2459))
        (PORT d[8] (1315:1315:1315) (1552:1552:1552))
        (PORT d[9] (1712:1712:1712) (2001:2001:2001))
        (PORT d[10] (1802:1802:1802) (2149:2149:2149))
        (PORT d[11] (1388:1388:1388) (1618:1618:1618))
        (PORT d[12] (2034:2034:2034) (2335:2335:2335))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1904:1904:1904))
        (PORT clk (1368:1368:1368) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (PORT d[0] (1991:1991:1991) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2708:2708:2708))
        (PORT d[1] (2383:2383:2383) (2769:2769:2769))
        (PORT d[2] (1279:1279:1279) (1499:1499:1499))
        (PORT d[3] (1650:1650:1650) (1923:1923:1923))
        (PORT d[4] (1808:1808:1808) (2047:2047:2047))
        (PORT d[5] (2621:2621:2621) (3022:3022:3022))
        (PORT d[6] (1590:1590:1590) (1870:1870:1870))
        (PORT d[7] (2145:2145:2145) (2499:2499:2499))
        (PORT d[8] (1623:1623:1623) (1892:1892:1892))
        (PORT d[9] (2262:2262:2262) (2601:2601:2601))
        (PORT d[10] (990:990:990) (1178:1178:1178))
        (PORT d[11] (2370:2370:2370) (2682:2682:2682))
        (PORT d[12] (1581:1581:1581) (1840:1840:1840))
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (PORT d[0] (1098:1098:1098) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3933:3933:3933))
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2271:2271:2271))
        (PORT d[1] (1909:1909:1909) (2186:2186:2186))
        (PORT d[2] (2393:2393:2393) (2716:2716:2716))
        (PORT d[3] (2519:2519:2519) (2957:2957:2957))
        (PORT d[4] (2181:2181:2181) (2490:2490:2490))
        (PORT d[5] (1670:1670:1670) (1893:1893:1893))
        (PORT d[6] (2135:2135:2135) (2414:2414:2414))
        (PORT d[7] (1943:1943:1943) (2257:2257:2257))
        (PORT d[8] (1496:1496:1496) (1759:1759:1759))
        (PORT d[9] (2000:2000:2000) (2311:2311:2311))
        (PORT d[10] (1863:1863:1863) (2131:2131:2131))
        (PORT d[11] (1734:1734:1734) (2016:2016:2016))
        (PORT d[12] (1696:1696:1696) (1958:1958:1958))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2353:2353:2353))
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
        (PORT d[0] (2444:2444:2444) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2299:2299:2299))
        (PORT d[1] (2728:2728:2728) (3165:3165:3165))
        (PORT d[2] (1262:1262:1262) (1471:1471:1471))
        (PORT d[3] (1504:1504:1504) (1767:1767:1767))
        (PORT d[4] (2447:2447:2447) (2769:2769:2769))
        (PORT d[5] (2062:2062:2062) (2338:2338:2338))
        (PORT d[6] (2093:2093:2093) (2431:2431:2431))
        (PORT d[7] (2339:2339:2339) (2729:2729:2729))
        (PORT d[8] (1627:1627:1627) (1900:1900:1900))
        (PORT d[9] (2654:2654:2654) (3055:3055:3055))
        (PORT d[10] (995:995:995) (1177:1177:1177))
        (PORT d[11] (2008:2008:2008) (2272:2272:2272))
        (PORT d[12] (1816:1816:1816) (2108:2108:2108))
        (PORT clk (1290:1290:1290) (1286:1286:1286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1286:1286:1286))
        (PORT d[0] (1176:1176:1176) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (653:653:653))
        (PORT datab (814:814:814) (949:949:949))
        (PORT datac (1384:1384:1384) (1627:1627:1627))
        (PORT datad (989:989:989) (1114:1114:1114))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1795:1795:1795))
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1648:1648:1648))
        (PORT d[1] (2104:2104:2104) (2414:2414:2414))
        (PORT d[2] (1988:1988:1988) (2247:2247:2247))
        (PORT d[3] (2677:2677:2677) (3133:3133:3133))
        (PORT d[4] (2353:2353:2353) (2689:2689:2689))
        (PORT d[5] (1489:1489:1489) (1687:1687:1687))
        (PORT d[6] (2184:2184:2184) (2479:2479:2479))
        (PORT d[7] (2079:2079:2079) (2423:2423:2423))
        (PORT d[8] (1682:1682:1682) (1976:1976:1976))
        (PORT d[9] (2093:2093:2093) (2435:2435:2435))
        (PORT d[10] (1842:1842:1842) (2108:2108:2108))
        (PORT d[11] (1907:1907:1907) (2211:2211:2211))
        (PORT d[12] (1512:1512:1512) (1750:1750:1750))
        (PORT clk (1316:1316:1316) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1883:1883:1883))
        (PORT clk (1316:1316:1316) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (PORT d[0] (1954:1954:1954) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2097:2097:2097))
        (PORT d[1] (2907:2907:2907) (3365:3365:3365))
        (PORT d[2] (1269:1269:1269) (1492:1492:1492))
        (PORT d[3] (1506:1506:1506) (1767:1767:1767))
        (PORT d[4] (1970:1970:1970) (2216:2216:2216))
        (PORT d[5] (1867:1867:1867) (2110:2110:2110))
        (PORT d[6] (1872:1872:1872) (2183:2183:2183))
        (PORT d[7] (2500:2500:2500) (2907:2907:2907))
        (PORT d[8] (1804:1804:1804) (2103:2103:2103))
        (PORT d[9] (2673:2673:2673) (3075:3075:3075))
        (PORT d[10] (1176:1176:1176) (1384:1384:1384))
        (PORT d[11] (2038:2038:2038) (2312:2312:2312))
        (PORT d[12] (2007:2007:2007) (2328:2328:2328))
        (PORT clk (1270:1270:1270) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1266:1266:1266))
        (PORT d[0] (1025:1025:1025) (1109:1109:1109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (653:653:653))
        (PORT datab (714:714:714) (825:825:825))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (675:675:675) (789:789:789))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (519:519:519))
        (PORT datab (363:363:363) (421:421:421))
        (PORT datac (612:612:612) (716:716:716))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display_controller_inst\|monitor_index_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (927:927:927))
        (PORT datab (395:395:395) (450:450:450))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1049:1049:1049))
        (PORT d[1] (867:867:867) (1014:1014:1014))
        (PORT d[2] (891:891:891) (1047:1047:1047))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (167:167:167))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display_controller_inst\|monitor_color_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
)
