--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
thresholder.twr -v 30 -l 30 thresholder_routed.ncd thresholder.pcf

Design file:              thresholder_routed.ncd
Physical constraint file: thresholder.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_100 = PERIOD TIMEGRP "CLK_100" TS_SYSCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2151 paths analyzed, 753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/ucg/mmcm_inst (OTHER)
  Destination:          pcie/app/ucg/mmcm_drp_inst/DI_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.495ns (Levels of Logic = 1)
  Clock Path Skew:      -0.393ns (1.481 - 1.874)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/ucg/mmcm_inst to pcie/app/ucg/mmcm_drp_inst/DI_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y0.DO13   Tmmcmcko_DO           3.640   pcie/app/ucg/mmcm_inst
                                                       pcie/app/ucg/mmcm_inst
    SLICE_X143Y89.A6     net (fanout=1)        5.782   pcie/app/ucg/dout[13]
    SLICE_X143Y89.CLK    Tas                   0.073   pcie/app/ucg/mmcm_drp_inst/DI[13]
                                                       pcie/app/ucg/mmcm_drp_inst/current_state__n0130<13>1
                                                       pcie/app/ucg/mmcm_drp_inst/DI_13
    -------------------------------------------------  ---------------------------
    Total                                      9.495ns (3.713ns logic, 5.782ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (2.456 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X146Y120.SR    net (fanout=5)        0.534   pcie/app/engine_reset_n_INV_91_o
    SLICE_X146Y120.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.653ns logic, 0.870ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y122.SR    net (fanout=5)        0.465   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y122.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.700ns logic, 0.801ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (2.449 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X143Y118.D4    net (fanout=79)       0.417   pcie/user_reset_int1
    SLICE_X143Y118.D     Tilo                  0.068   pcie/app/gen3.psg3/fifo2_rd_data[60]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X142Y118.CE    net (fanout=1)        0.385   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X142Y118.CLK   Tceck                 0.284   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.689ns logic, 0.802ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (2.456 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X146Y120.SR    net (fanout=5)        0.534   pcie/app/engine_reset_n_INV_91_o
    SLICE_X146Y120.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.697ns logic, 0.778ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y122.SR    net (fanout=5)        0.465   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y122.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.744ns logic, 0.709ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (2.449 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X143Y118.D5    net (fanout=10)       0.336   pcie_link_status_OBUF
    SLICE_X143Y118.D     Tilo                  0.068   pcie/app/gen3.psg3/fifo2_rd_data[60]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X142Y118.CE    net (fanout=1)        0.385   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X142Y118.CLK   Tceck                 0.284   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.733ns logic, 0.721ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y119.SR    net (fanout=5)        0.245   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y119.CLK   Trck                  0.421   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.826ns logic, 0.581ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y118.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.700ns logic, 0.696ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y118.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.700ns logic, 0.696ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y119.SR    net (fanout=5)        0.245   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y119.CLK   Trck                  0.421   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.870ns logic, 0.489ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.653ns logic, 0.696ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.653ns logic, 0.696ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (0.653ns logic, 0.696ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y118.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.744ns logic, 0.604ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y118.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.744ns logic, 0.604ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/ucg/mmcm_inst (OTHER)
  Destination:          pcie/app/ucg/mmcm_drp_inst/DI_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 1)
  Clock Path Skew:      -0.395ns (1.479 - 1.874)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/ucg/mmcm_inst to pcie/app/ucg/mmcm_drp_inst/DI_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y0.DO11   Tmmcmcko_DO           3.640   pcie/app/ucg/mmcm_inst
                                                       pcie/app/ucg/mmcm_inst
    SLICE_X138Y85.B6     net (fanout=1)        5.542   pcie/app/ucg/dout[11]
    SLICE_X138Y85.CLK    Tas                   0.028   pcie/app/ucg/mmcm_drp_inst/DI[15]
                                                       pcie/app/ucg/mmcm_drp_inst/current_state__n0130<11>1
                                                       pcie/app/ucg/mmcm_drp_inst/DI_11
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.668ns logic, 5.542ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.697ns logic, 0.604ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.697ns logic, 0.604ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X138Y118.SR    net (fanout=5)        0.360   pcie/app/engine_reset_n_INV_91_o
    SLICE_X138Y118.CLK   Trck                  0.248   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.697ns logic, 0.604ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (2.449 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X143Y118.D4    net (fanout=79)       0.417   pcie/user_reset_int1
    SLICE_X143Y118.D     Tilo                  0.068   pcie/app/gen3.psg3/fifo2_rd_data[60]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X142Y118.CE    net (fanout=1)        0.385   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X142Y118.CLK   Tceck                 0.093   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.498ns logic, 0.802ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X139Y119.D5    net (fanout=79)       0.336   pcie/user_reset_int1
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y119.SR    net (fanout=5)        0.245   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y119.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.700ns logic, 0.581ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/user_swtch_clk (FF)
  Destination:          pcie/app/reg_file/Mshreg_user_clk_swch_o (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (2.448 - 2.591)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/user_swtch_clk to pcie/app/reg_file/Mshreg_user_clk_swch_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y131.AQ    Tcko                  0.381   pcie/app/reg_file/prev_user_clk[1]
                                                       pcie/app/reg_file/user_swtch_clk
    SLICE_X144Y131.DX    net (fanout=2)        0.519   pcie/app/reg_file/user_swtch_clk
    SLICE_X144Y131.CLK   Tds                   0.380   pcie/app/reg_file/user_clk_swch_o
                                                       pcie/app/reg_file/Mshreg_user_clk_swch_o
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.761ns logic, 0.519ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (2.449 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X143Y118.D5    net (fanout=10)       0.336   pcie_link_status_OBUF
    SLICE_X143Y118.D     Tilo                  0.068   pcie/app/gen3.psg3/fifo2_rd_data[60]
                                                       pcie/app/ucg/mmcm_drp_inst/RST_inv1
    SLICE_X142Y118.CE    net (fanout=1)        0.385   pcie/app/ucg/mmcm_drp_inst/RST_inv
    SLICE_X142Y118.CLK   Tceck                 0.093   pcie/app/ucg/mmcm_drp_inst/LOCKED_P2
                                                       pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.542ns logic, 0.721ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/ucg/mmcm_inst (OTHER)
  Destination:          pcie/app/ucg/mmcm_drp_inst/DI_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.394ns (1.480 - 1.874)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/ucg/mmcm_inst to pcie/app/ucg/mmcm_drp_inst/DI_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y0.DO10   Tmmcmcko_DO           3.640   pcie/app/ucg/mmcm_inst
                                                       pcie/app/ucg/mmcm_inst
    SLICE_X141Y85.D6     net (fanout=1)        5.424   pcie/app/ucg/dout[10]
    SLICE_X141Y85.CLK    Tas                   0.070   pcie/app/ucg/mmcm_drp_inst/DI[10]
                                                       pcie/app/ucg/mmcm_drp_inst/current_state__n0130<10>1
                                                       pcie/app/ucg/mmcm_drp_inst/DI_10
    -------------------------------------------------  ---------------------------
    Total                                      9.134ns (3.710ns logic, 5.424ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/ucg/mmcm_inst (OTHER)
  Destination:          pcie/app/ucg/mmcm_drp_inst/DI_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.130ns (Levels of Logic = 1)
  Clock Path Skew:      -0.394ns (1.480 - 1.874)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/ucg/mmcm_inst to pcie/app/ucg/mmcm_drp_inst/DI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y0.DO0    Tmmcmcko_DO           3.640   pcie/app/ucg/mmcm_inst
                                                       pcie/app/ucg/mmcm_inst
    SLICE_X141Y85.A6     net (fanout=1)        5.417   pcie/app/ucg/dout[0]
    SLICE_X141Y85.CLK    Tas                   0.073   pcie/app/ucg/mmcm_drp_inst/DI[10]
                                                       pcie/app/ucg/mmcm_drp_inst/current_state__n0130<0>3
                                                       pcie/app/ucg/mmcm_drp_inst/DI_0
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (3.713ns logic, 5.417ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_lnk_up_n_i (FF)
  Destination:          pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.444 - 2.599)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_lnk_up_n_i to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y119.AQ    Tcko                  0.381   pcie_link_status_OBUF
                                                       pcie/core/trn_lnk_up_n_i
    SLICE_X139Y119.D6    net (fanout=10)       0.244   pcie_link_status_OBUF
    SLICE_X139Y119.D     Tilo                  0.068   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/engine_reset_n_INV_91_o1
    SLICE_X139Y119.SR    net (fanout=5)        0.245   pcie/app/engine_reset_n_INV_91_o
    SLICE_X139Y119.CLK   Trck                  0.295   pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
                                                       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.744ns logic, 0.489ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.559 - 2.609)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y156.AMUX  Tshcko                0.422   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X144Y169.A5    net (fanout=1)        0.886   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]
    SLICE_X144Y169.CLK   Tas                   0.007   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.429ns logic, 0.886ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (2.569 - 2.613)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y155.AMUX  Tshcko                0.465   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X148Y165.A5    net (fanout=1)        0.720   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]
    SLICE_X148Y165.CLK   Tas                   0.007   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.472ns logic, 0.720ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (2.564 - 2.609)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y156.AQ    Tcko                  0.337   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X147Y167.BX    net (fanout=1)        0.778   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
    SLICE_X147Y167.CLK   Tdick                 0.034   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.371ns logic, 0.778ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100 = PERIOD TIMEGRP "CLK_100" TS_SYSCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK
  Logical resource: pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK
  Location pin: ICAP_X0Y1.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y30.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y29.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK
  Location pin: SLICE_X142Y118.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/LOCKED_P2/CLK
  Logical resource: pcie/app/ucg/mmcm_drp_inst/Mshreg_LOCKED_P2/CLK
  Location pin: SLICE_X142Y118.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/app/reg_file/user_clk_swch_o/CLK
  Logical resource: pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK
  Location pin: SLICE_X144Y131.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/app/reg_file/user_clk_swch_o/CLK
  Logical resource: pcie/app/reg_file/Mshreg_user_clk_swch_o/CLK
  Location pin: SLICE_X144Y131.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.571ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: pcie/core/pcie_clocking_i/icap_clk_bufg_i/I0
  Logical resource: pcie/core/pcie_clocking_i/icap_clk_bufg_i/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: pcie/core/pcie_clocking_i/clk_100
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd3/SR
  Location pin: SLICE_X138Y118.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd6/SR
  Location pin: SLICE_X138Y118.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8/SR
  Location pin: SLICE_X138Y118.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd4/SR
  Location pin: SLICE_X139Y118.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5/SR
  Location pin: SLICE_X139Y118.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd9/SR
  Location pin: SLICE_X139Y119.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd1/SR
  Location pin: SLICE_X139Y119.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7/SR
  Logical resource: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd7/SR
  Location pin: SLICE_X139Y122.SR
  Clock network: pcie/app/engine_reset_n_INV_91_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/SR
  Location pin: SLICE_X140Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/SR
  Location pin: SLICE_X140Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/SR
  Location pin: SLICE_X140Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/SR
  Location pin: SLICE_X140Y170.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/SR
  Location pin: SLICE_X141Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/SR
  Location pin: SLICE_X141Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/SR
  Location pin: SLICE_X141Y169.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y21.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y23.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y31.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y33.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y17.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y18.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y19.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y20.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: pcie/app/ucg/BUFG_CLK0/I0
  Logical resource: pcie/app/ucg/BUFG_CLK0/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: pcie/app/ucg/clk0_bufgin
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/SR
  Location pin: SLICE_X102Y103.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1591 paths analyzed, 461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.692ns.
--------------------------------------------------------------------------------
Slack:                  0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.162ns (2.458 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X159Y146.SR    net (fanout=166)      1.133   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X159Y146.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.032ns logic, 1.855ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (2.457 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y145.SR    net (fanout=166)      1.125   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y145.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.032ns logic, 1.847ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (2.457 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y145.SR    net (fanout=166)      1.125   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y145.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.032ns logic, 1.847ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (2.457 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y145.SR    net (fanout=166)      1.159   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y145.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[4]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.974ns logic, 1.881ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (2.457 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y145.SR    net (fanout=166)      1.159   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y145.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[4]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.974ns logic, 1.881ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (2.463 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y152.SR    net (fanout=166)      1.099   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y152.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (1.032ns logic, 1.821ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (2.463 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y152.SR    net (fanout=166)      1.099   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y152.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (1.032ns logic, 1.821ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.833ns (Levels of Logic = 1)
  Clock Path Skew:      -0.162ns (2.458 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y147.SR    net (fanout=166)      1.137   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y147.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[6]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (0.974ns logic, 1.859ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.162ns (2.458 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y146.SR    net (fanout=166)      1.133   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y146.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.974ns logic, 1.855ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.162ns (2.458 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y146.SR    net (fanout=166)      1.133   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y146.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.974ns logic, 1.855ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.461 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X158Y150.SR    net (fanout=166)      0.981   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X158Y150.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.974ns logic, 1.703ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.461 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y150.SR    net (fanout=166)      0.876   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y150.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.032ns logic, 1.598ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.461 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y150.SR    net (fanout=166)      0.876   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y150.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.032ns logic, 1.598ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.461 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y150.SR    net (fanout=166)      0.876   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y150.CLK   Tsrck                 0.508   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (1.027ns logic, 1.598ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (2.462 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y151.SR    net (fanout=166)      0.847   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y151.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (1.032ns logic, 1.569ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (2.462 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y151.SR    net (fanout=166)      0.847   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y151.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (1.032ns logic, 1.569ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (2.462 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y151.SR    net (fanout=166)      0.847   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y151.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (1.032ns logic, 1.569ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (2.463 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y152.SR    net (fanout=166)      0.846   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y152.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.032ns logic, 1.568ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (2.463 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y152.SR    net (fanout=166)      0.846   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y152.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.032ns logic, 1.568ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y154.SR    net (fanout=166)      0.720   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y154.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.032ns logic, 1.442ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y154.SR    net (fanout=166)      0.720   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y154.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.032ns logic, 1.442ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y154.SR    net (fanout=166)      0.720   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y154.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.032ns logic, 1.442ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y154.SR    net (fanout=166)      0.720   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y154.CLK   Tsrck                 0.508   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[2]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.027ns logic, 1.442ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X157Y155.SR    net (fanout=166)      0.696   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X157Y155.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (1.032ns logic, 1.418ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  1.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.464 - 2.620)
  Source Clock:         pcie/core/pipe_clk rising at 4.000ns
  Destination Clock:    pcie/core/drp_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y158.AQ    Tcko                  0.337   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X159Y161.A3    net (fanout=22)       0.722   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X159Y161.AMUX  Tilo                  0.182   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_rxvld_ei_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X159Y156.SR    net (fanout=166)      0.695   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X159Y156.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.032ns logic, 1.417ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: pcie/core/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: pcie/core/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: pcie/core/drp_clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: pcie/core/drp_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK
  Logical resource: pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK
  Location pin: SLICE_X146Y139.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK
  Logical resource: pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK
  Location pin: SLICE_X146Y139.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 6.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y142.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 288 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.172ns.
--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.825ns logic, 3.240ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.825ns logic, 3.240ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.825ns logic, 3.240ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<0>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/Result<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (0.825ns logic, 3.240ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.825ns logic, 3.182ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.825ns logic, 3.182ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.825ns logic, 3.182ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<0>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/Result<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.825ns logic, 3.182ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.951 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.801ns logic, 3.198ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.951 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.801ns logic, 3.198ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.951 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.801ns logic, 3.198ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<0>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.951 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/Result<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.801ns logic, 3.198ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<0>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/Result<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X139Y172.C3    net (fanout=2)        0.460   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.825ns logic, 3.112ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X139Y172.C3    net (fanout=2)        0.460   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.825ns logic, 3.112ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X139Y172.C3    net (fanout=2)        0.460   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.825ns logic, 3.112ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X139Y172.C3    net (fanout=2)        0.460   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.825ns logic, 3.112ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  5.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<4>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CE    net (fanout=4)        0.797   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<4>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (0.825ns logic, 3.107ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<4>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CE    net (fanout=4)        0.797   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<4>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.825ns logic, 3.049ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  6.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<4>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.951 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CE    net (fanout=4)        0.797   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<4>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.866ns (0.801ns logic, 3.065ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<4>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/Result<4>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X139Y172.C3    net (fanout=2)        0.460   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CE    net (fanout=4)        0.797   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y180.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<4>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<4>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.825ns logic, 2.979ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_5 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<0>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_5 to pcie/core/pcie_reset_delay_i/Result<0>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    SLICE_X139Y172.D2    net (fanout=2)        0.718   pcie/core/pcie_reset_delay_i/reg_count_7_0[5]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<0>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.757ns logic, 3.037ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_5 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_5 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    SLICE_X139Y172.D2    net (fanout=2)        0.718   pcie/core/pcie_reset_delay_i/reg_count_7_0[5]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.757ns logic, 3.037ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_5 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_5 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    SLICE_X139Y172.D2    net (fanout=2)        0.718   pcie/core/pcie_reset_delay_i/reg_count_7_0[5]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.757ns logic, 3.037ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_5 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.951 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_5 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.BQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    SLICE_X139Y172.D2    net (fanout=2)        0.718   pcie/core/pcie_reset_delay_i/reg_count_7_0[5]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (0.757ns logic, 3.037ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/sys_reset_n_d_INV_35_o1_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.963 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/sys_reset_n_d_INV_35_o1_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X139Y172.C2    net (fanout=2)        0.588   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CE    net (fanout=4)        0.662   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CLK   Tceck                 0.284   pcie/core/sys_reset_n_d_INV_35_o1_FRB
                                                       pcie/core/sys_reset_n_d_INV_35_o1_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.825ns logic, 2.972ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/sys_reset_n_d_INV_35_o1_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.963 - 1.022)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/sys_reset_n_d_INV_35_o1_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.DQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X139Y172.C4    net (fanout=2)        0.530   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CE    net (fanout=4)        0.662   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CLK   Tceck                 0.284   pcie/core/sys_reset_n_d_INV_35_o1_FRB
                                                       pcie/core/sys_reset_n_d_INV_35_o1_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.825ns logic, 2.914ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/sys_reset_n_d_INV_35_o1_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.963 - 1.020)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/sys_reset_n_d_INV_35_o1_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y182.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X139Y172.D5    net (fanout=3)        0.879   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CE    net (fanout=4)        0.662   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X144Y182.CLK   Tceck                 0.284   pcie/core/sys_reset_n_d_INV_35_o1_FRB
                                                       pcie/core/sys_reset_n_d_INV_35_o1_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.801ns logic, 2.930ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<1>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/Result<1>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.CQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X139Y172.C6    net (fanout=2)        0.236   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<1>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.825ns logic, 2.888ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<3>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/Result<3>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.CQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X139Y172.C6    net (fanout=2)        0.236   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<3>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.825ns logic, 2.888ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/Result<2>_FRB (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.951 - 1.023)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/Result<2>_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.CQ    Tcko                  0.337   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X139Y172.C6    net (fanout=2)        0.236   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X139Y172.C     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X139Y172.D3    net (fanout=1)        0.333   pcie/core/N152
    SLICE_X139Y172.D     Tilo                  0.068   pcie/app/gen1.psg1/fifo_rd_cnt[8]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A1    net (fanout=3)        1.389   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y188.A     Tilo                  0.068   pcie/core/N150
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CE    net (fanout=4)        0.930   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X138Y179.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/Result<3>_FRB
                                                       pcie/core/pcie_reset_delay_i/Result<2>_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.825ns logic, 2.888ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/SR
  Location pin: SLICE_X141Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/SR
  Location pin: SLICE_X141Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/SR
  Location pin: SLICE_X141Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_3/SR
  Location pin: SLICE_X141Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_4/SR
  Location pin: SLICE_X141Y173.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_5/SR
  Location pin: SLICE_X141Y173.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_6/SR
  Location pin: SLICE_X141Y173.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_7/SR
  Location pin: SLICE_X141Y173.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/Result<3>_FRB/SR
  Logical resource: pcie/core/pcie_reset_delay_i/Result<0>_FRB/SR
  Location pin: SLICE_X138Y179.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/Result<3>_FRB/SR
  Logical resource: pcie/core/pcie_reset_delay_i/Result<1>_FRB/SR
  Location pin: SLICE_X138Y179.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/Result<3>_FRB/SR
  Logical resource: pcie/core/pcie_reset_delay_i/Result<2>_FRB/SR
  Location pin: SLICE_X138Y179.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/Result<3>_FRB/SR
  Logical resource: pcie/core/pcie_reset_delay_i/Result<3>_FRB/SR
  Location pin: SLICE_X138Y179.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/Result<4>_FRB/SR
  Logical resource: pcie/core/pcie_reset_delay_i/Result<4>_FRB/SR
  Location pin: SLICE_X138Y180.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_0/SR
  Location pin: SLICE_X140Y188.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_1/SR
  Location pin: SLICE_X140Y188.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_2/SR
  Location pin: SLICE_X140Y188.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_3/SR
  Location pin: SLICE_X140Y188.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_4/SR
  Location pin: SLICE_X140Y189.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_5/SR
  Location pin: SLICE_X140Y189.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_6/SR
  Location pin: SLICE_X140Y189.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_7/SR
  Location pin: SLICE_X140Y189.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[4]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_4/SR
  Location pin: SLICE_X142Y182.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/sys_reset_n_d_INV_35_o1_FRB/SR
  Logical resource: pcie/core/sys_reset_n_d_INV_35_o1_FRB/SR
  Location pin: SLICE_X144Y182.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK
  Location pin: SLICE_X141Y172.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106374 paths analyzed, 22767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.988 - 1.031)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y132.BQ    Tcko                  0.381   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[9]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q_2
    SLICE_X161Y155.C6    net (fanout=2)        1.785   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[2]
    SLICE_X161Y155.C     Tilo                  0.068   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_GND_26_o_equal_9_o<7>11
    SLICE_X161Y155.D5    net (fanout=3)        0.451   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_GND_26_o_equal_9_o<7>1
    SLICE_X161Y155.DMUX  Tilo                  0.191   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_PWR_28_o_equal_4_o<7>1
    SLICE_X161Y156.A6    net (fanout=3)        0.497   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/gt_rxdata_q[7]_PWR_28_o_equal_4_o
    SLICE_X161Y156.A     Tilo                  0.068   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd4
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In1
    SLICE_X161Y156.B6    net (fanout=1)        0.228   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In1
    SLICE_X161Y156.CLK   Tas                   0.070   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd4
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5-In5
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.778ns logic, 2.961ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL7    net (fanout=22)       1.801   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.942ns (0.920ns logic, 3.022ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL3    net (fanout=22)       1.801   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.942ns (0.920ns logic, 3.022ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL6    net (fanout=22)       1.800   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.941ns (0.920ns logic, 3.021ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL5    net (fanout=22)       1.800   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.941ns (0.920ns logic, 3.021ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL4    net (fanout=22)       1.800   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.941ns (0.920ns logic, 3.021ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEL2    net (fanout=22)       1.800   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKL Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.941ns (0.920ns logic, 3.021ns route)
                                                          (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU4    net (fanout=22)       1.799   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.940ns (0.920ns logic, 3.020ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU7    net (fanout=22)       1.797   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.938ns (0.920ns logic, 3.018ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU5    net (fanout=22)       1.797   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.938ns (0.920ns logic, 3.018ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU3    net (fanout=22)       1.797   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.938ns (0.920ns logic, 3.018ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU2    net (fanout=22)       1.797   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.938ns (0.920ns logic, 3.018ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/fifo1_wr_en (FF)
  Destination:          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.092 - 1.045)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/fifo1_wr_en to pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y156.BQ       Tcko                  0.337   pcie/app/gen3.psg3/fifo1_wr_en
                                                          pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A5       net (fanout=7)        1.221   pcie/app/gen3.psg3/fifo1_wr_en
    SLICE_X144Y134.A        Tilo                  0.068   pcie/app/reg_file/PC_USER2_DMA_SYS[21]
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X7Y24.WEBWEU6    net (fanout=22)       1.797   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    RAMB36_X7Y24.CLKBWRCLKU Trcck_WEB             0.515   pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.938ns (0.920ns logic, 3.018ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.355 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPERX2POLARITY Tpcicko_MGT2          0.463   pcie/core/pcie_2_0_i/pcie_block_i
                                                            pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.RXPOLARITY    net (fanout=1)        3.237   pcie/core/pcie_2_0_i/PIPERX2POLARITY
    GTXE1_X0Y13.RXUSRCLK2     Tgtxcck_POLARITY      0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
                                                            pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.024ns (0.787ns logic, 3.237ns route)
                                                            (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/trn_reset_n_i (FF)
  Destination:          pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (1.499 - 1.575)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/trn_reset_n_i to pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y119.DQ    Tcko                  0.337   pcie/user_reset_int1
                                                       pcie/core/trn_reset_n_i
    SLICE_X157Y158.SR    net (fanout=79)       2.951   pcie/user_reset_int1
    SLICE_X157Y158.CLK   Tsrck                 0.513   pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state
                                                       pcie/core/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.850ns logic, 2.951ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/user_data_o_27 (FF)
  Destination:          pcie/app/gen1.psg1/_n0344<31>3_FRB (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.488 - 1.577)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/user_data_o_27 to pcie/app/gen1.psg1/_n0344<31>3_FRB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y136.CMUX  Tshcko                0.420   user_wr_data[1]
                                                       pcie/app/rx_engine/user_data_o_27
    SLICE_X144Y111.C1    net (fanout=24)       2.599   user_wr_data[3]
    SLICE_X144Y111.C     Tilo                  0.068   pcie/app/gen1.psg1/wr_len[1]
                                                       pcie/app/gen1.psg1/_n0344<31>3
    SLICE_X145Y114.AX    net (fanout=4)        0.664   pcie/N1826
    SLICE_X145Y114.CLK   Tdick                 0.034   pcie/app/reg_file/USER1_PC_DMA_LEN[12]
                                                       pcie/app/gen1.psg1/_n0344<31>3_FRB
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.522ns logic, 3.263ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/USR_CTRL_REG_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (1.491 - 1.579)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/USR_CTRL_REG_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y129.AQ    Tcko                  0.337   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X145Y127.A1    net (fanout=3)        0.715   user_addr[8]
    SLICE_X145Y127.A     Tilo                  0.068   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X145Y126.C5    net (fanout=1)        0.294   pcie/app/reg_file/_n0572_inv11
    SLICE_X145Y126.C     Tilo                  0.068   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0572_inv12
    SLICE_X145Y126.B4    net (fanout=2)        0.408   pcie/app/reg_file/_n0572_inv1
    SLICE_X145Y126.BMUX  Tilo                  0.191   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0572_inv2
    SLICE_X147Y118.CE    net (fanout=7)        1.387   pcie/app/reg_file/_n0572_inv
    SLICE_X147Y118.CLK   Tceck                 0.318   pcie/app/reg_file/USR_CTRL_REG[13]
                                                       pcie/app/reg_file/USR_CTRL_REG_13
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (0.982ns logic, 2.804ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/USR_CTRL_REG_17 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (1.491 - 1.579)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/USR_CTRL_REG_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y129.AQ    Tcko                  0.337   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X145Y127.A1    net (fanout=3)        0.715   user_addr[8]
    SLICE_X145Y127.A     Tilo                  0.068   pcie/app/reg_file/data_valid_p
                                                       pcie/app/reg_file/_n0572_inv111
    SLICE_X145Y126.C5    net (fanout=1)        0.294   pcie/app/reg_file/_n0572_inv11
    SLICE_X145Y126.C     Tilo                  0.068   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0572_inv12
    SLICE_X145Y126.B4    net (fanout=2)        0.408   pcie/app/reg_file/_n0572_inv1
    SLICE_X145Y126.BMUX  Tilo                  0.191   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0572_inv2
    SLICE_X147Y118.CE    net (fanout=7)        1.387   pcie/app/reg_file/_n0572_inv
    SLICE_X147Y118.CLK   Tceck                 0.318   pcie/app/reg_file/USR_CTRL_REG[13]
                                                       pcie/app/reg_file/USR_CTRL_REG_17
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (0.982ns logic, 2.804ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.939 - 1.038)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X147Y129.AQ    Tcko                  0.337   pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X138Y126.C2    net (fanout=10)       0.905   pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X138Y126.CMUX  Tilo                  0.198   pcie/app/ucg/mmcm_drp_inst/rom_addr_5_BRB2
                                                       pcie/app/gen3.psg3/Mmux_stream_data_valid_o11
    SLICE_X135Y119.D6    net (fanout=1)        0.565   user_str3_data_wr_valid
    SLICE_X135Y119.D     Tilo                  0.068   ult/i_pcie_str3_data_valid
                                                       ult/i_pcie_str3_data_valid_PROXY
                                                       (ult.i_pcie_str3_data_valid)
    SLICE_X131Y116.D6    net (fanout=2)        0.551   ult/i_pcie_str3_data_valid
    SLICE_X131Y116.D     Tilo                  0.068   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
                                                       ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X127Y121.CE    net (fanout=24)       0.761   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en
    SLICE_X127Y121.CLK   Tceck                 0.318   ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.989ns logic, 2.782ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA10 Tpcicko_MGT2          0.557   pcie/core/pcie_2_0_i/pcie_block_i
                                                          pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA10    net (fanout=1)        3.123   pcie/core/pcie_2_0_i/PIPETX2DATA[10]
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
                                                          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.004ns (0.881ns logic, 3.123ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (0.978 - 1.153)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y17.DOADO13 Trcko_DO              2.073   pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X146Y116.AX    net (fanout=1)        1.603   pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[13]
    SLICE_X146Y116.CLK   Tdick                 0.015   pcie/app/user_str4_data[13]
                                                       pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (2.088ns logic, 1.603ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/CTRL_REG_0 (FF)
  Destination:          pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.478 - 1.575)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/CTRL_REG_0 to pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y132.AQ    Tcko                  0.337   pcie/app/reg_file/CTRL_REG_0
                                                       pcie/app/reg_file/CTRL_REG_0
    SLICE_X143Y110.D4    net (fanout=285)      1.861   pcie/app/reg_file/CTRL_REG_0
    SLICE_X143Y110.D     Tilo                  0.068   pcie/app/reg_file/USER2_PC_DMA_LEN[30]
                                                       pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/inverted_reset1_INV_0
    SLICE_X143Y93.SR     net (fanout=4)        1.080   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X143Y93.CLK    Trck                  0.421   pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
                                                       pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.826ns logic, 2.941ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3CHARISK1 Tpcicko_MGT3          0.520   pcie/core/pcie_2_0_i/pcie_block_i
                                                            pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXCHARISK1    net (fanout=1)        3.158   pcie/core/pcie_2_0_i/PIPETX3CHARISK[1]
    GTXE1_X0Y12.TXUSRCLK2     Tgtxcck_TXCHARISK     0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
                                                            pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           4.002ns (0.844ns logic, 3.158ns route)
                                                            (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3POWERDOWN0 Tpcicko_MGT3          0.580   pcie/core/pcie_2_0_i/pcie_block_i
                                                              pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXPOWERDOWN0    net (fanout=2)        3.097   pcie/core/pcie_2_0_i/PIPETX3POWERDOWN[0]
    GTXE1_X0Y12.TXUSRCLK2       Tgtxcck_TXPWRDN       0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
                                                              pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    --------------------------------------------------------  ---------------------------
    Total                                             4.001ns (0.904ns logic, 3.097ns route)
                                                              (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA2 Tpcicko_MGT2          0.596   pcie/core/pcie_2_0_i/pcie_block_i
                                                         pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA2    net (fanout=1)        3.071   pcie/core/pcie_2_0_i/PIPETX2DATA[2]
    GTXE1_X0Y13.TXUSRCLK2  Tgtxcck_TXDATA        0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
                                                         pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.991ns (0.920ns logic, 3.071ns route)
                                                         (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         pcie/core/pipe_clk rising at 0.000ns
  Destination Clock:    pcie/core/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_2_0_i/pcie_block_i to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA5 Tpcicko_MGT3          0.508   pcie/core/pcie_2_0_i/pcie_block_i
                                                         pcie/core/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA5    net (fanout=1)        3.163   pcie/core/pcie_2_0_i/PIPETX3DATA[5]
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
                                                         pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.995ns (0.832ns logic, 3.163ns route)
                                                         (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/state_FSM_FFd2_BRB3 (FF)
  Destination:          pcie/app/config_ctrl/expected_data_cnt_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.499 - 1.573)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/state_FSM_FFd2_BRB3 to pcie/app/config_ctrl/expected_data_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y139.AQ    Tcko                  0.381   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
                                                       pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A3    net (fanout=4)        1.093   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A     Tilo                  0.068   pcie/app/config_ctrl/rd_len[30]
                                                       pcie/app/config_ctrl/state_FSM_FFd2-In1
    SLICE_X153Y136.C4    net (fanout=36)       0.644   pcie/app/config_ctrl/state_FSM_FFd2
    SLICE_X153Y136.C     Tilo                  0.068   pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5
                                                       pcie/app/config_ctrl/state__n0172_inv1
    SLICE_X155Y119.CE    net (fanout=15)       1.201   pcie/app/config_ctrl/_n0172_inv
    SLICE_X155Y119.CLK   Tceck                 0.318   pcie/app/config_ctrl/expected_data_cnt[7]
                                                       pcie/app/config_ctrl/expected_data_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (0.835ns logic, 2.938ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/state_FSM_FFd2_BRB3 (FF)
  Destination:          pcie/app/config_ctrl/expected_data_cnt_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.499 - 1.573)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/state_FSM_FFd2_BRB3 to pcie/app/config_ctrl/expected_data_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y139.AQ    Tcko                  0.381   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
                                                       pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A3    net (fanout=4)        1.093   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A     Tilo                  0.068   pcie/app/config_ctrl/rd_len[30]
                                                       pcie/app/config_ctrl/state_FSM_FFd2-In1
    SLICE_X153Y136.C4    net (fanout=36)       0.644   pcie/app/config_ctrl/state_FSM_FFd2
    SLICE_X153Y136.C     Tilo                  0.068   pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5
                                                       pcie/app/config_ctrl/state__n0172_inv1
    SLICE_X155Y119.CE    net (fanout=15)       1.201   pcie/app/config_ctrl/_n0172_inv
    SLICE_X155Y119.CLK   Tceck                 0.318   pcie/app/config_ctrl/expected_data_cnt[7]
                                                       pcie/app/config_ctrl/expected_data_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (0.835ns logic, 2.938ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/state_FSM_FFd2_BRB3 (FF)
  Destination:          pcie/app/config_ctrl/expected_data_cnt_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.499 - 1.573)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/state_FSM_FFd2_BRB3 to pcie/app/config_ctrl/expected_data_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y139.AQ    Tcko                  0.381   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
                                                       pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A3    net (fanout=4)        1.093   pcie/app/config_ctrl/state_FSM_FFd2_BRB3
    SLICE_X152Y134.A     Tilo                  0.068   pcie/app/config_ctrl/rd_len[30]
                                                       pcie/app/config_ctrl/state_FSM_FFd2-In1
    SLICE_X153Y136.C4    net (fanout=36)       0.644   pcie/app/config_ctrl/state_FSM_FFd2
    SLICE_X153Y136.C     Tilo                  0.068   pcie/app/config_ctrl/config_rd_req_len_o_9_BRB5
                                                       pcie/app/config_ctrl/state__n0172_inv1
    SLICE_X155Y119.CE    net (fanout=15)       1.201   pcie/app/config_ctrl/_n0172_inv
    SLICE_X155Y119.CLK   Tceck                 0.318   pcie/app/config_ctrl/expected_data_cnt[7]
                                                       pcie/app/config_ctrl/expected_data_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (0.835ns logic, 2.938ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/reg_file/CTRL_REG_0 (FF)
  Destination:          pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.479 - 1.575)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/reg_file/CTRL_REG_0 to pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y132.AQ    Tcko                  0.337   pcie/app/reg_file/CTRL_REG_0
                                                       pcie/app/reg_file/CTRL_REG_0
    SLICE_X142Y110.A4    net (fanout=285)      1.882   pcie/app/reg_file/CTRL_REG_0
    SLICE_X142Y110.A     Tilo                  0.068   pcie/app/reg_file/USER2_PC_DMA_LEN[14]
                                                       pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/inverted_reset1_INV_0
    SLICE_X144Y95.SR     net (fanout=4)        1.091   pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X144Y95.CLK    Trck                  0.371   pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
                                                       pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (0.776ns logic, 2.973ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y21.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y21.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y22.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y22.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y17.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y17.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y23.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y23.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y24.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y24.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y18.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y18.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y31.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP 
"pcie_app_ucg_clk0_bufgin"         TS_CLK_250 HIGH 50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4131 paths analyzed, 2889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.794ns.
--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO27 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y153.D5    net (fanout=1)        1.322   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[27]
    SLICE_X128Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[18]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[27]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (2.080ns logic, 1.322ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.323ns (1.450 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO6  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X130Y153.B5    net (fanout=1)        1.251   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]
    SLICE_X130Y153.CLK   Tas                   0.011   ult/adpt_user_str1_data[4]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (2.084ns logic, 1.251ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.932 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOBDO11 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X130Y146.B4    net (fanout=1)        1.391   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[43]
    SLICE_X130Y146.CLK   Tas                   0.007   ult/adpt_user_str2_data[36]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[43]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_43
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (2.080ns logic, 1.391ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str1_data_40 (FF)
  Destination:          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (1.553 - 1.662)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str1_data_40 to ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X127Y160.CQ       Tcko                  0.337   ult/ul/o_pcie_str1_data[40]
                                                          ult/ul/o_pcie_str1_data_40
    RAMB36_X6Y20.DIBDI8     net (fanout=8)        2.500   ult/ul/o_pcie_str1_data[40]
    RAMB36_X6Y20.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.544ns (1.044ns logic, 2.500ns route)
                                                          (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO29 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X129Y153.B5    net (fanout=1)        1.202   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[29]
    SLICE_X129Y153.CLK   Tas                   0.046   ult/adpt_user_str1_data[22]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[29]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (2.119ns logic, 1.202ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO23 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y153.A5    net (fanout=1)        1.236   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[23]
    SLICE_X128Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[18]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[23]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (2.080ns logic, 1.236ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.323ns (1.450 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO1  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X130Y153.AX    net (fanout=1)        1.226   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[1]
    SLICE_X130Y153.CLK   Tdick                 0.015   ult/adpt_user_str1_data[4]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (2.088ns logic, 1.226ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str2_data_16 (FF)
  Destination:          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (1.556 - 1.530)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str2_data_16 to ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y144.AQ       Tcko                  0.337   ult/ul/o_pcie_str2_data[24]
                                                          ult/ul/o_pcie_str2_data_16
    RAMB36_X6Y19.DIADI22    net (fanout=8)        2.613   ult/ul/o_pcie_str2_data[16]
    RAMB36_X6Y19.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.657ns (1.044ns logic, 2.613ns route)
                                                          (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str2_data_16 (FF)
  Destination:          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (1.556 - 1.530)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str2_data_16 to ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y144.AQ       Tcko                  0.337   ult/ul/o_pcie_str2_data[24]
                                                          ult/ul/o_pcie_str2_data_16
    RAMB36_X6Y19.DIADI20    net (fanout=8)        2.613   ult/ul/o_pcie_str2_data[16]
    RAMB36_X6Y19.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.657ns (1.044ns logic, 2.613ns route)
                                                          (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.921 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOADO5  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y141.A5    net (fanout=1)        1.352   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]
    SLICE_X128Y141.CLK   Tas                   0.007   ult/adpt_user_str2_data[4]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (2.080ns logic, 1.352ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO31 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X129Y153.D4    net (fanout=1)        1.189   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]
    SLICE_X129Y153.CLK   Tas                   0.037   ult/adpt_user_str1_data[22]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (2.110ns logic, 1.189ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack:                  0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO30 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X129Y153.C5    net (fanout=1)        1.180   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]
    SLICE_X129Y153.CLK   Tas                   0.045   ult/adpt_user_str1_data[22]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (2.118ns logic, 1.180ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.323ns (1.450 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO9  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X130Y153.D5    net (fanout=1)        1.209   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[9]
    SLICE_X130Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[4]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[9]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (2.080ns logic, 1.209ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (0.927 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOBDO31 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y145.D5    net (fanout=1)        1.336   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[63]
    SLICE_X128Y145.CLK   Tas                   0.007   ult/adpt_user_str2_data[54]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[63]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (2.080ns logic, 1.336ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO25 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y153.B4    net (fanout=1)        1.194   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[25]
    SLICE_X128Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[18]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[25]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (2.080ns logic, 1.194ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str1_data_24 (FF)
  Destination:          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (1.553 - 1.540)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str1_data_24 to ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X128Y152.CQ       Tcko                  0.381   ult/ul/o_pcie_str1_data[24]
                                                          ult/ul/o_pcie_str1_data_24
    RAMB36_X6Y20.DIADI28    net (fanout=8)        2.525   ult/ul/o_pcie_str1_data[24]
    RAMB36_X6Y20.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.613ns (1.088ns logic, 2.525ns route)
                                                          (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str1_data_24 (FF)
  Destination:          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (1.553 - 1.540)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str1_data_24 to ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X128Y152.CQ       Tcko                  0.381   ult/ul/o_pcie_str1_data[24]
                                                          ult/ul/o_pcie_str1_data_24
    RAMB36_X6Y20.DIADI26    net (fanout=8)        2.525   ult/ul/o_pcie_str1_data[24]
    RAMB36_X6Y20.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.613ns (1.088ns logic, 2.525ns route)
                                                          (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.196ns (0.921 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOADO3  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y141.CX    net (fanout=1)        1.303   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[3]
    SLICE_X128Y141.CLK   Tdick                 0.015   ult/adpt_user_str2_data[4]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (2.088ns logic, 1.303ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Clock Path Skew:      -0.323ns (1.450 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO5  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X130Y153.A5    net (fanout=1)        1.181   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]
    SLICE_X130Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[4]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[5]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (2.080ns logic, 1.181ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.925 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOADO30 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y144.C5    net (fanout=1)        1.309   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]
    SLICE_X128Y144.CLK   Tas                   0.007   ult/adpt_user_str2_data[27]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[30]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (2.080ns logic, 1.309ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO26 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y153.C5    net (fanout=1)        1.172   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[26]
    SLICE_X128Y153.CLK   Tas                   0.007   ult/adpt_user_str1_data[18]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[26]_rt
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (2.080ns logic, 1.172ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack:                  0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO19 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X129Y153.AX    net (fanout=1)        1.137   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[19]
    SLICE_X129Y153.CLK   Tdick                 0.034   ult/adpt_user_str1_data[22]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (2.107ns logic, 1.137ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack:                  0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 0)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO21 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X129Y153.CX    net (fanout=1)        1.136   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[21]
    SLICE_X129Y153.CLK   Tdick                 0.034   ult/adpt_user_str1_data[22]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (2.107ns logic, 1.136ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack:                  0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str2_data_56 (FF)
  Destination:          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (1.556 - 1.532)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str2_data_56 to ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y145.CQ       Tcko                  0.337   ult/ul/o_pcie_str2_data[56]
                                                          ult/ul/o_pcie_str2_data_56
    RAMB36_X6Y19.DIBDI28    net (fanout=8)        2.543   ult/ul/o_pcie_str2_data[56]
    RAMB36_X6Y19.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.587ns (1.044ns logic, 2.543ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str2_data_56 (FF)
  Destination:          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (1.556 - 1.532)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str2_data_56 to ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y145.CQ       Tcko                  0.337   ult/ul/o_pcie_str2_data[56]
                                                          ult/ul/o_pcie_str2_data_56
    RAMB36_X6Y19.DIBDI26    net (fanout=8)        2.543   ult/ul/o_pcie_str2_data[56]
    RAMB36_X6Y19.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.587ns (1.044ns logic, 2.543ns route)
                                                          (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.925 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOADO31 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y144.D4    net (fanout=1)        1.290   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]
    SLICE_X128Y144.CLK   Tas                   0.002   ult/adpt_user_str2_data[27]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[31]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (2.075ns logic, 1.290ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.921 - 1.117)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y31.DOADO6  Trcko_DO              2.073   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y141.B4    net (fanout=1)        1.276   ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]
    SLICE_X128Y141.CLK   Tas                   0.007   ult/adpt_user_str2_data[4]
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[6]_rt
                                                       ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (2.080ns logic, 1.276ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str1_data_32 (FF)
  Destination:          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (1.553 - 1.662)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str1_data_32 to ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X127Y160.AQ       Tcko                  0.337   ult/ul/o_pcie_str1_data[40]
                                                          ult/ul/o_pcie_str1_data_32
    RAMB36_X6Y20.DIBDI2     net (fanout=8)        2.399   ult/ul/o_pcie_str1_data[32]
    RAMB36_X6Y20.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.443ns (1.044ns logic, 2.399ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Destination:          ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 0)
  Clock Path Skew:      -0.327ns (1.446 - 1.773)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram to ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y33.DOADO15 Trcko_DO              2.073   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    SLICE_X128Y153.BX    net (fanout=1)        1.135   ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i[15]
    SLICE_X128Y153.CLK   Tdick                 0.015   ult/adpt_user_str1_data[18]
                                                       ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (2.088ns logic, 1.135ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack:                  0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/o_pcie_str2_data_56 (FF)
  Destination:          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (1.556 - 1.532)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/o_pcie_str2_data_56 to ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y145.CQ       Tcko                  0.337   ult/ul/o_pcie_str2_data[56]
                                                          ult/ul/o_pcie_str2_data_56
    RAMB36_X6Y19.DIBDI24    net (fanout=8)        2.527   ult/ul/o_pcie_str2_data[56]
    RAMB36_X6Y19.CLKBWRCLKL Trdck_DIA             0.707   ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.571ns (1.044ns logic, 2.527ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pcie_app_ucg_clk0_bufgin = PERIOD TIMEGRP "pcie_app_ucg_clk0_bufgin"
        TS_CLK_250 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y21.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y23.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y31.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y33.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y17.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y18.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y19.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y20.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: pcie/app/ucg/BUFG_CLK0/I0
  Logical resource: pcie/app/ucg/BUFG_CLK0/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: pcie/app/ucg/clk0_bufgin
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7/SR
  Location pin: SLICE_X102Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[7]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6/SR
  Location pin: SLICE_X102Y103.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3/SR
  Location pin: SLICE_X103Y99.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin[4]/SR
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5/SR
  Location pin: SLICE_X103Y100.SR
  Clock network: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.106ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns pcie/core/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|       114247|
| TS_CLK_100                    |     10.000ns|     10.000ns|          N/A|            0|            0|         2151|            0|
| TS_USER_CLK                   |      4.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| TS_CLK_125                    |      8.000ns|      7.692ns|          N/A|            0|            0|         1591|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|      3.794ns|            0|            0|       106374|         4131|
|  TS_pcie_app_ucg_clk0_bufgin  |      4.000ns|      3.794ns|          N/A|            0|            0|         4131|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 114535 paths, 0 nets, and 32892 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 03 00:20:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



