#Timing report of worst 31 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mclk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                  0.000    11.635
mclk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.605    13.240
mclk_dffe_Q.QEN[0] (Q_FRAG)                                                                                   0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                              -0.591    -0.591
data required time                                                                                                     -0.591
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.591
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.831


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                                       0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                        1.605    13.240
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                  0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 3
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_27.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_27.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 4
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 5
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 6
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 7
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 8
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 9
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                 0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 10
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                  0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 11
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.605    13.240
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                  0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 12
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                              0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.605    13.240
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                  0.000    13.240
data arrival time                                                                                                      13.240

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.240
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.135


#Path 13
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    10.507
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                             0.000    10.507
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                              1.305    11.812
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              0.000    11.812
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    13.118
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    13.118
data arrival time                                                                                                      13.118

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.118
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.012


#Path 14
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305    10.507
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000    10.507
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    11.812
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000    11.812
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    13.118
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                  0.000    13.118
data arrival time                                                                                                      13.118

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.118
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -13.012


#Path 15
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 16
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                  0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 17
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 18
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 19
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 20
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 21
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                            0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.462    13.097
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 23
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.t_frag.XSL[0] (T_FRAG)                                           0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                            1.462    13.097
delay_dff_Q_28.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 24
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.t_frag.XSL[0] (T_FRAG)                                           0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                            1.462    13.097
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.t_frag.XSL[0] (T_FRAG)                                           0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                            1.462    13.097
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 26
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.t_frag.XSL[0] (T_FRAG)                                           0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                            1.462    13.097
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 27
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  0.000     3.295
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     4.290
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XAB[0] (T_FRAG)                       0.000     5.286
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.305     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.591
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000     7.896
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.TAB[0] (C_FRAG)                                 0.000     9.202
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.437    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000    10.639
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.t_frag.XSL[0] (T_FRAG)                                           0.000    11.635
mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.462    13.097
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                 0.000    13.097
data arrival time                                                                                                      13.097

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                      0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                             0.000     0.000
cell setup time                                                                                               0.105     0.105
data required time                                                                                                      0.105
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      0.105
data arrival time                                                                                                     -13.097
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -12.991


#Path 28
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d1_dff_Q.QD[0] (Q_FRAG clocked by d1_dff_Q_CLK)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$finitesm.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$finitesm.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I0_1.t_frag.XA2[0] (T_FRAG)                                    0.000    10.958
x_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                                     1.605    12.564
d1_dff_Q.QD[0] (Q_FRAG)                                               0.000    12.564
data arrival time                                                              12.564

clock d1_dff_Q_CLK (rise edge)                                        0.000     0.000
clock source latency                                                  0.000     0.000
d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                              0.000     0.000
d1_dff_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.564
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.458


#Path 29
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d2_dff_Q.QD[0] (Q_FRAG clocked by d2_dff_Q_CLK)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$finitesm.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$finitesm.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                      0.000    10.958
x_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                       1.605    12.564
d2_dff_Q.QD[0] (Q_FRAG)                                               0.000    12.564
data arrival time                                                              12.564

clock d2_dff_Q_CLK (rise edge)                                        0.000     0.000
clock source latency                                                  0.000     0.000
d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                              0.000     0.000
d2_dff_Q.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.564
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.458


#Path 30
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : y_dff_Q.QD[0] (Q_FRAG clocked by y_dff_Q_CLK)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
x.inpad[0] (.input)                                                   0.000     0.000
$iopadmap$finitesm.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$finitesm.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
x_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                      0.000    10.958
x_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                       1.305    12.263
y_dff_Q.QD[0] (Q_FRAG)                                                0.000    12.263
data arrival time                                                              12.263

clock y_dff_Q_CLK (rise edge)                                         0.000     0.000
clock source latency                                                  0.000     0.000
y_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                               0.000     0.000
y_dff_Q.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.263
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.158


#Path 31
Startpoint: y_dff_Q.QZ[0] (Q_FRAG clocked by y_dff_Q_CLK)
Endpoint  : out:y.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock y_dff_Q_CLK (rise edge)                                         0.000     0.000
clock source latency                                                  0.000     0.000
y_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                               0.000     0.000
y_dff_Q.QCK[0] (Q_FRAG)                                               0.000     0.000
y_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                              1.701     1.701
$iopadmap$finitesm.y.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$finitesm.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:y.outpad[0] (.output)                                             0.000    11.510
data arrival time                                                              11.510

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#End of timing report
