enter VS-mode exception handler
V == 1 (before the trap)
check medeleg -> check hedeleg -> exception handler in VS-mode

enter VS-mode interrupt
check mideleg -> check hideleg -> interrupt handler in VS-mode


Interrupts
==========

--- Sources

1. software interrupt
    when clint.mswi.msip = 1
2. timer interrupt
    when clint.mtimer.mtime >= clint.mtimer.mtimecmp
3. external interrupt
    PLIC (but how where what and who)

--- Handling

check corresponding mideleg bit
    0 -> mtrapvec
    1 -> check corresponding hideleg bit
        0 -> hstrapvec
	1 -> vstrapvec


Exceptions
==========

--- sources

1. instruction
    - instruction address misaligned (0)
    - instruction access fault (1)
    - illegall instruction (2)
    - breakpoint (3)
    + virtual instruction (22)

2. load/store
    - load address misaligned (4)
    - load access fault (5)
    - store or amo address misaligned (6)
    - store or amo access fault (7)

3. ecall
    - ecall from U-mode (8)
    - ecall from HS-mode (9)
    + ecall from VS-mode (10)
    - ecall from M-mode (11)

4. page fault
    - instruction page fault (12)
    - load page fault (13)
    - store or amo page fault (15)
    + instruction guest page fault (20)
    + load guest page fault (21)
    + store or amo guest page fault (23)
