{"sha": "f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjU3ZDE0NDYyZTE0Y2EzZDMzZGU1ZDRmZDBjOTI2MGZhMTViMjA2NQ==", "commit": {"author": {"name": "Peter Bergner", "email": "bergner@vnet.ibm.com", "date": "2018-06-08T17:17:45Z"}, "committer": {"name": "Peter Bergner", "email": "bergner@gcc.gnu.org", "date": "2018-06-08T17:17:45Z"}, "message": "re PR target/85755 (PowerPC Gcc's -mupdate produces inefficient code on power8/power9 machines)\n\ngcc/\n\tPR target/85755\n\t* config/rs6000/rs6000.c (mem_operand_gpr): Enable PRE_INC and PRE_DEC\n\taddresses.\n\ngcc/testsuite/\n\tPR target/85755\n\t* gcc.target/powerpc/pr85755.c: New test.\n\nFrom-SVN: r261340", "tree": {"sha": "1325ba07357ff04c13d13d80f48785d508d329ff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1325ba07357ff04c13d13d80f48785d508d329ff"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/comments", "author": {"login": "peter-bergner", "id": 17504345, "node_id": "MDQ6VXNlcjE3NTA0MzQ1", "avatar_url": "https://avatars.githubusercontent.com/u/17504345?v=4", "gravatar_id": "", "url": "https://api.github.com/users/peter-bergner", "html_url": "https://github.com/peter-bergner", "followers_url": "https://api.github.com/users/peter-bergner/followers", "following_url": "https://api.github.com/users/peter-bergner/following{/other_user}", "gists_url": "https://api.github.com/users/peter-bergner/gists{/gist_id}", "starred_url": "https://api.github.com/users/peter-bergner/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/peter-bergner/subscriptions", "organizations_url": "https://api.github.com/users/peter-bergner/orgs", "repos_url": "https://api.github.com/users/peter-bergner/repos", "events_url": "https://api.github.com/users/peter-bergner/events{/privacy}", "received_events_url": "https://api.github.com/users/peter-bergner/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a14175560cca5da1f9ff776c5c7309473397d43d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a14175560cca5da1f9ff776c5c7309473397d43d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a14175560cca5da1f9ff776c5c7309473397d43d"}], "stats": {"total": 40, "additions": 40, "deletions": 0}, "files": [{"sha": "367e91f4e9c3ee6a6a34e4a1cbaa20e7676447fc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "patch": "@@ -1,3 +1,9 @@\n+2018-06-08  Peter Bergner  <bergner@vnet.ibm.com>\n+\n+\tPR target/85755\n+\t* config/rs6000/rs6000.c (mem_operand_gpr): Enable PRE_INC and PRE_DEC\n+\taddresses.\n+\n 2018-06-08  Jan Hubicka  <hubicka@ucw.cz>\n \n \t* dumpfile.c (FIRST_ME_AUTO_NUMBERED_DUMP): Bump to 4."}, {"sha": "8bc4109f67e5740d19307356293d026b9781f2d6", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "patch": "@@ -7996,6 +7996,13 @@ mem_operand_gpr (rtx op, machine_mode mode)\n   int extra;\n   rtx addr = XEXP (op, 0);\n \n+  /* PR85755: Allow PRE_INC and PRE_DEC addresses.  */\n+  if (TARGET_UPDATE\n+      && (GET_CODE (addr) == PRE_INC || GET_CODE (addr) == PRE_DEC)\n+      && mode_supports_pre_incdec_p (mode)\n+      && legitimate_indirect_address_p (XEXP (addr, 0), false))\n+    return true;\n+\n   /* Don't allow non-offsettable addresses.  See PRs 83969 and 84279.  */\n   if (!rs6000_offsettable_memref_p (op, mode, false))\n     return false;"}, {"sha": "3b3bc5a7f15d22ef6d2835ddedaff787831dcf55", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "patch": "@@ -1,3 +1,8 @@\n+2018-06-08  Peter Bergner  <bergner@vnet.ibm.com>\n+\n+\tPR target/85755\n+\t* gcc.target/powerpc/pr85755.c: New test.\n+\n 2018-06-08  Carl Love  <cel@us.ibm.com>\n \n \t* gcc.target/powerpc/vsx-vector-6-be.p7.c: Rename this file to"}, {"sha": "2d8741d639edc352ed58eff09fae58f32e52f4a1", "filename": "gcc/testsuite/gcc.target/powerpc/pr85755.c", "status": "added", "additions": 22, "deletions": 0, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr85755.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f57d14462e14ca3d33de5d4fd0c9260fa15b2065/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr85755.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr85755.c?ref=f57d14462e14ca3d33de5d4fd0c9260fa15b2065", "patch": "@@ -0,0 +1,22 @@\n+/* { dg-do compile { target { powerpc*-*-* } } } */\n+/* { dg-options \"-O1\" } */\n+\n+void\n+preinc (long *q, long n)\n+{\n+  long i;\n+  for (i = 0; i < n; i++)\n+    q[i] = i;\n+}\n+\n+void\n+predec (long *q, long n)\n+{\n+  long i;\n+  for (i = n; i >= 0; i--)\n+    q[i] = i;\n+}\n+\n+/* { dg-final { scan-assembler-times {\\mstwu\\M} 2 { target ilp32 } } } */\n+/* { dg-final { scan-assembler-times {\\mstdu\\M} 2 { target lp64 } } } */\n+/* { dg-final { scan-assembler-not {\\mstfdu\\M} } } */"}]}