NEMC_SMCR_BW_8,VAR_0
NEMC_SMCR_BW_MASK,VAR_1
NEMC_SMCR_SMT,VAR_2
NEMC_SMCR_TAH_MASK,VAR_3
NEMC_SMCR_TAH_SHIFT,VAR_4
NEMC_SMCR_TAS_MASK,VAR_5
NEMC_SMCR_TAS_SHIFT,VAR_6
NEMC_SMCR_TAW_MASK,VAR_7
NEMC_SMCR_TAW_SHIFT,VAR_8
NEMC_SMCR_TBP_MASK,VAR_9
NEMC_SMCR_TBP_SHIFT,VAR_10
NEMC_SMCR_TSTRV_MASK,VAR_11
NEMC_SMCR_TSTRV_SHIFT,VAR_12
NEMC_SMCRn,FUNC_0
dev_err,FUNC_1
jz4780_nemc_ns_to_cycles,FUNC_2
of_property_read_u32,FUNC_3
readl,FUNC_4
writel,FUNC_5
jz4780_nemc_configure_bank,FUNC_6
nemc,VAR_13
bank,VAR_14
node,VAR_15
smcr,VAR_16
val,VAR_17
cycles,VAR_18
convert_tBP_tAW,VAR_19
