$date
	Tue Sep 30 08:34:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_TFF $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset_n $end
$scope module uut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset_n $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1#
#10
0#
1$
#15
1#
#20
1!
0#
1"
#25
1#
#30
0!
0#
#35
1#
#40
0#
0"
#45
1#
#50
0#
#55
1#
#60
1!
0#
1"
#65
1#
#70
0!
0#
#75
1#
#80
0#
0$
#85
1#
#90
1!
0#
1$
#95
1#
#100
0!
0#
#105
1#
#110
1!
0#
#115
1#
#120
0!
0#
