**********************************************************************************************
8 Bit Synchronous Twin Register Set
**********************************************************************************************


module 8_twin_sync_rst_reg (q1,q2,rst,clk,d1,d2);

input reg d1,d2;
input clk,rst;
output reg [7:0] q1,q2;

always@(posedge clk)
	if(rst) begin
		q1 <= 1'b0;
		q2 <= 1'b0; end
	else begin	
		q1 <= d1;   
		q2 <= d2; end
	
endmodule