Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: banc_registres.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "banc_registres.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "banc_registres"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : banc_registres
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" into library work
Parsing entity <banc_registres>.
Parsing architecture <Behavioral> of entity <banc_registres>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <banc_registres> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 80: aw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 85: aw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 86: aw should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 87: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 90: banc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd" Line 91: banc should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <banc_registres>.
    Related source file is "/home/yann/Documents/INSA/TP/repos/sysinfo/VHDL/sysinfo/banc_registres.vhd".
WARNING:Xst:647 - Input <CK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<7>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<6>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<5>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<4>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<3>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<2>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<1>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AA[3]_banc[15][7]_wide_mux_70_OUT<0>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<7>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<6>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<5>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<4>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<3>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<2>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<1>> created at line 84.
    Found 1-bit 16-to-1 multiplexer for signal <AB[3]_banc[15][7]_wide_mux_71_OUT<0>> created at line 84.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <QB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <banc<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <AW[3]_AA[3]_equal_17_o> created at line 85
    Found 4-bit comparator equal for signal <AW[3]_AB[3]_equal_18_o> created at line 86
    Summary:
	inferred 144 Latch(s).
	inferred   2 Comparator(s).
	inferred 720 Multiplexer(s).
Unit <banc_registres> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 144
 1-bit latch                                           : 144
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 720
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 704

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 720
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 704

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <banc_registres> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block banc_registres, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : banc_registres.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 312
#      LUT3                        : 18
#      LUT4                        : 34
#      LUT5                        : 146
#      LUT6                        : 66
#      MUXF7                       : 32
#      MUXF8                       : 16
# FlipFlops/Latches                : 144
#      LD                          : 144
# IO Buffers                       : 38
#      IBUF                        : 22
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of   4800     2%  
 Number of Slice LUTs:                  264  out of   2400    11%  
    Number used as Logic:               264  out of   2400    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    264
   Number with an unused Flip Flop:     136  out of    264    51%  
   Number with an unused LUT:             0  out of    264     0%  
   Number of fully used LUT-FF pairs:   128  out of    264    48%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  38  out of    132    28%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)  | Load  |
-------------------------------------------------+------------------------+-------+
RST_AW[3]_MUX_39_o(Mmux_RST_AW[3]_MUX_39_o11:O)  | NONE(*)(banc<15>_5)    | 8     |
RST_AW[3]_MUX_95_o(Mmux_RST_AW[3]_MUX_95_o11:O)  | NONE(*)(banc<14>_7)    | 8     |
RST_AW[3]_MUX_159_o(Mmux_RST_AW[3]_MUX_159_o11:O)| NONE(*)(banc<13>_7)    | 8     |
RST_AW[3]_MUX_223_o(Mmux_RST_AW[3]_MUX_223_o11:O)| NONE(*)(banc<12>_7)    | 8     |
RST_AW[3]_MUX_287_o(Mmux_RST_AW[3]_MUX_287_o11:O)| NONE(*)(banc<11>_7)    | 8     |
RST_AW[3]_MUX_351_o(Mmux_RST_AW[3]_MUX_351_o11:O)| NONE(*)(banc<10>_5)    | 8     |
RST_AW[3]_MUX_415_o(Mmux_RST_AW[3]_MUX_415_o11:O)| NONE(*)(banc<9>_6)     | 8     |
RST_AW[3]_MUX_479_o(Mmux_RST_AW[3]_MUX_479_o11:O)| NONE(*)(banc<8>_7)     | 8     |
RST_AW[3]_MUX_543_o(Mmux_RST_AW[3]_MUX_543_o11:O)| NONE(*)(banc<7>_7)     | 8     |
RST_AW[3]_MUX_607_o(Mmux_RST_AW[3]_MUX_607_o11:O)| NONE(*)(banc<6>_7)     | 8     |
RST_AW[3]_MUX_671_o(Mmux_RST_AW[3]_MUX_671_o11:O)| NONE(*)(banc<5>_7)     | 8     |
RST_AW[3]_MUX_735_o(Mmux_RST_AW[3]_MUX_735_o11:O)| NONE(*)(banc<4>_6)     | 8     |
RST_AW[3]_MUX_799_o(Mmux_RST_AW[3]_MUX_799_o11:O)| NONE(*)(banc<3>_7)     | 8     |
RST_AW[3]_MUX_863_o(Mmux_RST_AW[3]_MUX_863_o11:O)| NONE(*)(banc<2>_7)     | 8     |
RST_AW[3]_MUX_927_o(Mmux_RST_AW[3]_MUX_927_o11:O)| NONE(*)(banc<1>_6)     | 8     |
RST_AW[3]_MUX_991_o(Mmux_RST_AW[3]_MUX_991_o11:O)| NONE(*)(banc<0>_7)     | 8     |
W_AW[3]_OR_132_o(W_AW[3]_OR_132_o1:O)            | NONE(*)(QA_5)          | 8     |
W_AW[3]_OR_140_o(W_AW[3]_OR_140_o1:O)            | NONE(*)(QB_6)          | 8     |
-------------------------------------------------+------------------------+-------+
(*) These 18 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.391ns (Maximum Frequency: 718.778MHz)
   Minimum input arrival time before clock: 8.069ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_39_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<15>_5 (LATCH)
  Destination:       banc<15>_5 (LATCH)
  Source Clock:      RST_AW[3]_MUX_39_o falling
  Destination Clock: RST_AW[3]_MUX_39_o falling

  Data Path: banc<15>_5 to banc<15>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<15>_5 (banc<15>_5)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[15][7]_banc[15][7]_MUX_41_o11 (banc[15][7]_banc[15][7]_MUX_41_o)
     LD:D                      0.037          banc<15>_5
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_95_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<14>_7 (LATCH)
  Destination:       banc<14>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_95_o falling
  Destination Clock: RST_AW[3]_MUX_95_o falling

  Data Path: banc<14>_7 to banc<14>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<14>_7 (banc<14>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[14][7]_banc[14][7]_MUX_89_o11 (banc[14][7]_banc[14][7]_MUX_89_o)
     LD:D                      0.037          banc<14>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_159_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<13>_7 (LATCH)
  Destination:       banc<13>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_159_o falling
  Destination Clock: RST_AW[3]_MUX_159_o falling

  Data Path: banc<13>_7 to banc<13>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<13>_7 (banc<13>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[13][7]_banc[13][7]_MUX_153_o11 (banc[13][7]_banc[13][7]_MUX_153_o)
     LD:D                      0.037          banc<13>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_223_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<12>_7 (LATCH)
  Destination:       banc<12>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_223_o falling
  Destination Clock: RST_AW[3]_MUX_223_o falling

  Data Path: banc<12>_7 to banc<12>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<12>_7 (banc<12>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[12][7]_banc[12][7]_MUX_217_o11 (banc[12][7]_banc[12][7]_MUX_217_o)
     LD:D                      0.037          banc<12>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_287_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<11>_7 (LATCH)
  Destination:       banc<11>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_287_o falling
  Destination Clock: RST_AW[3]_MUX_287_o falling

  Data Path: banc<11>_7 to banc<11>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<11>_7 (banc<11>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[11][7]_banc[11][7]_MUX_281_o11 (banc[11][7]_banc[11][7]_MUX_281_o)
     LD:D                      0.037          banc<11>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_351_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<10>_5 (LATCH)
  Destination:       banc<10>_5 (LATCH)
  Source Clock:      RST_AW[3]_MUX_351_o falling
  Destination Clock: RST_AW[3]_MUX_351_o falling

  Data Path: banc<10>_5 to banc<10>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<10>_5 (banc<10>_5)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[10][7]_banc[10][7]_MUX_361_o11 (banc[10][7]_banc[10][7]_MUX_361_o)
     LD:D                      0.037          banc<10>_5
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_415_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<9>_6 (LATCH)
  Destination:       banc<9>_6 (LATCH)
  Source Clock:      RST_AW[3]_MUX_415_o falling
  Destination Clock: RST_AW[3]_MUX_415_o falling

  Data Path: banc<9>_6 to banc<9>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<9>_6 (banc<9>_6)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[9][7]_banc[9][7]_MUX_417_o11 (banc[9][7]_banc[9][7]_MUX_417_o)
     LD:D                      0.037          banc<9>_6
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_479_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<8>_7 (LATCH)
  Destination:       banc<8>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_479_o falling
  Destination Clock: RST_AW[3]_MUX_479_o falling

  Data Path: banc<8>_7 to banc<8>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<8>_7 (banc<8>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[8][7]_banc[8][7]_MUX_473_o11 (banc[8][7]_banc[8][7]_MUX_473_o)
     LD:D                      0.037          banc<8>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_543_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<7>_7 (LATCH)
  Destination:       banc<7>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_543_o falling
  Destination Clock: RST_AW[3]_MUX_543_o falling

  Data Path: banc<7>_7 to banc<7>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<7>_7 (banc<7>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[7][7]_banc[7][7]_MUX_537_o11 (banc[7][7]_banc[7][7]_MUX_537_o)
     LD:D                      0.037          banc<7>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_607_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<6>_7 (LATCH)
  Destination:       banc<6>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_607_o falling
  Destination Clock: RST_AW[3]_MUX_607_o falling

  Data Path: banc<6>_7 to banc<6>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<6>_7 (banc<6>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[6][7]_banc[6][7]_MUX_601_o11 (banc[6][7]_banc[6][7]_MUX_601_o)
     LD:D                      0.037          banc<6>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_671_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<5>_7 (LATCH)
  Destination:       banc<5>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_671_o falling
  Destination Clock: RST_AW[3]_MUX_671_o falling

  Data Path: banc<5>_7 to banc<5>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<5>_7 (banc<5>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[5][7]_banc[5][7]_MUX_665_o11 (banc[5][7]_banc[5][7]_MUX_665_o)
     LD:D                      0.037          banc<5>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_735_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<4>_6 (LATCH)
  Destination:       banc<4>_6 (LATCH)
  Source Clock:      RST_AW[3]_MUX_735_o falling
  Destination Clock: RST_AW[3]_MUX_735_o falling

  Data Path: banc<4>_6 to banc<4>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<4>_6 (banc<4>_6)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[4][7]_banc[4][7]_MUX_737_o11 (banc[4][7]_banc[4][7]_MUX_737_o)
     LD:D                      0.037          banc<4>_6
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_799_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<3>_7 (LATCH)
  Destination:       banc<3>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_799_o falling
  Destination Clock: RST_AW[3]_MUX_799_o falling

  Data Path: banc<3>_7 to banc<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<3>_7 (banc<3>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[3][7]_banc[3][7]_MUX_793_o11 (banc[3][7]_banc[3][7]_MUX_793_o)
     LD:D                      0.037          banc<3>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_863_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<2>_7 (LATCH)
  Destination:       banc<2>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_863_o falling
  Destination Clock: RST_AW[3]_MUX_863_o falling

  Data Path: banc<2>_7 to banc<2>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<2>_7 (banc<2>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[2][7]_banc[2][7]_MUX_857_o11 (banc[2][7]_banc[2][7]_MUX_857_o)
     LD:D                      0.037          banc<2>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_927_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<1>_6 (LATCH)
  Destination:       banc<1>_6 (LATCH)
  Source Clock:      RST_AW[3]_MUX_927_o falling
  Destination Clock: RST_AW[3]_MUX_927_o falling

  Data Path: banc<1>_6 to banc<1>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<1>_6 (banc<1>_6)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[1][7]_banc[1][7]_MUX_929_o11 (banc[1][7]_banc[1][7]_MUX_929_o)
     LD:D                      0.037          banc<1>_6
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RST_AW[3]_MUX_991_o'
  Clock period: 1.391ns (frequency: 718.778MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.391ns (Levels of Logic = 1)
  Source:            banc<0>_7 (LATCH)
  Destination:       banc<0>_7 (LATCH)
  Source Clock:      RST_AW[3]_MUX_991_o falling
  Destination Clock: RST_AW[3]_MUX_991_o falling

  Data Path: banc<0>_7 to banc<0>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.651  banc<0>_7 (banc<0>_7)
     LUT5:I4->O            1   0.205   0.000  Mmux_banc[0][7]_banc[0][7]_MUX_985_o11 (banc[0][7]_banc[0][7]_MUX_985_o)
     LD:D                      0.037          banc<0>_7
    ----------------------------------------
    Total                      1.391ns (0.740ns logic, 0.651ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_39_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<15>_5 (LATCH)
  Destination Clock: RST_AW[3]_MUX_39_o falling

  Data Path: AA<0> to banc<15>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[15][7]_banc[15][7]_MUX_25_o11 (banc[15][7]_banc[15][7]_MUX_25_o)
     LD:D                      0.037          banc<15>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_95_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<14>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_95_o falling

  Data Path: AA<0> to banc<14>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[14][7]_banc[14][7]_MUX_105_o11 (banc[14][7]_banc[14][7]_MUX_105_o)
     LD:D                      0.037          banc<14>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_159_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<13>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_159_o falling

  Data Path: AA<0> to banc<13>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[13][7]_banc[13][7]_MUX_153_o11 (banc[13][7]_banc[13][7]_MUX_153_o)
     LD:D                      0.037          banc<13>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_223_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<12>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_223_o falling

  Data Path: AA<0> to banc<12>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[12][7]_banc[12][7]_MUX_217_o11 (banc[12][7]_banc[12][7]_MUX_217_o)
     LD:D                      0.037          banc<12>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_287_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<11>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_287_o falling

  Data Path: AA<0> to banc<11>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[11][7]_banc[11][7]_MUX_297_o11 (banc[11][7]_banc[11][7]_MUX_297_o)
     LD:D                      0.037          banc<11>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_351_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<10>_5 (LATCH)
  Destination Clock: RST_AW[3]_MUX_351_o falling

  Data Path: AA<0> to banc<10>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[10][7]_banc[10][7]_MUX_361_o11 (banc[10][7]_banc[10][7]_MUX_361_o)
     LD:D                      0.037          banc<10>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_415_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<9>_6 (LATCH)
  Destination Clock: RST_AW[3]_MUX_415_o falling

  Data Path: AA<0> to banc<9>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[9][7]_banc[9][7]_MUX_417_o11 (banc[9][7]_banc[9][7]_MUX_417_o)
     LD:D                      0.037          banc<9>_6
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_479_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<8>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_479_o falling

  Data Path: AA<0> to banc<8>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[8][7]_banc[8][7]_MUX_473_o11 (banc[8][7]_banc[8][7]_MUX_473_o)
     LD:D                      0.037          banc<8>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_543_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<7>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_543_o falling

  Data Path: AA<0> to banc<7>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[7][7]_banc[7][7]_MUX_553_o11 (banc[7][7]_banc[7][7]_MUX_553_o)
     LD:D                      0.037          banc<7>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_607_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<6>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_607_o falling

  Data Path: AA<0> to banc<6>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[6][7]_banc[6][7]_MUX_609_o11 (banc[6][7]_banc[6][7]_MUX_609_o)
     LD:D                      0.037          banc<6>_6
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_671_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<5>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_671_o falling

  Data Path: AA<0> to banc<5>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[5][7]_banc[5][7]_MUX_673_o11 (banc[5][7]_banc[5][7]_MUX_673_o)
     LD:D                      0.037          banc<5>_6
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_735_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<4>_6 (LATCH)
  Destination Clock: RST_AW[3]_MUX_735_o falling

  Data Path: AA<0> to banc<4>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[4][7]_banc[4][7]_MUX_729_o11 (banc[4][7]_banc[4][7]_MUX_729_o)
     LD:D                      0.037          banc<4>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_799_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<3>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_799_o falling

  Data Path: AA<0> to banc<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[3][7]_banc[3][7]_MUX_809_o11 (banc[3][7]_banc[3][7]_MUX_809_o)
     LD:D                      0.037          banc<3>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_863_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<2>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_863_o falling

  Data Path: AA<0> to banc<2>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[2][7]_banc[2][7]_MUX_857_o11 (banc[2][7]_banc[2][7]_MUX_857_o)
     LD:D                      0.037          banc<2>_7
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_927_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<1>_6 (LATCH)
  Destination Clock: RST_AW[3]_MUX_927_o falling

  Data Path: AA<0> to banc<1>_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[1][7]_banc[1][7]_MUX_937_o11 (banc[1][7]_banc[1][7]_MUX_937_o)
     LD:D                      0.037          banc<1>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RST_AW[3]_MUX_991_o'
  Total number of paths / destination ports: 352 / 8
-------------------------------------------------------------------------
Offset:              8.069ns (Levels of Logic = 5)
  Source:            AA<0> (PAD)
  Destination:       banc<0>_7 (LATCH)
  Destination Clock: RST_AW[3]_MUX_991_o falling

  Data Path: AA<0> to banc<0>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  AA_0_IBUF (AA_0_IBUF)
     LUT4:I0->O            3   0.203   0.995  AW[3]_AA[3]_equal_17_o4_SW0 (N2)
     LUT5:I0->O           18   0.203   1.154  AW[3]_AA[3]_equal_17_o4 (AW[3]_AA[3]_equal_17_o)
     LUT3:I1->O          128   0.203   2.295  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o121 (Mmux_banc[0][7]_banc[0][7]_MUX_1001_o12)
     LUT5:I0->O            1   0.203   0.000  Mmux_banc[0][7]_banc[0][7]_MUX_1001_o11 (banc[0][7]_banc[0][7]_MUX_1001_o)
     LD:D                      0.037          banc<0>_5
    ----------------------------------------
    Total                      8.069ns (2.071ns logic, 5.998ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_AW[3]_OR_132_o'
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Offset:              4.311ns (Levels of Logic = 5)
  Source:            AA<1> (PAD)
  Destination:       QA_5 (LATCH)
  Destination Clock: W_AW[3]_OR_132_o falling

  Data Path: AA<1> to QA_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.670  AA_1_IBUF (AA_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_AA[3]_banc[15][7]_wide_mux_70_OUT<5>_4 (Mmux_AA[3]_banc[15][7]_wide_mux_70_OUT<5>_4)
     MUXF7:I1->O           1   0.140   0.000  Mmux_AA[3]_banc[15][7]_wide_mux_70_OUT<5>_3_f7 (Mmux_AA[3]_banc[15][7]_wide_mux_70_OUT<5>_3_f7)
     MUXF8:I1->O           1   0.152   0.684  Mmux_AA[3]_banc[15][7]_wide_mux_70_OUT<5>_2_f8 (AA[3]_banc[15][7]_wide_mux_70_OUT<5>)
     LUT3:I1->O            1   0.203   0.000  Mmux_AA[3]_QA[7]_MUX_1053_o11 (AA[3]_QA[7]_MUX_1053_o)
     LD:D                      0.037          QA_5
    ----------------------------------------
    Total                      4.311ns (1.957ns logic, 2.354ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_AW[3]_OR_140_o'
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Offset:              4.311ns (Levels of Logic = 5)
  Source:            AB<1> (PAD)
  Destination:       QB_6 (LATCH)
  Destination Clock: W_AW[3]_OR_140_o falling

  Data Path: AB<1> to QB_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.670  AB_1_IBUF (AB_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_AB[3]_banc[15][7]_wide_mux_71_OUT<7>_4 (Mmux_AB[3]_banc[15][7]_wide_mux_71_OUT<7>_4)
     MUXF7:I1->O           1   0.140   0.000  Mmux_AB[3]_banc[15][7]_wide_mux_71_OUT<7>_3_f7 (Mmux_AB[3]_banc[15][7]_wide_mux_71_OUT<7>_3_f7)
     MUXF8:I1->O           1   0.152   0.684  Mmux_AB[3]_banc[15][7]_wide_mux_71_OUT<7>_2_f8 (AB[3]_banc[15][7]_wide_mux_71_OUT<7>)
     LUT3:I1->O            1   0.203   0.000  Mmux_AB[3]_QB[7]_MUX_1066_o11 (AB[3]_QB[7]_MUX_1066_o)
     LD:D                      0.037          QB_7
    ----------------------------------------
    Total                      4.311ns (1.957ns logic, 2.354ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_AW[3]_OR_132_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            QA_7 (LATCH)
  Destination:       QA<7> (PAD)
  Source Clock:      W_AW[3]_OR_132_o falling

  Data Path: QA_7 to QA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  QA_7 (QA_7)
     OBUF:I->O                 2.571          QA_7_OBUF (QA<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'W_AW[3]_OR_140_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            QB_7 (LATCH)
  Destination:       QB<7> (PAD)
  Source Clock:      W_AW[3]_OR_140_o falling

  Data Path: QB_7 to QB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  QB_7 (QB_7)
     OBUF:I->O                 2.571          QB_7_OBUF (QB<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RST_AW[3]_MUX_159_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_159_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_223_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_223_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_287_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_287_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_351_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_351_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_39_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_39_o|         |         |    1.391|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_415_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_415_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_479_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_479_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_543_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_543_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_607_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_607_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_671_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_671_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_735_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_735_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_799_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_799_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_863_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_863_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_927_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_927_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_95_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_95_o|         |         |    1.391|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST_AW[3]_MUX_991_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_991_o|         |         |    1.391|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_AW[3]_OR_132_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_159_o|         |         |    2.672|         |
RST_AW[3]_MUX_223_o|         |         |    2.570|         |
RST_AW[3]_MUX_287_o|         |         |    2.789|         |
RST_AW[3]_MUX_351_o|         |         |    2.806|         |
RST_AW[3]_MUX_39_o |         |         |    2.798|         |
RST_AW[3]_MUX_415_o|         |         |    2.663|         |
RST_AW[3]_MUX_479_o|         |         |    2.561|         |
RST_AW[3]_MUX_543_o|         |         |    2.790|         |
RST_AW[3]_MUX_607_o|         |         |    2.807|         |
RST_AW[3]_MUX_671_o|         |         |    2.664|         |
RST_AW[3]_MUX_735_o|         |         |    2.562|         |
RST_AW[3]_MUX_799_o|         |         |    2.781|         |
RST_AW[3]_MUX_863_o|         |         |    2.798|         |
RST_AW[3]_MUX_927_o|         |         |    2.655|         |
RST_AW[3]_MUX_95_o |         |         |    2.815|         |
RST_AW[3]_MUX_991_o|         |         |    2.553|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_AW[3]_OR_140_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
RST_AW[3]_MUX_159_o|         |         |    2.672|         |
RST_AW[3]_MUX_223_o|         |         |    2.570|         |
RST_AW[3]_MUX_287_o|         |         |    2.789|         |
RST_AW[3]_MUX_351_o|         |         |    2.806|         |
RST_AW[3]_MUX_39_o |         |         |    2.798|         |
RST_AW[3]_MUX_415_o|         |         |    2.663|         |
RST_AW[3]_MUX_479_o|         |         |    2.561|         |
RST_AW[3]_MUX_543_o|         |         |    2.790|         |
RST_AW[3]_MUX_607_o|         |         |    2.807|         |
RST_AW[3]_MUX_671_o|         |         |    2.664|         |
RST_AW[3]_MUX_735_o|         |         |    2.562|         |
RST_AW[3]_MUX_799_o|         |         |    2.781|         |
RST_AW[3]_MUX_863_o|         |         |    2.798|         |
RST_AW[3]_MUX_927_o|         |         |    2.655|         |
RST_AW[3]_MUX_95_o |         |         |    2.815|         |
RST_AW[3]_MUX_991_o|         |         |    2.553|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.85 secs
 
--> 


Total memory usage is 385684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  151 (   0 filtered)
Number of infos    :    2 (   0 filtered)

