# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/FA.sv" \
<<<<<<< Updated upstream
"../../../../Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv" \
=======
"../../../../Lab3.srcs/sources_1/new/FA4.sv" \
"../../../../Lab3.srcs/sources_1/imports/design_source/select_adder.sv" \
>>>>>>> Stashed changes
"../../../../Lab3.srcs/sim_1/imports/sim_sources/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
