# TCL File Generated by Component Editor 18.1
# Tue Jan 14 15:35:37 CET 2020
# DO NOT MODIFY


# 
# mpu9250 "mpu9250" v1.0
#  2020.01.14.15:35:37
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mpu9250
# 
set_module_property DESCRIPTION ""
set_module_property NAME mpu9250
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mpu9250
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mpu9250_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mpu9250_controller.vhd VHDL PATH components/MPU9250/mpu9250_controller.vhd
add_fileset_file mpu9250_wrapper.vhd VHDL PATH components/MPU9250/mpu9250_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file spi_master.vhd VHDL PATH components/MPU9250/spi_master.vhd
add_fileset_file dual_ported_ram.vhd VHDL PATH components/MPU9250/dual_ported_ram.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL mpu9250_wrapper
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mpu9250_controller.vhd VHDL PATH components/MPU9250/mpu9250_controller.vhd
add_fileset_file mpu9250_wrapper.vhd VHDL PATH components/MPU9250/mpu9250_wrapper.vhd
add_fileset_file spi_master.vhd VHDL PATH components/MPU9250/spi_master.vhd


# 
# parameters
# 


# 
# module assignments
# 
set_module_assignment embeddedsw.dts.group Sensors
set_module_assignment embeddedsw.dts.name mpu9250
set_module_assignment embeddedsw.dts.vendor sch


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 avs_read_data readdata Output 32
add_interface_port avalon_slave_0 avs_read_enable read Input 1
add_interface_port avalon_slave_0 avs_addr address Input 4
add_interface_port avalon_slave_0 avs_write_data writedata Input 32
add_interface_port avalon_slave_0 avs_write_enable write Input 1
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset RESET_N reset_n Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink CLOCK_50 clk Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock_sink
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end MPU_AD0_SDO sdo Input 1
add_interface_port conduit_end MPU_CS_n cs Bidir 1
add_interface_port conduit_end MPU_FSYNC fsync Output 1
add_interface_port conduit_end MPU_SCL_SCLK sclk Bidir 1
add_interface_port conduit_end MPU_SDA_SDI sdi Bidir 1
add_interface_port conduit_end MPU_SPI_SCLK_Dbg sclk_dbg Output 1
add_interface_port conduit_end MPU_SPI_SDI_Dbg sdi_dbg Output 1
add_interface_port conduit_end MPU_SPI_SDO_Dbg sdo_dbg Output 1
add_interface_port conduit_end MPU_SPI_nCS_Dbg cs_dbg Output 1


# 
# connection point dram
# 
add_interface dram avalon end
set_interface_property dram addressUnits WORDS
set_interface_property dram associatedClock clock_sink
set_interface_property dram associatedReset reset
set_interface_property dram bitsPerSymbol 8
set_interface_property dram burstOnBurstBoundariesOnly false
set_interface_property dram burstcountUnits WORDS
set_interface_property dram explicitAddressSpan 0
set_interface_property dram holdTime 0
set_interface_property dram linewrapBursts false
set_interface_property dram maximumPendingReadTransactions 0
set_interface_property dram maximumPendingWriteTransactions 0
set_interface_property dram readLatency 0
set_interface_property dram readWaitStates 2
set_interface_property dram readWaitTime 2
set_interface_property dram setupTime 0
set_interface_property dram timingUnits Cycles
set_interface_property dram writeWaitTime 0
set_interface_property dram ENABLED true
set_interface_property dram EXPORT_OF ""
set_interface_property dram PORT_NAME_MAP ""
set_interface_property dram CMSIS_SVD_VARIABLES ""
set_interface_property dram SVD_ADDRESS_GROUP ""

add_interface_port dram dRam_read_en read Input 1
add_interface_port dram dRam_addr address Input 12
add_interface_port dram dRam_read_data readdata Output 32
set_interface_assignment dram embeddedsw.configuration.isFlash 0
set_interface_assignment dram embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment dram embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment dram embeddedsw.configuration.isPrintableDevice 0


# 
# connection point interrupt_sender
# 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint ""
set_interface_property interrupt_sender associatedClock clock_sink
set_interface_property interrupt_sender associatedReset reset
set_interface_property interrupt_sender bridgedReceiverOffset ""
set_interface_property interrupt_sender bridgesToReceiver ""
set_interface_property interrupt_sender ENABLED true
set_interface_property interrupt_sender EXPORT_OF ""
set_interface_property interrupt_sender PORT_NAME_MAP ""
set_interface_property interrupt_sender CMSIS_SVD_VARIABLES ""
set_interface_property interrupt_sender SVD_ADDRESS_GROUP ""

add_interface_port interrupt_sender irq irq Output 1

